Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 22 22:43:01 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_7seg_v2_timing_summary_routed.rpt -pb top_module_7seg_v2_timing_summary_routed.pb -rpx top_module_7seg_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_7seg_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 107 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.382        0.000                      0                  164        0.033        0.000                      0                  164        2.633        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_100Mhz_pi            {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0     {0.000 25.000}       50.000          20.000          
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                              3.000        0.000                       0                     1  
  CLK_10MHZ_clk_wiz_0         95.382        0.000                      0                  164        0.259        0.000                      0                  164       49.500        0.000                       0                   109  
  clkfbout_clk_wiz_0                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_10MHZ_clk_wiz_0_1       95.397        0.000                      0                  164        0.259        0.000                      0                  164       49.500        0.000                       0                   109  
  clkfbout_clk_wiz_0_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_clk_wiz_0_1  CLK_10MHZ_clk_wiz_0         95.382        0.000                      0                  164        0.033        0.000                      0                  164  
CLK_10MHZ_clk_wiz_0    CLK_10MHZ_clk_wiz_0_1       95.382        0.000                      0                  164        0.033        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0
  To Clock:  CLK_10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.382ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.890ns (21.456%)  route 3.258ns (78.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.725     1.831    module_clock_2s/counter_0
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.612    98.074    module_clock_2s/CLK_10MHZ
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/C
                         clock pessimism             -0.430    97.644    
                         clock uncertainty           -0.226    97.418    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    97.213    module_clock_2s/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 95.382    

Slack (MET) :             95.505ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.599%)  route 3.431ns (79.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 r  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 r  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 r  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          1.413     1.880    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.004 r  module_clock_2s/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.004    module_clock_2s/counter[21]_i_1_n_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_D)        0.077    97.509    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 95.505    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.306%)  route 0.177ns (55.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.601    -0.511    random_display/CLK_10MHZ
    SLICE_X82Y101        FDPE                                         r  random_display/r_LFSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  random_display/r_LFSR_reg[11]/Q
                         net (fo=2, routed)           0.177    -0.193    register_pp/D[10]
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.279    register_pp/CLK_10MHZ
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/C
                         clock pessimism             -0.219    -0.498    
    SLICE_X83Y101        FDCE (Hold_fdce_C_D)         0.046    -0.452    register_pp/state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT4 (Prop_lut4_I0_O)        0.042    -0.130 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.107    -0.397    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.091    -0.419    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.462%)  route 0.181ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.377 r  random_display/r_LFSR_reg[23]/Q
                         net (fo=2, routed)           0.181    -0.197    register_pp/D[22]
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X85Y97         FDCE (Hold_fdce_C_D)         0.016    -0.473    register_pp/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.033%)  route 0.167ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDPE                                         r  random_display/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.358 r  random_display/r_LFSR_reg[28]/Q
                         net (fo=2, routed)           0.167    -0.192    register_pp/D[27]
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X83Y96         FDCE (Hold_fdce_C_D)         0.017    -0.473    register_pp/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.127 r  seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    seg7_control/digit_select[1]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.091    -0.413    seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.179    -0.163    random_display/Q[23]
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.052    -0.454    random_display/r_LFSR_reg[25]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.015%)  route 0.251ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[1]/Q
                         net (fo=3, routed)           0.251    -0.114    register_pp/D[0]
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/C
                         clock pessimism             -0.219    -0.492    
    SLICE_X83Y97         FDCE (Hold_fdce_C_D)         0.070    -0.422    register_pp/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.239    -0.103    register_pp/D[23]
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X85Y96         FDCE (Hold_fdce_C_D)         0.070    -0.423    register_pp/state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 module_clock_2s/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.254ns (53.797%)  route 0.218ns (46.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.605    -0.507    module_clock_2s/CLK_10MHZ
    SLICE_X84Y91         FDCE                                         r  module_clock_2s/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  module_clock_2s/counter_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.226    module_clock_2s/counter[6]
    SLICE_X84Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  module_clock_2s/counter[24]_i_4/O
                         net (fo=26, routed)          0.101    -0.080    module_clock_2s/counter[24]_i_4_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.035 r  module_clock_2s/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    module_clock_2s/counter[3]_i_1_n_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.877    -0.275    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.216    -0.491    
    SLICE_X84Y90         FDCE (Hold_fdce_C_D)         0.121    -0.370    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y92    module_clock_2s/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_2s/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_2s/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y90    module_clock_2s/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y90    module_clock_2s/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y91    module_clock_2s/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y91    module_clock_2s/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y92    module_clock_2s/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y93    module_clock_2s/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0_1
  To Clock:  CLK_10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.397ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.890ns (21.456%)  route 3.258ns (78.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.725     1.831    module_clock_2s/counter_0
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.612    98.074    module_clock_2s/CLK_10MHZ
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/C
                         clock pessimism             -0.430    97.644    
                         clock uncertainty           -0.211    97.434    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    97.229    module_clock_2s/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 95.397    

Slack (MET) :             95.521ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.599%)  route 3.431ns (79.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 r  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 r  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 r  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          1.413     1.880    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.004 r  module_clock_2s/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.004    module_clock_2s/counter[21]_i_1_n_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X84Y95         FDCE (Setup_fdce_C_D)        0.077    97.525    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 95.521    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.211    97.432    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.227    module_clock_2s/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.227    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.534ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.211    97.432    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.227    module_clock_2s/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.227    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.534    

Slack (MET) :             95.602ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.279    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.279    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.602    

Slack (MET) :             95.602ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.279    module_clock_2s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.279    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.602    

Slack (MET) :             95.602ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.279    module_clock_2s/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.279    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.602    

Slack (MET) :             95.605ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.211    97.446    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.277    module_clock_2s/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.277    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.605    

Slack (MET) :             95.605ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.211    97.446    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.277    module_clock_2s/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.277    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.605    

Slack (MET) :             95.605ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.211    97.446    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.277    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.277    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.306%)  route 0.177ns (55.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.601    -0.511    random_display/CLK_10MHZ
    SLICE_X82Y101        FDPE                                         r  random_display/r_LFSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  random_display/r_LFSR_reg[11]/Q
                         net (fo=2, routed)           0.177    -0.193    register_pp/D[10]
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.279    register_pp/CLK_10MHZ
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/C
                         clock pessimism             -0.219    -0.498    
    SLICE_X83Y101        FDCE (Hold_fdce_C_D)         0.046    -0.452    register_pp/state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT4 (Prop_lut4_I0_O)        0.042    -0.130 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.107    -0.397    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.091    -0.419    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.462%)  route 0.181ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.377 r  random_display/r_LFSR_reg[23]/Q
                         net (fo=2, routed)           0.181    -0.197    register_pp/D[22]
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X85Y97         FDCE (Hold_fdce_C_D)         0.016    -0.473    register_pp/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.033%)  route 0.167ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDPE                                         r  random_display/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.358 r  random_display/r_LFSR_reg[28]/Q
                         net (fo=2, routed)           0.167    -0.192    register_pp/D[27]
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X83Y96         FDCE (Hold_fdce_C_D)         0.017    -0.473    register_pp/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.127 r  seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    seg7_control/digit_select[1]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.091    -0.413    seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.179    -0.163    random_display/Q[23]
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.052    -0.454    random_display/r_LFSR_reg[25]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.015%)  route 0.251ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[1]/Q
                         net (fo=3, routed)           0.251    -0.114    register_pp/D[0]
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/C
                         clock pessimism             -0.219    -0.492    
    SLICE_X83Y97         FDCE (Hold_fdce_C_D)         0.070    -0.422    register_pp/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.239    -0.103    register_pp/D[23]
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X85Y96         FDCE (Hold_fdce_C_D)         0.070    -0.423    register_pp/state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 module_clock_2s/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.254ns (53.797%)  route 0.218ns (46.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.605    -0.507    module_clock_2s/CLK_10MHZ
    SLICE_X84Y91         FDCE                                         r  module_clock_2s/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  module_clock_2s/counter_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.226    module_clock_2s/counter[6]
    SLICE_X84Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  module_clock_2s/counter[24]_i_4/O
                         net (fo=26, routed)          0.101    -0.080    module_clock_2s/counter[24]_i_4_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.035 r  module_clock_2s/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    module_clock_2s/counter[3]_i_1_n_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.877    -0.275    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.216    -0.491    
    SLICE_X84Y90         FDCE (Hold_fdce_C_D)         0.121    -0.370    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X86Y92    module_clock_2s/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X84Y93    module_clock_2s/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_2s/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_2s/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y90    module_clock_2s/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y90    module_clock_2s/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y91    module_clock_2s/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y91    module_clock_2s/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_2s/clk_out_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y90    module_clock_2s/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X86Y92    module_clock_2s/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y92    module_clock_2s/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X84Y93    module_clock_2s/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0_1
  To Clock:  CLK_10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.382ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.890ns (21.456%)  route 3.258ns (78.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.725     1.831    module_clock_2s/counter_0
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.612    98.074    module_clock_2s/CLK_10MHZ
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/C
                         clock pessimism             -0.430    97.644    
                         clock uncertainty           -0.226    97.418    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    97.213    module_clock_2s/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 95.382    

Slack (MET) :             95.505ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.599%)  route 3.431ns (79.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 r  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 r  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 r  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          1.413     1.880    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.004 r  module_clock_2s/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.004    module_clock_2s/counter[21]_i_1_n_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_D)        0.077    97.509    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 95.505    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0 rise@100.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.306%)  route 0.177ns (55.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.601    -0.511    random_display/CLK_10MHZ
    SLICE_X82Y101        FDPE                                         r  random_display/r_LFSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  random_display/r_LFSR_reg[11]/Q
                         net (fo=2, routed)           0.177    -0.193    register_pp/D[10]
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.279    register_pp/CLK_10MHZ
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/C
                         clock pessimism             -0.219    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X83Y101        FDCE (Hold_fdce_C_D)         0.046    -0.226    register_pp/state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT4 (Prop_lut4_I0_O)        0.042    -0.130 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.107    -0.171    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.091    -0.193    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.462%)  route 0.181ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.377 r  random_display/r_LFSR_reg[23]/Q
                         net (fo=2, routed)           0.181    -0.197    register_pp/D[22]
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X85Y97         FDCE (Hold_fdce_C_D)         0.016    -0.247    register_pp/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.033%)  route 0.167ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDPE                                         r  random_display/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.358 r  random_display/r_LFSR_reg[28]/Q
                         net (fo=2, routed)           0.167    -0.192    register_pp/D[27]
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/C
                         clock pessimism             -0.216    -0.490    
                         clock uncertainty            0.226    -0.264    
    SLICE_X83Y96         FDCE (Hold_fdce_C_D)         0.017    -0.247    register_pp/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.127 r  seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    seg7_control/digit_select[1]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.091    -0.187    seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.179    -0.163    random_display/Q[23]
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.052    -0.228    random_display/r_LFSR_reg[25]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.015%)  route 0.251ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[1]/Q
                         net (fo=3, routed)           0.251    -0.114    register_pp/D[0]
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/C
                         clock pessimism             -0.219    -0.492    
                         clock uncertainty            0.226    -0.266    
    SLICE_X83Y97         FDCE (Hold_fdce_C_D)         0.070    -0.196    register_pp/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.239    -0.103    register_pp/D[23]
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.226    -0.267    
    SLICE_X85Y96         FDCE (Hold_fdce_C_D)         0.070    -0.197    register_pp/state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 module_clock_2s/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0 rise@0.000ns - CLK_10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.254ns (53.797%)  route 0.218ns (46.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.605    -0.507    module_clock_2s/CLK_10MHZ
    SLICE_X84Y91         FDCE                                         r  module_clock_2s/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  module_clock_2s/counter_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.226    module_clock_2s/counter[6]
    SLICE_X84Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  module_clock_2s/counter[24]_i_4/O
                         net (fo=26, routed)          0.101    -0.080    module_clock_2s/counter[24]_i_4_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.035 r  module_clock_2s/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    module_clock_2s/counter[3]_i_1_n_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.877    -0.275    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.216    -0.491    
                         clock uncertainty            0.226    -0.265    
    SLICE_X84Y90         FDCE (Hold_fdce_C_D)         0.121    -0.144    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_clk_wiz_0
  To Clock:  CLK_10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.382ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.890ns (21.456%)  route 3.258ns (78.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.725     1.831    module_clock_2s/counter_0
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.612    98.074    module_clock_2s/CLK_10MHZ
    SLICE_X86Y95         FDCE                                         r  module_clock_2s/counter_reg[23]/C
                         clock pessimism             -0.430    97.644    
                         clock uncertainty           -0.226    97.418    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    97.213    module_clock_2s/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 95.382    

Slack (MET) :             95.505ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.599%)  route 3.431ns (79.401%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 r  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 r  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 r  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          1.413     1.880    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.004 r  module_clock_2s/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.004    module_clock_2s/counter[21]_i_1_n_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_D)        0.077    97.509    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 95.505    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[0]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.890ns (22.195%)  route 3.120ns (77.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.587     1.693    module_clock_2s/counter_0
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X86Y90         FDCE                                         r  module_clock_2s/counter_reg[4]/C
                         clock pessimism             -0.430    97.642    
                         clock uncertainty           -0.226    97.416    
    SLICE_X86Y90         FDCE (Setup_fdce_C_CE)      -0.205    97.211    module_clock_2s/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.211    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[21]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[22]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.587ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.890ns (22.289%)  route 3.103ns (77.711%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.570     1.676    module_clock_2s/counter_0
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.610    98.072    module_clock_2s/CLK_10MHZ
    SLICE_X84Y95         FDCE                                         r  module_clock_2s/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X84Y95         FDCE (Setup_fdce_C_CE)      -0.169    97.263    module_clock_2s/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.263    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                 95.587    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[1]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[2]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    

Slack (MET) :             95.589ns  (required time - arrival time)
  Source:                 module_clock_2s/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@100.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.311%)  route 3.099ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 98.070 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.730    -2.317    module_clock_2s/CLK_10MHZ
    SLICE_X84Y94         FDCE                                         r  module_clock_2s/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.799 f  module_clock_2s/counter_reg[19]/Q
                         net (fo=2, routed)           0.913    -0.885    module_clock_2s/counter[19]
    SLICE_X84Y95         LUT4 (Prop_lut4_I3_O)        0.124    -0.761 f  module_clock_2s/counter[24]_i_7/O
                         net (fo=1, routed)           1.104     0.343    module_clock_2s/counter[24]_i_7_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I4_O)        0.124     0.467 f  module_clock_2s/counter[24]_i_3/O
                         net (fo=26, routed)          0.516     0.982    module_clock_2s/counter[24]_i_3_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.106 r  module_clock_2s/counter[24]_i_1/O
                         net (fo=25, routed)          0.566     1.672    module_clock_2s/counter_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         1.608    98.070    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.414    97.656    
                         clock uncertainty           -0.226    97.430    
    SLICE_X84Y90         FDCE (Setup_fdce_C_CE)      -0.169    97.261    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 95.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.306%)  route 0.177ns (55.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.601    -0.511    random_display/CLK_10MHZ
    SLICE_X82Y101        FDPE                                         r  random_display/r_LFSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  random_display/r_LFSR_reg[11]/Q
                         net (fo=2, routed)           0.177    -0.193    register_pp/D[10]
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.279    register_pp/CLK_10MHZ
    SLICE_X83Y101        FDCE                                         r  register_pp/state_reg[10]/C
                         clock pessimism             -0.219    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X83Y101        FDCE (Hold_fdce_C_D)         0.046    -0.226    register_pp/state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT4 (Prop_lut4_I0_O)        0.042    -0.130 r  seg7_control/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    seg7_control/digit_select[2]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[2]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.107    -0.171    seg7_control/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=39, routed)          0.180    -0.189    seg7_control/digit_select[0]
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  seg7_control/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    seg7_control/digit_select[0]_i_1_n_0
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    seg7_control/CLK_10MHZ
    SLICE_X87Y100        FDCE                                         r  seg7_control/digit_select_reg[0]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.091    -0.193    seg7_control/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.462%)  route 0.181ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.377 r  random_display/r_LFSR_reg[23]/Q
                         net (fo=2, routed)           0.181    -0.197    register_pp/D[22]
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X85Y97         FDCE                                         r  register_pp/state_reg[22]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X85Y97         FDCE (Hold_fdce_C_D)         0.016    -0.247    register_pp/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.033%)  route 0.167ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDPE                                         r  random_display/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.358 r  random_display/r_LFSR_reg[28]/Q
                         net (fo=2, routed)           0.167    -0.192    register_pp/D[27]
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X83Y96         FDCE                                         r  register_pp/state_reg[27]/C
                         clock pessimism             -0.216    -0.490    
                         clock uncertainty            0.226    -0.264    
    SLICE_X83Y96         FDCE (Hold_fdce_C_D)         0.017    -0.247    register_pp/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 seg7_control/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  seg7_control/digit_select_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.172    seg7_control/digit_select[1]
    SLICE_X87Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.127 r  seg7_control/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    seg7_control/digit_select[1]_i_1_n_0
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    seg7_control/CLK_10MHZ
    SLICE_X87Y98         FDCE                                         r  seg7_control/digit_select_reg[1]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.091    -0.187    seg7_control/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.179    -0.163    random_display/Q[23]
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[25]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X84Y96         FDCE (Hold_fdce_C_D)         0.052    -0.228    random_display/r_LFSR_reg[25]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.015%)  route 0.251ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDCE                                         r  random_display/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[1]/Q
                         net (fo=3, routed)           0.251    -0.114    register_pp/D[0]
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    register_pp/CLK_10MHZ
    SLICE_X83Y97         FDCE                                         r  register_pp/state_reg[0]/C
                         clock pessimism             -0.219    -0.492    
                         clock uncertainty            0.226    -0.266    
    SLICE_X83Y97         FDCE (Hold_fdce_C_D)         0.070    -0.196    register_pp/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.606    -0.506    random_display/CLK_10MHZ
    SLICE_X84Y96         FDCE                                         r  random_display/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  random_display/r_LFSR_reg[24]/Q
                         net (fo=2, routed)           0.239    -0.103    register_pp/D[23]
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.878    -0.274    register_pp/CLK_10MHZ
    SLICE_X85Y96         FDCE                                         r  register_pp/state_reg[23]/C
                         clock pessimism             -0.219    -0.493    
                         clock uncertainty            0.226    -0.267    
    SLICE_X85Y96         FDCE (Hold_fdce_C_D)         0.070    -0.197    register_pp/state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 module_clock_2s/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_2s/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_clk_wiz_0_1 rise@0.000ns - CLK_10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.254ns (53.797%)  route 0.218ns (46.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.605    -0.507    module_clock_2s/CLK_10MHZ
    SLICE_X84Y91         FDCE                                         r  module_clock_2s/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  module_clock_2s/counter_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.226    module_clock_2s/counter[6]
    SLICE_X84Y90         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  module_clock_2s/counter[24]_i_4/O
                         net (fo=26, routed)          0.101    -0.080    module_clock_2s/counter[24]_i_4_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.035 r  module_clock_2s/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    module_clock_2s/counter[3]_i_1_n_0
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=107, routed)         0.877    -0.275    module_clock_2s/CLK_10MHZ
    SLICE_X84Y90         FDCE                                         r  module_clock_2s/counter_reg[3]/C
                         clock pessimism             -0.216    -0.491    
                         clock uncertainty            0.226    -0.265    
    SLICE_X84Y90         FDCE (Hold_fdce_C_D)         0.121    -0.144    module_clock_2s/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.109    





