Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Sat Sep 30 15:26:01 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsfva625-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 26581 |     0 |     70560 | 37.67 |
|   LUT as Logic             | 24215 |     0 |     70560 | 34.32 |
|   LUT as Memory            |  2366 |     0 |     28800 |  8.22 |
|     LUT as Distributed RAM |   668 |     0 |           |       |
|     LUT as Shift Register  |  1698 |     0 |           |       |
| CLB Registers              | 32152 |     0 |    141120 | 22.78 |
|   Register as Flip Flop    | 32152 |     0 |    141120 | 22.78 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   590 |     0 |      8820 |  6.69 |
| F7 Muxes                   |   295 |     0 |     35280 |  0.84 |
| F8 Muxes                   |    82 |     0 |     17640 |  0.46 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 466   |          Yes |           - |          Set |
| 690   |          Yes |           - |        Reset |
| 541   |          Yes |         Set |            - |
| 30455 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  5488 |     0 |      8820 | 62.22 |
|   CLBL                                    |  3225 |     0 |           |       |
|   CLBM                                    |  2263 |     0 |           |       |
| LUT as Logic                              | 24215 |     0 |     70560 | 34.32 |
|   using O5 output only                    |   586 |       |           |       |
|   using O6 output only                    | 19182 |       |           |       |
|   using O5 and O6                         |  4447 |       |           |       |
| LUT as Memory                             |  2366 |     0 |     28800 |  8.22 |
|   LUT as Distributed RAM                  |   668 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    20 |       |           |       |
|     using O5 and O6                       |   648 |       |           |       |
|   LUT as Shift Register                   |  1698 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   533 |       |           |       |
|     using O5 and O6                       |  1165 |       |           |       |
| LUT Flip Flop Pairs                       | 11836 |     0 |     70560 | 16.77 |
|   fully used LUT-FF pairs                 |  2181 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  9232 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  7678 |       |           |       |
| Unique Control Sets                       |  1506 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   90 |     0 |       216 | 41.67 |
|   RAMB36/FIFO*    |   86 |     0 |       216 | 39.81 |
|     RAMB36E2 only |   86 |       |           |       |
|   RAMB18          |    8 |     0 |       432 |  1.85 |
|     RAMB18E2 only |    8 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   11 |     0 |       360 |  3.06 |
|   DSP48E2 only |   11 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       180 |  0.00 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BSCANE2    |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR  |    0 |     0 |         1 |  0.00 |
| ICAPE3     |    0 |     0 |         2 |  0.00 |
| STARTUPE3  |    0 |     0 |         1 |  0.00 |
+------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 30455 |            Register |
| LUT6     | 11153 |                 CLB |
| LUT5     |  5033 |                 CLB |
| LUT4     |  4415 |                 CLB |
| LUT3     |  3877 |                 CLB |
| LUT2     |  3254 |                 CLB |
| SRL16E   |  1777 |                 CLB |
| RAMD32   |  1154 |                 CLB |
| SRLC32E  |  1080 |                 CLB |
| LUT1     |   930 |                 CLB |
| FDCE     |   690 |            Register |
| CARRY8   |   590 |                 CLB |
| FDSE     |   541 |            Register |
| FDPE     |   466 |            Register |
| MUXF7    |   295 |                 CLB |
| RAMS32   |   162 |                 CLB |
| RAMB36E2 |    86 |           Block Ram |
| MUXF8    |    82 |                 CLB |
| DSP48E2  |    11 |          Arithmetic |
| RAMB18E2 |     8 |           Block Ram |
| SRLC16E  |     6 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xlconcat_0_0        |    1 |
| design_1_xbar_1              |    1 |
| design_1_xbar_0              |    1 |
| design_1_v_tpg_0_0           |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_ila_1_0             |    1 |
| design_1_ila_0_1             |    1 |
| design_1_ila_0_0             |    1 |
| design_1_blk_mem_gen_0_1     |    1 |
| design_1_blk_mem_gen_0_0     |    1 |
| design_1_axi_vdma_0_0        |    1 |
| design_1_axi_perf_mon_0_1    |    1 |
| design_1_axi_perf_mon_0_0    |    1 |
| design_1_axi_bram_ctrl_0_1   |    1 |
| design_1_axi_bram_ctrl_0_0   |    1 |
| design_1_auto_us_0           |    1 |
| design_1_auto_pc_3           |    1 |
| design_1_auto_pc_2           |    1 |
| design_1_auto_pc_1           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_5           |    1 |
| design_1_auto_ds_4           |    1 |
| design_1_auto_ds_3           |    1 |
| design_1_auto_ds_2           |    1 |
| design_1_auto_ds_1           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub_CV                   |    1 |
+------------------------------+------+


