18:45:37 INFO  : Platform repository initialization has completed.
18:45:38 INFO  : Registering command handlers for Vitis TCF services
18:45:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\temp_xsdb_launch_script.tcl
18:45:41 INFO  : XSCT server has started successfully.
18:45:41 INFO  : Successfully done setting XSCT server connection channel  
18:45:41 INFO  : plnx-install-location is set to ''
18:45:42 INFO  : Successfully done setting workspace for the tool. 
18:45:42 INFO  : Successfully done query RDI_DATADIR 
18:46:47 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:46:47 INFO  : Result from executing command 'getPlatforms': 
18:46:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:46:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:46:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:24:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:24:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:24:52 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:25:33 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:25:47 INFO  : 'jtag frequency' command is executed.
21:25:47 INFO  : Context for 'APU' is selected.
21:25:47 INFO  : System reset is completed.
21:25:50 INFO  : 'after 3000' command is executed.
21:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:25:53 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:25:53 INFO  : Context for 'APU' is selected.
21:25:53 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:56 INFO  : Context for 'APU' is selected.
21:25:56 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:26:05 INFO  : 'ps7_init' command is executed.
21:26:05 INFO  : 'ps7_post_config' command is executed.
21:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:12 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:26:15 INFO  : 'jtag frequency' command is executed.
21:26:15 INFO  : Context for 'APU' is selected.
21:26:18 INFO  : System reset is completed.
21:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:21 INFO  : 'after 3000' command is executed.
21:26:21 ERROR : Already running
21:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:26:23 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:26:23 INFO  : Context for 'APU' is selected.
21:26:23 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:23 INFO  : Context for 'APU' is selected.
21:26:23 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:26:38 INFO  : 'ps7_init' command is executed.
21:26:38 INFO  : 'ps7_post_config' command is executed.
21:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:42 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : 'con' command is executed.
21:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:48 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
21:27:19 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:27:24 INFO  : Disconnected from the channel tcfchan#2.
21:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:27:30 INFO  : 'jtag frequency' command is executed.
21:27:30 INFO  : Context for 'APU' is selected.
21:27:31 INFO  : System reset is completed.
21:27:34 INFO  : 'after 3000' command is executed.
21:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:27:36 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:27:36 INFO  : Context for 'APU' is selected.
21:27:36 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:39 INFO  : Context for 'APU' is selected.
21:27:39 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:27:51 INFO  : 'ps7_init' command is executed.
21:27:51 INFO  : 'ps7_post_config' command is executed.
21:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:57 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:04 INFO  : 'con' command is executed.
21:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:04 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
21:33:12 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:33:45 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:34:17 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:34:26 INFO  : Disconnected from the channel tcfchan#3.
21:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:34:33 INFO  : 'jtag frequency' command is executed.
21:34:33 INFO  : Context for 'APU' is selected.
21:34:33 INFO  : System reset is completed.
21:34:36 INFO  : 'after 3000' command is executed.
21:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:34:39 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:34:39 INFO  : Context for 'APU' is selected.
21:34:39 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:39 INFO  : Context for 'APU' is selected.
21:34:39 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:34:48 INFO  : 'ps7_init' command is executed.
21:34:51 INFO  : 'ps7_post_config' command is executed.
21:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:54 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:00 INFO  : 'con' command is executed.
21:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:00 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
21:42:22 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:43:38 INFO  : Disconnected from the channel tcfchan#4.
21:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:43:45 INFO  : 'jtag frequency' command is executed.
21:43:45 INFO  : Context for 'APU' is selected.
21:43:45 INFO  : System reset is completed.
21:43:48 INFO  : 'after 3000' command is executed.
21:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:43:53 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:43:53 INFO  : Context for 'APU' is selected.
21:43:53 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:53 INFO  : Context for 'APU' is selected.
21:43:53 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:44:11 INFO  : 'ps7_init' command is executed.
21:44:11 INFO  : 'ps7_post_config' command is executed.
21:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:15 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:18 INFO  : 'con' command is executed.
21:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:18 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
21:56:44 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:56:50 INFO  : Disconnected from the channel tcfchan#5.
21:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:56:56 INFO  : 'jtag frequency' command is executed.
21:56:56 INFO  : Context for 'APU' is selected.
21:56:56 INFO  : System reset is completed.
21:56:59 INFO  : 'after 3000' command is executed.
21:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:57:04 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:57:04 INFO  : Context for 'APU' is selected.
21:57:04 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:57:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:04 INFO  : Context for 'APU' is selected.
21:57:04 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:57:10 INFO  : 'ps7_init' command is executed.
21:57:10 INFO  : 'ps7_post_config' command is executed.
21:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:14 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:20 INFO  : 'con' command is executed.
21:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:20 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
21:58:47 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:59:04 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:59:18 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:59:27 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
21:59:33 INFO  : Disconnected from the channel tcfchan#6.
21:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
21:59:38 INFO  : 'jtag frequency' command is executed.
21:59:38 INFO  : Context for 'APU' is selected.
21:59:38 INFO  : System reset is completed.
21:59:41 INFO  : 'after 3000' command is executed.
21:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
21:59:43 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
21:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:43 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:46 INFO  : Context for 'APU' is selected.
21:59:46 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
21:59:55 INFO  : 'ps7_init' command is executed.
21:59:55 INFO  : 'ps7_post_config' command is executed.
21:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:59 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:00:08 INFO  : 'jtag frequency' command is executed.
22:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:08 INFO  : Context for 'APU' is selected.
22:00:08 INFO  : 'con' command is executed.
22:00:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:08 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:00:11 INFO  : System reset is completed.
22:00:14 INFO  : 'after 3000' command is executed.
22:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:00:16 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:00:16 INFO  : Context for 'APU' is selected.
22:00:16 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:16 INFO  : Context for 'APU' is selected.
22:00:16 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:00:26 INFO  : 'ps7_init' command is executed.
22:00:29 INFO  : 'ps7_post_config' command is executed.
22:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:32 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:35 INFO  : 'con' command is executed.
22:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:35 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:01:59 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:02:04 INFO  : Disconnected from the channel tcfchan#7.
22:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:02:10 INFO  : 'jtag frequency' command is executed.
22:02:10 INFO  : Context for 'APU' is selected.
22:02:10 INFO  : System reset is completed.
22:02:13 INFO  : 'after 3000' command is executed.
22:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:02:15 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:02:15 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:15 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:02:25 INFO  : 'ps7_init' command is executed.
22:02:28 INFO  : 'ps7_post_config' command is executed.
22:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:31 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:37 INFO  : 'con' command is executed.
22:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:37 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:04:10 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:04:17 INFO  : Disconnected from the channel tcfchan#8.
22:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:04:21 INFO  : 'jtag frequency' command is executed.
22:04:21 INFO  : Context for 'APU' is selected.
22:04:21 INFO  : System reset is completed.
22:04:24 INFO  : 'after 3000' command is executed.
22:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:04:27 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:04:27 INFO  : Context for 'APU' is selected.
22:04:27 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:27 INFO  : Context for 'APU' is selected.
22:04:27 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:04:36 INFO  : 'ps7_init' command is executed.
22:04:36 INFO  : 'ps7_post_config' command is executed.
22:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:39 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : 'con' command is executed.
22:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:45 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:06:17 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:06:24 INFO  : Disconnected from the channel tcfchan#9.
22:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:06:30 INFO  : 'jtag frequency' command is executed.
22:06:30 INFO  : Context for 'APU' is selected.
22:06:30 INFO  : System reset is completed.
22:06:33 INFO  : 'after 3000' command is executed.
22:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:06:35 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:06:35 INFO  : Context for 'APU' is selected.
22:06:35 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:06:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:35 INFO  : Context for 'APU' is selected.
22:06:35 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:06:53 INFO  : 'ps7_init' command is executed.
22:06:53 INFO  : 'ps7_post_config' command is executed.
22:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:57 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:00 INFO  : 'con' command is executed.
22:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:00 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:12:20 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:12:26 INFO  : Disconnected from the channel tcfchan#10.
22:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:12:31 INFO  : 'jtag frequency' command is executed.
22:12:31 INFO  : Context for 'APU' is selected.
22:12:31 INFO  : System reset is completed.
22:12:34 INFO  : 'after 3000' command is executed.
22:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:12:36 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:12:36 INFO  : Context for 'APU' is selected.
22:12:36 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:36 INFO  : Context for 'APU' is selected.
22:12:36 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:12:49 INFO  : 'ps7_init' command is executed.
22:12:52 INFO  : 'ps7_post_config' command is executed.
22:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:55 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:01 INFO  : 'con' command is executed.
22:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:01 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:15:57 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:16:03 INFO  : Disconnected from the channel tcfchan#11.
22:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:16:08 INFO  : 'jtag frequency' command is executed.
22:16:08 INFO  : Context for 'APU' is selected.
22:16:08 INFO  : System reset is completed.
22:16:11 INFO  : 'after 3000' command is executed.
22:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:16:14 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:16:14 INFO  : Context for 'APU' is selected.
22:16:14 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:14 INFO  : Context for 'APU' is selected.
22:16:14 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:16:23 INFO  : 'ps7_init' command is executed.
22:16:23 INFO  : 'ps7_post_config' command is executed.
22:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:29 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:38 INFO  : 'con' command is executed.
22:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:38 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
22:20:44 INFO  : Checking for BSP changes to sync application flags for project 'adder_axi4_app'...
22:20:54 INFO  : Disconnected from the channel tcfchan#12.
22:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
22:20:59 INFO  : 'jtag frequency' command is executed.
22:20:59 INFO  : Context for 'APU' is selected.
22:20:59 INFO  : System reset is completed.
22:21:02 INFO  : 'after 3000' command is executed.
22:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
22:21:05 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit"
22:21:05 INFO  : Context for 'APU' is selected.
22:21:05 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:05 INFO  : Context for 'APU' is selected.
22:21:05 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl' is done.
22:21:08 INFO  : 'ps7_init' command is executed.
22:21:08 INFO  : 'ps7_post_config' command is executed.
22:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:11 INFO  : The application 'C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/calculator/adder_axi4_vitis/adder_axi4_app/Debug/adder_axi4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:17 INFO  : 'con' command is executed.
22:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:17 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\calculator\adder_axi4_vitis\adder_axi4_app_system\_ide\scripts\debugger_adder_axi4_app-default.tcl'
