
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x12ac
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x4c60
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x4ce0
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	nop
  401208:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40120c:	add	x0, x0, #0x140
  401210:	adrp	x1, 416000 <ferror@plt+0x14e70>
  401214:	add	x1, x1, #0x140
  401218:	cmp	x1, x0
  40121c:	b.eq	401234 <ferror@plt+0xa4>  // b.none
  401220:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401224:	ldr	x1, [x1, #3352]
  401228:	cbz	x1, 401234 <ferror@plt+0xa4>
  40122c:	mov	x16, x1
  401230:	br	x16
  401234:	ret
  401238:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40123c:	add	x0, x0, #0x140
  401240:	adrp	x1, 416000 <ferror@plt+0x14e70>
  401244:	add	x1, x1, #0x140
  401248:	sub	x1, x1, x0
  40124c:	lsr	x2, x1, #63
  401250:	add	x1, x2, x1, asr #3
  401254:	cmp	xzr, x1, asr #1
  401258:	asr	x1, x1, #1
  40125c:	b.eq	401274 <ferror@plt+0xe4>  // b.none
  401260:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401264:	ldr	x2, [x2, #3360]
  401268:	cbz	x2, 401274 <ferror@plt+0xe4>
  40126c:	mov	x16, x2
  401270:	br	x16
  401274:	ret
  401278:	stp	x29, x30, [sp, #-32]!
  40127c:	mov	x29, sp
  401280:	str	x19, [sp, #16]
  401284:	adrp	x19, 416000 <ferror@plt+0x14e70>
  401288:	ldrb	w0, [x19, #368]
  40128c:	cbnz	w0, 40129c <ferror@plt+0x10c>
  401290:	bl	401208 <ferror@plt+0x78>
  401294:	mov	w0, #0x1                   	// #1
  401298:	strb	w0, [x19, #368]
  40129c:	ldr	x19, [sp, #16]
  4012a0:	ldp	x29, x30, [sp], #32
  4012a4:	ret
  4012a8:	b	401238 <ferror@plt+0xa8>
  4012ac:	sub	sp, sp, #0xa0
  4012b0:	stp	x28, x27, [sp, #80]
  4012b4:	adrp	x28, 416000 <ferror@plt+0x14e70>
  4012b8:	ldr	x8, [x28, #360]
  4012bc:	stp	x20, x19, [sp, #144]
  4012c0:	mov	x19, x1
  4012c4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4012c8:	mov	w20, w0
  4012cc:	adrp	x9, 416000 <ferror@plt+0x14e70>
  4012d0:	add	x1, x1, #0xffc
  4012d4:	mov	w0, #0x6                   	// #6
  4012d8:	str	d8, [sp, #48]
  4012dc:	stp	x29, x30, [sp, #64]
  4012e0:	stp	x26, x25, [sp, #96]
  4012e4:	stp	x24, x23, [sp, #112]
  4012e8:	stp	x22, x21, [sp, #128]
  4012ec:	add	x29, sp, #0x30
  4012f0:	str	x8, [x9, #320]
  4012f4:	bl	401180 <setlocale@plt>
  4012f8:	adrp	x21, 404000 <ferror@plt+0x2e70>
  4012fc:	add	x21, x21, #0xe21
  401300:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401304:	add	x1, x1, #0xe2b
  401308:	mov	x0, x21
  40130c:	bl	401060 <bindtextdomain@plt>
  401310:	mov	x0, x21
  401314:	bl	4010d0 <textdomain@plt>
  401318:	adrp	x0, 401000 <__fpending@plt>
  40131c:	add	x0, x0, #0xfd8
  401320:	bl	404ce8 <ferror@plt+0x3b58>
  401324:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401328:	adrp	x22, 404000 <ferror@plt+0x2e70>
  40132c:	adrp	x26, 404000 <ferror@plt+0x2e70>
  401330:	adrp	x23, 404000 <ferror@plt+0x2e70>
  401334:	add	x21, x21, #0xe3d
  401338:	add	x22, x22, #0xd68
  40133c:	add	x26, x26, #0xd28
  401340:	adrp	x24, 416000 <ferror@plt+0x14e70>
  401344:	add	x23, x23, #0xe44
  401348:	adrp	x27, 416000 <ferror@plt+0x14e70>
  40134c:	mov	w0, w20
  401350:	mov	x1, x19
  401354:	mov	x2, x21
  401358:	mov	x3, x22
  40135c:	mov	x4, xzr
  401360:	bl	4010e0 <getopt_long@plt>
  401364:	sub	w8, w0, #0x56
  401368:	cmp	w8, #0x1d
  40136c:	b.hi	401448 <ferror@plt+0x2b8>  // b.pmore
  401370:	adr	x9, 401380 <ferror@plt+0x1f0>
  401374:	ldrh	w10, [x26, x8, lsl #1]
  401378:	add	x9, x9, x10, lsl #2
  40137c:	br	x9
  401380:	ldr	x25, [x24, #336]
  401384:	mov	w2, #0x5                   	// #5
  401388:	mov	x0, xzr
  40138c:	mov	x1, x23
  401390:	bl	401110 <dcgettext@plt>
  401394:	mov	x1, x0
  401398:	mov	x0, x25
  40139c:	bl	401be4 <ferror@plt+0xa54>
  4013a0:	mov	x25, x0
  4013a4:	cmp	x0, #0x1
  4013a8:	b.lt	401418 <ferror@plt+0x288>  // b.tstop
  4013ac:	mov	x8, #0x100000000           	// #4294967296
  4013b0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013b4:	cmp	x25, x8
  4013b8:	add	x1, x1, #0xe95
  4013bc:	b.ge	401420 <ferror@plt+0x290>  // b.tcont
  4013c0:	b	40143c <ferror@plt+0x2ac>
  4013c4:	ldr	x25, [x24, #336]
  4013c8:	mov	w2, #0x5                   	// #5
  4013cc:	mov	x0, xzr
  4013d0:	mov	x1, x23
  4013d4:	bl	401110 <dcgettext@plt>
  4013d8:	mov	x1, x0
  4013dc:	mov	x0, x25
  4013e0:	bl	401c80 <ferror@plt+0xaf0>
  4013e4:	fcmp	d0, #0.0
  4013e8:	str	d0, [x27, #384]
  4013ec:	b.pl	40134c <ferror@plt+0x1bc>  // b.nfrst
  4013f0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013f4:	mov	w2, #0x5                   	// #5
  4013f8:	mov	x0, xzr
  4013fc:	add	x1, x1, #0xe5d
  401400:	bl	401110 <dcgettext@plt>
  401404:	mov	x2, x0
  401408:	mov	w0, #0x1                   	// #1
  40140c:	mov	w1, wzr
  401410:	bl	400fb0 <error@plt>
  401414:	b	40134c <ferror@plt+0x1bc>
  401418:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40141c:	add	x1, x1, #0xe76
  401420:	mov	w2, #0x5                   	// #5
  401424:	mov	x0, xzr
  401428:	bl	401110 <dcgettext@plt>
  40142c:	mov	x2, x0
  401430:	mov	w0, #0x1                   	// #1
  401434:	mov	w1, wzr
  401438:	bl	400fb0 <error@plt>
  40143c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401440:	str	w25, [x8, #304]
  401444:	b	40134c <ferror@plt+0x1bc>
  401448:	cmn	w0, #0x1
  40144c:	b.ne	4018a8 <ferror@plt+0x718>  // b.any
  401450:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401454:	ldrsw	x8, [x8, #344]
  401458:	cmp	w8, w20
  40145c:	adrp	x20, 416000 <ferror@plt+0x14e70>
  401460:	b.ge	4014a8 <ferror@plt+0x318>  // b.tcont
  401464:	ldr	x0, [x19, x8, lsl #3]
  401468:	mov	w1, #0x1                   	// #1
  40146c:	bl	401050 <open@plt>
  401470:	cmn	w0, #0x1
  401474:	str	w0, [x20, #308]
  401478:	b.ne	4014a8 <ferror@plt+0x318>  // b.any
  40147c:	bl	401140 <__errno_location@plt>
  401480:	ldr	w19, [x0]
  401484:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401488:	add	x1, x1, #0xec8
  40148c:	mov	w2, #0x5                   	// #5
  401490:	mov	x0, xzr
  401494:	bl	401110 <dcgettext@plt>
  401498:	mov	x2, x0
  40149c:	mov	w0, #0x1                   	// #1
  4014a0:	mov	w1, w19
  4014a4:	bl	400fb0 <error@plt>
  4014a8:	mov	w0, wzr
  4014ac:	bl	4019f8 <ferror@plt+0x868>
  4014b0:	ldr	d0, [x27, #384]
  4014b4:	fcmp	d0, #0.0
  4014b8:	b.ne	4014d0 <ferror@plt+0x340>  // b.any
  4014bc:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4014c0:	ldr	s0, [x8, #312]
  4014c4:	sxtl	v0.2d, v0.2s
  4014c8:	scvtf	d0, d0
  4014cc:	str	d0, [x27, #384]
  4014d0:	adrp	x0, 416000 <ferror@plt+0x14e70>
  4014d4:	add	x0, x0, #0x188
  4014d8:	str	d0, [x0], #16
  4014dc:	bl	400fa0 <_setjmp@plt>
  4014e0:	adrp	x1, 401000 <__fpending@plt>
  4014e4:	add	x1, x1, #0xbbc
  4014e8:	mov	w0, #0xe                   	// #14
  4014ec:	bl	401020 <signal@plt>
  4014f0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4014f4:	ldr	w0, [x8, #304]
  4014f8:	bl	401150 <alarm@plt>
  4014fc:	add	x8, sp, #0x18
  401500:	mov	w27, wzr
  401504:	mov	w20, #0x2a                  	// #42
  401508:	mov	x21, #0xffffffff00000000    	// #-4294967296
  40150c:	fmov	d8, #5.000000000000000000e-01
  401510:	mov	w25, #0x20                  	// #32
  401514:	mov	w26, #0x3d                  	// #61
  401518:	mov	w28, #0x2d                  	// #45
  40151c:	add	x9, x8, #0x8
  401520:	add	x8, x8, #0x10
  401524:	stp	x8, x9, [sp, #8]
  401528:	b	401530 <ferror@plt+0x3a0>
  40152c:	bl	400fe0 <pause@plt>
  401530:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401534:	add	x8, x8, #0x180
  401538:	ldp	d1, d0, [x8]
  40153c:	fcmp	d0, d1
  401540:	b.pl	401550 <ferror@plt+0x3c0>  // b.nfrst
  401544:	fadd	d0, d0, d0
  401548:	adrp	x8, 416000 <ferror@plt+0x14e70>
  40154c:	str	d0, [x8, #392]
  401550:	ldp	x2, x1, [sp, #8]
  401554:	add	x0, sp, #0x18
  401558:	bl	400fc0 <loadavg@plt>
  40155c:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401560:	add	x9, x9, #0x138
  401564:	ldpsw	x23, x19, [x9]
  401568:	adrp	x8, 416000 <ferror@plt+0x14e70>
  40156c:	add	x8, x8, #0x188
  401570:	ldr	x24, [x8, #8]
  401574:	ldr	d0, [x8]
  401578:	sub	w9, w23, #0x1
  40157c:	sxtw	x22, w27
  401580:	sxtw	x8, w9
  401584:	sbfiz	x10, x9, #32, #32
  401588:	madd	x11, x19, x8, x22
  40158c:	add	x12, x8, #0x1
  401590:	ldr	d1, [sp, #24]
  401594:	mov	w13, wzr
  401598:	mov	w8, w9
  40159c:	mov	x16, x12
  4015a0:	fmul	d1, d1, d0
  4015a4:	fcvtzs	w15, d1
  4015a8:	mov	x17, x11
  4015ac:	mov	x14, x10
  4015b0:	add	w18, w15, w13
  4015b4:	cmp	w18, #0x1
  4015b8:	b.lt	4015ec <ferror@plt+0x45c>  // b.tstop
  4015bc:	sub	x16, x16, #0x1
  4015c0:	strb	w20, [x24, x17]
  4015c4:	add	x14, x14, x21
  4015c8:	sub	w13, w13, #0x1
  4015cc:	sub	x17, x17, x19
  4015d0:	cmp	x16, #0x0
  4015d4:	sub	w8, w8, #0x1
  4015d8:	b.gt	4015b0 <ferror@plt+0x420>
  4015dc:	fmul	d0, d0, d8
  4015e0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4015e4:	str	d0, [x8, #392]
  4015e8:	b	401590 <ferror@plt+0x400>
  4015ec:	add	w9, w23, w13
  4015f0:	cmp	w9, #0x1
  4015f4:	b.mi	401674 <ferror@plt+0x4e4>  // b.first
  4015f8:	asr	x9, x14, #32
  4015fc:	cmp	x14, #0x0
  401600:	mov	w10, #0x1                   	// #1
  401604:	csinc	x10, x10, x9, lt  // lt = tstop
  401608:	cmp	x10, #0x1
  40160c:	add	x11, x24, x22
  401610:	b.ls	401650 <ferror@plt+0x4c0>  // b.plast
  401614:	sxtw	x14, w8
  401618:	and	x12, x10, #0xfffffffffffffffe
  40161c:	mul	x13, x19, x14
  401620:	sub	x14, x14, #0x1
  401624:	neg	x8, x19, lsl #1
  401628:	sub	x9, x9, x12
  40162c:	mul	x14, x19, x14
  401630:	mov	x15, x12
  401634:	strb	w25, [x11, x13]
  401638:	strb	w25, [x11, x14]
  40163c:	subs	x15, x15, #0x2
  401640:	add	x11, x11, x8
  401644:	b.ne	401634 <ferror@plt+0x4a4>  // b.any
  401648:	cmp	x10, x12
  40164c:	b.eq	401674 <ferror@plt+0x4e4>  // b.none
  401650:	madd	x10, x9, x19, x22
  401654:	neg	x8, x19
  401658:	add	x10, x24, x10
  40165c:	add	x9, x9, #0x1
  401660:	sub	x9, x9, #0x1
  401664:	strb	w25, [x10]
  401668:	cmp	x9, #0x0
  40166c:	add	x10, x10, x8
  401670:	b.gt	401660 <ferror@plt+0x4d0>
  401674:	scvtf	d1, w23
  401678:	fsub	d2, d1, d0
  40167c:	fcvtzs	w9, d2
  401680:	tbnz	w9, #31, 4016cc <ferror@plt+0x53c>
  401684:	cmp	w23, w9
  401688:	b.le	4016cc <ferror@plt+0x53c>
  40168c:	add	x8, x24, x22
  401690:	mov	w10, #0x2                   	// #2
  401694:	sxtw	x9, w9
  401698:	mul	x11, x19, x9
  40169c:	ldrb	w9, [x8, x11]
  4016a0:	scvtf	d2, w10
  4016a4:	fmul	d2, d0, d2
  4016a8:	fsub	d2, d1, d2
  4016ac:	cmp	w9, #0x20
  4016b0:	csel	w12, w28, w26, eq  // eq = none
  4016b4:	fcvtzs	w9, d2
  4016b8:	strb	w12, [x8, x11]
  4016bc:	tbnz	w9, #31, 4016cc <ferror@plt+0x53c>
  4016c0:	cmp	w23, w9
  4016c4:	add	w10, w10, #0x1
  4016c8:	b.gt	401694 <ferror@plt+0x504>
  4016cc:	add	w8, w27, #0x1
  4016d0:	cmp	w8, w19
  4016d4:	b.ne	401774 <ferror@plt+0x5e4>  // b.any
  4016d8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4016dc:	str	x27, [x29, #8]
  4016e0:	ldrsw	x27, [x8, #376]
  4016e4:	add	x1, x24, #0x1
  4016e8:	mov	x0, x24
  4016ec:	sub	x2, x27, #0x1
  4016f0:	bl	400f60 <memmove@plt>
  4016f4:	cmp	w23, #0x1
  4016f8:	b.le	401780 <ferror@plt+0x5f0>
  4016fc:	sub	x14, x23, #0x2
  401700:	sub	x8, x23, #0x1
  401704:	cmp	x8, #0x2
  401708:	mov	x9, x14
  40170c:	b.cc	40174c <ferror@plt+0x5bc>  // b.lo, b.ul, b.last
  401710:	and	x11, x8, #0xfffffffffffffffe
  401714:	sub	x15, x14, #0x1
  401718:	add	x10, x24, x22
  40171c:	mul	x12, x19, x14
  401720:	neg	x13, x19, lsl #1
  401724:	sub	x9, x14, x11
  401728:	mul	x14, x15, x19
  40172c:	mov	x15, x11
  401730:	strb	w25, [x10, x12]
  401734:	strb	w25, [x10, x14]
  401738:	subs	x15, x15, #0x2
  40173c:	add	x10, x10, x13
  401740:	b.ne	401730 <ferror@plt+0x5a0>  // b.any
  401744:	cmp	x8, x11
  401748:	b.eq	401780 <ferror@plt+0x5f0>  // b.none
  40174c:	add	x8, x9, #0x1
  401750:	madd	x9, x9, x19, x22
  401754:	add	x9, x24, x9
  401758:	neg	x10, x19
  40175c:	sub	x8, x8, #0x1
  401760:	strb	w25, [x9]
  401764:	cmp	x8, #0x0
  401768:	add	x9, x9, x10
  40176c:	b.gt	40175c <ferror@plt+0x5cc>
  401770:	b	401780 <ferror@plt+0x5f0>
  401774:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401778:	ldr	w27, [x9, #376]
  40177c:	str	x8, [x29, #8]
  401780:	ldp	d0, d1, [sp, #24]
  401784:	ldr	d2, [sp, #40]
  401788:	adrp	x2, 404000 <ferror@plt+0x2e70>
  40178c:	sxtw	x1, w27
  401790:	mov	x0, x24
  401794:	add	x2, x2, #0xed9
  401798:	adrp	x19, 416000 <ferror@plt+0x14e70>
  40179c:	bl	401010 <snprintf@plt>
  4017a0:	cmp	w0, #0x1
  4017a4:	b.lt	4017c4 <ferror@plt+0x634>  // b.tstop
  4017a8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4017ac:	ldr	w8, [x8, #376]
  4017b0:	cmp	w0, w8
  4017b4:	b.ge	4017c4 <ferror@plt+0x634>  // b.tcont
  4017b8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4017bc:	ldr	x8, [x8, #400]
  4017c0:	strb	w25, [x8, w0, uxtw]
  4017c4:	ldr	w0, [x19, #308]
  4017c8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017cc:	mov	w2, #0x3                   	// #3
  4017d0:	add	x1, x1, #0xeeb
  4017d4:	bl	4010b0 <write@plt>
  4017d8:	ldr	x27, [x29, #8]
  4017dc:	tbz	x0, #63, 40180c <ferror@plt+0x67c>
  4017e0:	bl	401140 <__errno_location@plt>
  4017e4:	ldr	w24, [x0]
  4017e8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4017ec:	mov	w2, #0x5                   	// #5
  4017f0:	mov	x0, xzr
  4017f4:	add	x1, x1, #0xeef
  4017f8:	bl	401110 <dcgettext@plt>
  4017fc:	mov	x2, x0
  401800:	mov	w0, #0x1                   	// #1
  401804:	mov	w1, w24
  401808:	bl	400fb0 <error@plt>
  40180c:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401810:	add	x9, x9, #0x178
  401814:	ldrsw	x8, [x9]
  401818:	ldr	w0, [x19, #308]
  40181c:	ldr	x1, [x9, #24]
  401820:	sub	x2, x8, #0x1
  401824:	bl	4010b0 <write@plt>
  401828:	tbz	x0, #63, 40152c <ferror@plt+0x39c>
  40182c:	bl	401140 <__errno_location@plt>
  401830:	ldr	w24, [x0]
  401834:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401838:	mov	w2, #0x5                   	// #5
  40183c:	mov	x0, xzr
  401840:	add	x1, x1, #0xeef
  401844:	bl	401110 <dcgettext@plt>
  401848:	mov	x2, x0
  40184c:	mov	w0, #0x1                   	// #1
  401850:	mov	w1, w24
  401854:	bl	400fb0 <error@plt>
  401858:	b	40152c <ferror@plt+0x39c>
  40185c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401860:	add	x1, x1, #0xeab
  401864:	mov	w2, #0x5                   	// #5
  401868:	mov	x0, xzr
  40186c:	bl	401110 <dcgettext@plt>
  401870:	ldr	x1, [x28, #360]
  401874:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401878:	add	x2, x2, #0xeb7
  40187c:	bl	401130 <printf@plt>
  401880:	ldp	x20, x19, [sp, #144]
  401884:	ldp	x22, x21, [sp, #128]
  401888:	ldp	x24, x23, [sp, #112]
  40188c:	ldp	x26, x25, [sp, #96]
  401890:	ldp	x28, x27, [sp, #80]
  401894:	ldp	x29, x30, [sp, #64]
  401898:	ldr	d8, [sp, #48]
  40189c:	mov	w0, wzr
  4018a0:	add	sp, sp, #0xa0
  4018a4:	ret
  4018a8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4018ac:	ldr	x0, [x8, #328]
  4018b0:	bl	4018c0 <ferror@plt+0x730>
  4018b4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4018b8:	ldr	x0, [x8, #352]
  4018bc:	bl	4018c0 <ferror@plt+0x730>
  4018c0:	stp	x29, x30, [sp, #-32]!
  4018c4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018c8:	str	x19, [sp, #16]
  4018cc:	mov	x19, x0
  4018d0:	add	x1, x1, #0xf05
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	mov	x0, xzr
  4018dc:	mov	x29, sp
  4018e0:	bl	401110 <dcgettext@plt>
  4018e4:	mov	x1, x19
  4018e8:	bl	400f80 <fputs@plt>
  4018ec:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4018f0:	add	x1, x1, #0xf0e
  4018f4:	mov	w2, #0x5                   	// #5
  4018f8:	mov	x0, xzr
  4018fc:	bl	401110 <dcgettext@plt>
  401900:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401904:	ldr	x2, [x8, #360]
  401908:	mov	x1, x0
  40190c:	mov	x0, x19
  401910:	bl	401160 <fprintf@plt>
  401914:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401918:	add	x1, x1, #0xf23
  40191c:	mov	w2, #0x5                   	// #5
  401920:	mov	x0, xzr
  401924:	bl	401110 <dcgettext@plt>
  401928:	mov	x1, x19
  40192c:	bl	400f80 <fputs@plt>
  401930:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401934:	add	x1, x1, #0xf2e
  401938:	mov	w2, #0x5                   	// #5
  40193c:	mov	x0, xzr
  401940:	bl	401110 <dcgettext@plt>
  401944:	mov	x1, x19
  401948:	bl	400f80 <fputs@plt>
  40194c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401950:	add	x1, x1, #0xf5c
  401954:	mov	w2, #0x5                   	// #5
  401958:	mov	x0, xzr
  40195c:	bl	401110 <dcgettext@plt>
  401960:	mov	x1, x19
  401964:	bl	400f80 <fputs@plt>
  401968:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40196c:	add	x1, x1, #0xffb
  401970:	mov	w2, #0x5                   	// #5
  401974:	mov	x0, xzr
  401978:	bl	401110 <dcgettext@plt>
  40197c:	mov	x1, x19
  401980:	bl	400f80 <fputs@plt>
  401984:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401988:	add	x1, x1, #0xf81
  40198c:	mov	w2, #0x5                   	// #5
  401990:	mov	x0, xzr
  401994:	bl	401110 <dcgettext@plt>
  401998:	mov	x1, x19
  40199c:	bl	400f80 <fputs@plt>
  4019a0:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019a4:	add	x1, x1, #0xfad
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	mov	x0, xzr
  4019b0:	bl	401110 <dcgettext@plt>
  4019b4:	mov	x1, x19
  4019b8:	bl	400f80 <fputs@plt>
  4019bc:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019c0:	add	x1, x1, #0xfe2
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	mov	x0, xzr
  4019cc:	bl	401110 <dcgettext@plt>
  4019d0:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4019d4:	mov	x1, x0
  4019d8:	add	x2, x2, #0xffd
  4019dc:	mov	x0, x19
  4019e0:	bl	401160 <fprintf@plt>
  4019e4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4019e8:	ldr	x8, [x8, #328]
  4019ec:	cmp	x8, x19
  4019f0:	cset	w0, eq  // eq = none
  4019f4:	bl	400f90 <exit@plt>
  4019f8:	stp	x29, x30, [sp, #-48]!
  4019fc:	adrp	x1, 401000 <__fpending@plt>
  401a00:	stp	x20, x19, [sp, #32]
  401a04:	mov	w19, w0
  401a08:	add	x1, x1, #0x9f8
  401a0c:	mov	w0, #0x1c                  	// #28
  401a10:	str	x21, [sp, #16]
  401a14:	mov	x29, sp
  401a18:	bl	401020 <signal@plt>
  401a1c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401a20:	ldr	w0, [x8, #308]
  401a24:	add	x2, x29, #0x18
  401a28:	mov	w1, #0x5413                	// #21523
  401a2c:	bl	401170 <ioctl@plt>
  401a30:	cmn	w0, #0x1
  401a34:	adrp	x20, 416000 <ferror@plt+0x14e70>
  401a38:	adrp	x21, 416000 <ferror@plt+0x14e70>
  401a3c:	b.eq	401a58 <ferror@plt+0x8c8>  // b.none
  401a40:	ldrh	w8, [x29, #26]
  401a44:	cbz	w8, 401a4c <ferror@plt+0x8bc>
  401a48:	str	w8, [x20, #316]
  401a4c:	ldrh	w8, [x29, #24]
  401a50:	cbz	w8, 401a58 <ferror@plt+0x8c8>
  401a54:	str	w8, [x21, #312]
  401a58:	ldr	w8, [x20, #316]
  401a5c:	mov	w9, #0xfffd                	// #65533
  401a60:	movk	w9, #0x7fff, lsl #16
  401a64:	sub	w8, w8, #0x2
  401a68:	cmp	w8, w9
  401a6c:	b.cc	401a94 <ferror@plt+0x904>  // b.lo, b.ul, b.last
  401a70:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401a74:	add	x1, x1, #0x6
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	401110 <dcgettext@plt>
  401a84:	mov	x2, x0
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	mov	w1, wzr
  401a90:	bl	400fb0 <error@plt>
  401a94:	ldr	w8, [x21, #312]
  401a98:	cmp	w8, #0x2
  401a9c:	b.lt	401ab4 <ferror@plt+0x924>  // b.tstop
  401aa0:	ldr	w9, [x20, #316]
  401aa4:	mov	w10, #0x7fffffff            	// #2147483647
  401aa8:	sdiv	w10, w10, w9
  401aac:	cmp	w8, w10
  401ab0:	b.lt	401ae4 <ferror@plt+0x954>  // b.tstop
  401ab4:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401ab8:	add	x1, x1, #0x6
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	bl	401110 <dcgettext@plt>
  401ac8:	mov	x2, x0
  401acc:	mov	w0, #0x1                   	// #1
  401ad0:	mov	w1, wzr
  401ad4:	bl	400fb0 <error@plt>
  401ad8:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401adc:	add	x9, x9, #0x138
  401ae0:	ldp	w8, w9, [x9]
  401ae4:	mul	w8, w9, w8
  401ae8:	adrp	x20, 416000 <ferror@plt+0x14e70>
  401aec:	cmp	w8, #0x1
  401af0:	str	w8, [x20, #376]
  401af4:	b.gt	401b20 <ferror@plt+0x990>
  401af8:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401afc:	add	x1, x1, #0x24
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	mov	x0, xzr
  401b08:	bl	401110 <dcgettext@plt>
  401b0c:	mov	x2, x0
  401b10:	mov	w0, #0x1                   	// #1
  401b14:	mov	w1, wzr
  401b18:	bl	400fb0 <error@plt>
  401b1c:	ldr	w8, [x20, #376]
  401b20:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401b24:	ldr	x0, [x9, #400]
  401b28:	sxtw	x20, w8
  401b2c:	cbz	x0, 401b44 <ferror@plt+0x9b4>
  401b30:	mov	x1, x20
  401b34:	bl	401090 <realloc@plt>
  401b38:	mov	x21, x0
  401b3c:	cbnz	w20, 401b54 <ferror@plt+0x9c4>
  401b40:	b	401b70 <ferror@plt+0x9e0>
  401b44:	mov	x0, x20
  401b48:	bl	401040 <malloc@plt>
  401b4c:	mov	x21, x0
  401b50:	cbz	w20, 401b70 <ferror@plt+0x9e0>
  401b54:	cbnz	x21, 401b70 <ferror@plt+0x9e0>
  401b58:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401b5c:	add	x2, x2, #0x35
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	mov	w1, wzr
  401b68:	mov	x3, x20
  401b6c:	bl	400fb0 <error@plt>
  401b70:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401b74:	add	x8, x8, #0x178
  401b78:	ldrsw	x20, [x8]
  401b7c:	mov	w1, #0x20                  	// #32
  401b80:	mov	x0, x21
  401b84:	str	x21, [x8, #24]
  401b88:	sub	x2, x20, #0x1
  401b8c:	bl	401080 <memset@plt>
  401b90:	add	x8, x21, x20
  401b94:	sturb	wzr, [x8, #-2]
  401b98:	cbnz	w19, 401bac <ferror@plt+0xa1c>
  401b9c:	ldp	x20, x19, [sp, #32]
  401ba0:	ldr	x21, [sp, #16]
  401ba4:	ldp	x29, x30, [sp], #48
  401ba8:	ret
  401bac:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401bb0:	add	x0, x0, #0x198
  401bb4:	mov	w1, #0x1                   	// #1
  401bb8:	bl	401120 <longjmp@plt>
  401bbc:	stp	x29, x30, [sp, #-16]!
  401bc0:	adrp	x1, 401000 <__fpending@plt>
  401bc4:	add	x1, x1, #0xbbc
  401bc8:	mov	w0, #0xe                   	// #14
  401bcc:	mov	x29, sp
  401bd0:	bl	401020 <signal@plt>
  401bd4:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401bd8:	ldr	w0, [x8, #304]
  401bdc:	ldp	x29, x30, [sp], #16
  401be0:	b	401150 <alarm@plt>
  401be4:	stp	x29, x30, [sp, #-48]!
  401be8:	stp	x20, x19, [sp, #32]
  401bec:	mov	x29, sp
  401bf0:	mov	x20, x1
  401bf4:	mov	x19, x0
  401bf8:	str	x21, [sp, #16]
  401bfc:	str	xzr, [x29, #24]
  401c00:	cbz	x0, 401c30 <ferror@plt+0xaa0>
  401c04:	ldrb	w8, [x19]
  401c08:	cbz	w8, 401c30 <ferror@plt+0xaa0>
  401c0c:	bl	401140 <__errno_location@plt>
  401c10:	mov	x21, x0
  401c14:	str	wzr, [x0]
  401c18:	add	x1, x29, #0x18
  401c1c:	mov	w2, #0xa                   	// #10
  401c20:	mov	x0, x19
  401c24:	bl	401100 <strtol@plt>
  401c28:	ldr	w8, [x21]
  401c2c:	cbz	w8, 401c64 <ferror@plt+0xad4>
  401c30:	bl	401140 <__errno_location@plt>
  401c34:	ldr	w1, [x0]
  401c38:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401c3c:	add	x2, x2, #0x90
  401c40:	mov	w0, #0x1                   	// #1
  401c44:	mov	x3, x20
  401c48:	mov	x4, x19
  401c4c:	bl	400fb0 <error@plt>
  401c50:	mov	x0, xzr
  401c54:	ldp	x20, x19, [sp, #32]
  401c58:	ldr	x21, [sp, #16]
  401c5c:	ldp	x29, x30, [sp], #48
  401c60:	ret
  401c64:	ldr	x8, [x29, #24]
  401c68:	cmp	x8, x19
  401c6c:	b.eq	401c30 <ferror@plt+0xaa0>  // b.none
  401c70:	cbz	x8, 401c30 <ferror@plt+0xaa0>
  401c74:	ldrb	w8, [x8]
  401c78:	cbnz	w8, 401c30 <ferror@plt+0xaa0>
  401c7c:	b	401c54 <ferror@plt+0xac4>
  401c80:	stp	x29, x30, [sp, #-48]!
  401c84:	stp	x20, x19, [sp, #32]
  401c88:	mov	x29, sp
  401c8c:	mov	x20, x1
  401c90:	mov	x19, x0
  401c94:	str	x21, [sp, #16]
  401c98:	str	xzr, [x29, #24]
  401c9c:	cbz	x0, 401cc8 <ferror@plt+0xb38>
  401ca0:	ldrb	w8, [x19]
  401ca4:	cbz	w8, 401cc8 <ferror@plt+0xb38>
  401ca8:	bl	401140 <__errno_location@plt>
  401cac:	mov	x21, x0
  401cb0:	str	wzr, [x0]
  401cb4:	add	x1, x29, #0x18
  401cb8:	mov	x0, x19
  401cbc:	bl	400fd0 <strtod@plt>
  401cc0:	ldr	w8, [x21]
  401cc4:	cbz	w8, 401cfc <ferror@plt+0xb6c>
  401cc8:	bl	401140 <__errno_location@plt>
  401ccc:	ldr	w1, [x0]
  401cd0:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401cd4:	add	x2, x2, #0x90
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	mov	x3, x20
  401ce0:	mov	x4, x19
  401ce4:	bl	400fb0 <error@plt>
  401ce8:	fmov	d0, xzr
  401cec:	ldp	x20, x19, [sp, #32]
  401cf0:	ldr	x21, [sp, #16]
  401cf4:	ldp	x29, x30, [sp], #48
  401cf8:	ret
  401cfc:	ldr	x8, [x29, #24]
  401d00:	cmp	x8, x19
  401d04:	b.eq	401cc8 <ferror@plt+0xb38>  // b.none
  401d08:	cbz	x8, 401cc8 <ferror@plt+0xb38>
  401d0c:	ldrb	w8, [x8]
  401d10:	cbnz	w8, 401cc8 <ferror@plt+0xb38>
  401d14:	b	401cec <ferror@plt+0xb5c>
  401d18:	sub	sp, sp, #0x90
  401d1c:	stp	x20, x19, [sp, #128]
  401d20:	mov	x20, x1
  401d24:	mov	x19, x0
  401d28:	stp	x29, x30, [sp, #48]
  401d2c:	stp	x28, x27, [sp, #64]
  401d30:	stp	x26, x25, [sp, #80]
  401d34:	stp	x24, x23, [sp, #96]
  401d38:	stp	x22, x21, [sp, #112]
  401d3c:	add	x29, sp, #0x30
  401d40:	cbz	x0, 401edc <ferror@plt+0xd4c>
  401d44:	ldrb	w22, [x19]
  401d48:	cbz	x22, 401edc <ferror@plt+0xd4c>
  401d4c:	bl	4010f0 <__ctype_b_loc@plt>
  401d50:	ldr	x23, [x0]
  401d54:	mov	x21, x0
  401d58:	mov	x24, x19
  401d5c:	ldrh	w8, [x23, x22, lsl #1]
  401d60:	tbz	w8, #13, 401d74 <ferror@plt+0xbe4>
  401d64:	mov	x24, x19
  401d68:	ldrb	w22, [x24, #1]!
  401d6c:	ldrh	w8, [x23, x22, lsl #1]
  401d70:	tbnz	w8, #13, 401d68 <ferror@plt+0xbd8>
  401d74:	cmp	w22, #0x2b
  401d78:	b.eq	401d90 <ferror@plt+0xc00>  // b.none
  401d7c:	cmp	w22, #0x2d
  401d80:	b.ne	401d9c <ferror@plt+0xc0c>  // b.any
  401d84:	add	x24, x24, #0x1
  401d88:	mov	w22, #0x1                   	// #1
  401d8c:	b	401da0 <ferror@plt+0xc10>
  401d90:	mov	w22, wzr
  401d94:	add	x24, x24, #0x1
  401d98:	b	401da0 <ferror@plt+0xc10>
  401d9c:	mov	w22, wzr
  401da0:	ldrb	w25, [x24]
  401da4:	adrp	x26, 405000 <ferror@plt+0x3e70>
  401da8:	ldr	q0, [x26, #80]
  401dac:	ldrh	w27, [x23, x25, lsl #1]
  401db0:	stur	q0, [x29, #-16]
  401db4:	tbz	w27, #11, 401e34 <ferror@plt+0xca4>
  401db8:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401dbc:	adrp	x9, 405000 <ferror@plt+0x3e70>
  401dc0:	ldr	q0, [x8, #96]
  401dc4:	ldr	q1, [x9, #112]
  401dc8:	mov	w28, #0x1                   	// #1
  401dcc:	str	q1, [sp, #16]
  401dd0:	ldr	q1, [sp, #16]
  401dd4:	bl	403570 <ferror@plt+0x23e0>
  401dd8:	ldrb	w8, [x24, x28]
  401ddc:	add	x28, x28, #0x1
  401de0:	ldrh	w8, [x23, x8, lsl #1]
  401de4:	tbnz	w8, #11, 401dd0 <ferror@plt+0xc40>
  401de8:	tbz	w27, #11, 401e34 <ferror@plt+0xca4>
  401dec:	ldr	q2, [x26, #80]
  401df0:	stur	q2, [x29, #-16]
  401df4:	and	w8, w25, #0xff
  401df8:	sub	w0, w8, #0x30
  401dfc:	str	q0, [sp]
  401e00:	bl	404850 <ferror@plt+0x36c0>
  401e04:	mov	v1.16b, v0.16b
  401e08:	ldr	q0, [sp]
  401e0c:	bl	403570 <ferror@plt+0x23e0>
  401e10:	mov	v1.16b, v0.16b
  401e14:	ldur	q0, [x29, #-16]
  401e18:	bl	402118 <ferror@plt+0xf88>
  401e1c:	stur	q0, [x29, #-16]
  401e20:	ldp	q0, q1, [sp]
  401e24:	bl	402c40 <ferror@plt+0x1ab0>
  401e28:	ldrb	w25, [x24, #1]!
  401e2c:	ldrh	w8, [x23, x25, lsl #1]
  401e30:	tbnz	w8, #11, 401df4 <ferror@plt+0xc64>
  401e34:	cmp	w25, #0x2e
  401e38:	b.eq	401e6c <ferror@plt+0xcdc>  // b.none
  401e3c:	ldur	q1, [x29, #-16]
  401e40:	cmp	w25, #0x2c
  401e44:	b.eq	401e6c <ferror@plt+0xcdc>  // b.none
  401e48:	cbz	w25, 401f04 <ferror@plt+0xd74>
  401e4c:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401e50:	add	x2, x2, #0x90
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	mov	w1, #0x16                  	// #22
  401e5c:	mov	x3, x20
  401e60:	mov	x4, x19
  401e64:	bl	400fb0 <error@plt>
  401e68:	ldr	x23, [x21]
  401e6c:	ldrb	w8, [x24, #1]
  401e70:	ldrh	w9, [x23, x8, lsl #1]
  401e74:	tbz	w9, #11, 401ed4 <ferror@plt+0xd44>
  401e78:	adrp	x9, 405000 <ferror@plt+0x3e70>
  401e7c:	adrp	x10, 405000 <ferror@plt+0x3e70>
  401e80:	ldr	q1, [x9, #96]
  401e84:	ldr	q0, [x10, #112]
  401e88:	add	x21, x24, #0x2
  401e8c:	str	q0, [sp]
  401e90:	and	w8, w8, #0xff
  401e94:	sub	w0, w8, #0x30
  401e98:	str	q1, [sp, #16]
  401e9c:	bl	404850 <ferror@plt+0x36c0>
  401ea0:	mov	v1.16b, v0.16b
  401ea4:	ldr	q0, [sp, #16]
  401ea8:	bl	403570 <ferror@plt+0x23e0>
  401eac:	mov	v1.16b, v0.16b
  401eb0:	ldur	q0, [x29, #-16]
  401eb4:	bl	402118 <ferror@plt+0xf88>
  401eb8:	stur	q0, [x29, #-16]
  401ebc:	ldp	q1, q0, [sp]
  401ec0:	bl	402c40 <ferror@plt+0x1ab0>
  401ec4:	ldrb	w8, [x21], #1
  401ec8:	mov	v1.16b, v0.16b
  401ecc:	ldrh	w9, [x23, x8, lsl #1]
  401ed0:	tbnz	w9, #11, 401e90 <ferror@plt+0xd00>
  401ed4:	ldur	q1, [x29, #-16]
  401ed8:	cbz	w8, 401f04 <ferror@plt+0xd74>
  401edc:	bl	401140 <__errno_location@plt>
  401ee0:	ldr	w1, [x0]
  401ee4:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401ee8:	add	x2, x2, #0x90
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	mov	x3, x20
  401ef4:	mov	x4, x19
  401ef8:	bl	400fb0 <error@plt>
  401efc:	fmov	d0, xzr
  401f00:	b	401f24 <ferror@plt+0xd94>
  401f04:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401f08:	ldr	q0, [x8, #128]
  401f0c:	stur	q1, [x29, #-16]
  401f10:	bl	403d58 <ferror@plt+0x2bc8>
  401f14:	cmp	w22, #0x0
  401f18:	b.ne	401f20 <ferror@plt+0xd90>  // b.any
  401f1c:	ldur	q0, [x29, #-16]
  401f20:	bl	4048d0 <ferror@plt+0x3740>
  401f24:	ldp	x20, x19, [sp, #128]
  401f28:	ldp	x22, x21, [sp, #112]
  401f2c:	ldp	x24, x23, [sp, #96]
  401f30:	ldp	x26, x25, [sp, #80]
  401f34:	ldp	x28, x27, [sp, #64]
  401f38:	ldp	x29, x30, [sp, #48]
  401f3c:	add	sp, sp, #0x90
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-48]!
  401f48:	str	x21, [sp, #16]
  401f4c:	stp	x20, x19, [sp, #32]
  401f50:	mov	x29, sp
  401f54:	mov	x20, x0
  401f58:	bl	401000 <__fpending@plt>
  401f5c:	mov	x19, x0
  401f60:	mov	x0, x20
  401f64:	bl	401190 <ferror@plt>
  401f68:	mov	w21, w0
  401f6c:	mov	x0, x20
  401f70:	bl	401030 <fclose@plt>
  401f74:	mov	w8, w0
  401f78:	cbz	w21, 401fa8 <ferror@plt+0xe18>
  401f7c:	cbnz	w8, 401f94 <ferror@plt+0xe04>
  401f80:	bl	401140 <__errno_location@plt>
  401f84:	ldr	w8, [x0]
  401f88:	cmp	w8, #0x20
  401f8c:	b.eq	401f94 <ferror@plt+0xe04>  // b.none
  401f90:	str	wzr, [x0]
  401f94:	mov	w0, #0xffffffff            	// #-1
  401f98:	ldp	x20, x19, [sp, #32]
  401f9c:	ldr	x21, [sp, #16]
  401fa0:	ldp	x29, x30, [sp], #48
  401fa4:	ret
  401fa8:	cmp	w8, #0x0
  401fac:	csetm	w0, ne  // ne = any
  401fb0:	cbnz	x19, 401f98 <ferror@plt+0xe08>
  401fb4:	cbz	w8, 401f98 <ferror@plt+0xe08>
  401fb8:	bl	401140 <__errno_location@plt>
  401fbc:	ldr	w8, [x0]
  401fc0:	cmp	w8, #0x9
  401fc4:	csetm	w0, ne  // ne = any
  401fc8:	ldp	x20, x19, [sp, #32]
  401fcc:	ldr	x21, [sp, #16]
  401fd0:	ldp	x29, x30, [sp], #48
  401fd4:	ret
  401fd8:	stp	x29, x30, [sp, #-48]!
  401fdc:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401fe0:	stp	x20, x19, [sp, #32]
  401fe4:	ldr	x20, [x8, #352]
  401fe8:	str	x21, [sp, #16]
  401fec:	mov	x29, sp
  401ff0:	mov	x0, x20
  401ff4:	bl	401000 <__fpending@plt>
  401ff8:	mov	x19, x0
  401ffc:	mov	x0, x20
  402000:	bl	401190 <ferror@plt>
  402004:	mov	w21, w0
  402008:	mov	x0, x20
  40200c:	bl	401030 <fclose@plt>
  402010:	cbz	w21, 402030 <ferror@plt+0xea0>
  402014:	cbnz	w0, 402050 <ferror@plt+0xec0>
  402018:	bl	401140 <__errno_location@plt>
  40201c:	ldr	w8, [x0]
  402020:	cmp	w8, #0x20
  402024:	b.eq	402050 <ferror@plt+0xec0>  // b.none
  402028:	str	wzr, [x0]
  40202c:	b	402050 <ferror@plt+0xec0>
  402030:	cbnz	x19, 40204c <ferror@plt+0xebc>
  402034:	cbz	w0, 40204c <ferror@plt+0xebc>
  402038:	bl	401140 <__errno_location@plt>
  40203c:	ldr	w8, [x0]
  402040:	cmp	w8, #0x9
  402044:	b.ne	402050 <ferror@plt+0xec0>  // b.any
  402048:	b	402060 <ferror@plt+0xed0>
  40204c:	cbz	w0, 402060 <ferror@plt+0xed0>
  402050:	bl	401140 <__errno_location@plt>
  402054:	ldr	w8, [x0]
  402058:	cmp	w8, #0x20
  40205c:	b.ne	4020dc <ferror@plt+0xf4c>  // b.any
  402060:	adrp	x8, 416000 <ferror@plt+0x14e70>
  402064:	ldr	x20, [x8, #328]
  402068:	mov	x0, x20
  40206c:	bl	401000 <__fpending@plt>
  402070:	mov	x19, x0
  402074:	mov	x0, x20
  402078:	bl	401190 <ferror@plt>
  40207c:	mov	w21, w0
  402080:	mov	x0, x20
  402084:	bl	401030 <fclose@plt>
  402088:	cbnz	w21, 4020bc <ferror@plt+0xf2c>
  40208c:	cbnz	x19, 4020a8 <ferror@plt+0xf18>
  402090:	cbz	w0, 4020a8 <ferror@plt+0xf18>
  402094:	bl	401140 <__errno_location@plt>
  402098:	ldr	w8, [x0]
  40209c:	cmp	w8, #0x9
  4020a0:	b.eq	4020ac <ferror@plt+0xf1c>  // b.none
  4020a4:	b	4020d4 <ferror@plt+0xf44>
  4020a8:	cbnz	w0, 4020d4 <ferror@plt+0xf44>
  4020ac:	ldp	x20, x19, [sp, #32]
  4020b0:	ldr	x21, [sp, #16]
  4020b4:	ldp	x29, x30, [sp], #48
  4020b8:	ret
  4020bc:	cbnz	w0, 4020d4 <ferror@plt+0xf44>
  4020c0:	bl	401140 <__errno_location@plt>
  4020c4:	ldr	w8, [x0]
  4020c8:	cmp	w8, #0x20
  4020cc:	b.eq	4020d4 <ferror@plt+0xf44>  // b.none
  4020d0:	str	wzr, [x0]
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	bl	400f70 <_exit@plt>
  4020dc:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4020e0:	add	x1, x1, #0x99
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	mov	x19, x0
  4020ec:	mov	x0, xzr
  4020f0:	bl	401110 <dcgettext@plt>
  4020f4:	ldr	w1, [x19]
  4020f8:	adrp	x2, 405000 <ferror@plt+0x3e70>
  4020fc:	mov	x3, x0
  402100:	add	x2, x2, #0xa5
  402104:	mov	w0, wzr
  402108:	bl	400fb0 <error@plt>
  40210c:	mov	w0, #0x1                   	// #1
  402110:	bl	400f70 <_exit@plt>
  402114:	nop
  402118:	stp	x29, x30, [sp, #-48]!
  40211c:	mov	x29, sp
  402120:	str	q0, [sp, #16]
  402124:	str	q1, [sp, #32]
  402128:	ldp	x4, x1, [sp, #16]
  40212c:	ldp	x0, x3, [sp, #32]
  402130:	mrs	x15, fpcr
  402134:	mov	x11, x0
  402138:	ubfiz	x0, x3, #3, #48
  40213c:	lsr	x6, x1, #63
  402140:	lsr	x5, x3, #63
  402144:	ubfiz	x2, x1, #3, #48
  402148:	orr	x9, x0, x11, lsr #61
  40214c:	ubfx	x7, x1, #48, #15
  402150:	ubfx	x0, x3, #48, #15
  402154:	mov	x12, x6
  402158:	and	w10, w6, #0xff
  40215c:	mov	x16, x6
  402160:	cmp	x6, x5
  402164:	orr	x2, x2, x4, lsr #61
  402168:	and	w6, w5, #0xff
  40216c:	mov	x1, x7
  402170:	lsl	x8, x4, #3
  402174:	mov	x3, x0
  402178:	lsl	x13, x11, #3
  40217c:	b.eq	402328 <ferror@plt+0x1198>  // b.none
  402180:	sub	w0, w7, w0
  402184:	cmp	w0, #0x0
  402188:	b.le	4022d4 <ferror@plt+0x1144>
  40218c:	cbz	x3, 402388 <ferror@plt+0x11f8>
  402190:	orr	x9, x9, #0x8000000000000
  402194:	mov	x3, #0x7fff                	// #32767
  402198:	cmp	x1, x3
  40219c:	b.eq	40258c <ferror@plt+0x13fc>  // b.none
  4021a0:	cmp	w0, #0x74
  4021a4:	b.gt	402610 <ferror@plt+0x1480>
  4021a8:	cmp	w0, #0x3f
  4021ac:	b.gt	402770 <ferror@plt+0x15e0>
  4021b0:	mov	w3, #0x40                  	// #64
  4021b4:	sub	w3, w3, w0
  4021b8:	lsr	x5, x13, x0
  4021bc:	lsl	x13, x13, x3
  4021c0:	cmp	x13, #0x0
  4021c4:	cset	x4, ne  // ne = any
  4021c8:	lsl	x3, x9, x3
  4021cc:	orr	x3, x3, x5
  4021d0:	lsr	x0, x9, x0
  4021d4:	orr	x3, x3, x4
  4021d8:	sub	x2, x2, x0
  4021dc:	subs	x8, x8, x3
  4021e0:	sbc	x2, x2, xzr
  4021e4:	and	x3, x2, #0x7ffffffffffff
  4021e8:	tbz	x2, #51, 4023c8 <ferror@plt+0x1238>
  4021ec:	cbz	x3, 4025f4 <ferror@plt+0x1464>
  4021f0:	clz	x0, x3
  4021f4:	sub	w0, w0, #0xc
  4021f8:	neg	w2, w0
  4021fc:	lsl	x4, x3, x0
  402200:	lsl	x3, x8, x0
  402204:	lsr	x8, x8, x2
  402208:	orr	x2, x8, x4
  40220c:	cmp	x1, w0, sxtw
  402210:	sxtw	x4, w0
  402214:	b.gt	4025d4 <ferror@plt+0x1444>
  402218:	sub	w1, w0, w1
  40221c:	add	w0, w1, #0x1
  402220:	cmp	w0, #0x3f
  402224:	b.gt	402738 <ferror@plt+0x15a8>
  402228:	mov	w1, #0x40                  	// #64
  40222c:	sub	w1, w1, w0
  402230:	lsr	x4, x3, x0
  402234:	lsl	x3, x3, x1
  402238:	cmp	x3, #0x0
  40223c:	lsl	x8, x2, x1
  402240:	cset	x1, ne  // ne = any
  402244:	orr	x8, x8, x4
  402248:	lsr	x2, x2, x0
  40224c:	orr	x8, x8, x1
  402250:	orr	x5, x8, x2
  402254:	cbz	x5, 4023dc <ferror@plt+0x124c>
  402258:	and	x3, x8, #0x7
  40225c:	mov	x1, #0x0                   	// #0
  402260:	mov	w7, #0x1                   	// #1
  402264:	cbz	x3, 402620 <ferror@plt+0x1490>
  402268:	and	x3, x15, #0xc00000
  40226c:	cmp	x3, #0x400, lsl #12
  402270:	b.eq	402564 <ferror@plt+0x13d4>  // b.none
  402274:	cmp	x3, #0x800, lsl #12
  402278:	b.eq	402544 <ferror@plt+0x13b4>  // b.none
  40227c:	cbz	x3, 402570 <ferror@plt+0x13e0>
  402280:	and	x3, x2, #0x8000000000000
  402284:	mov	w0, #0x10                  	// #16
  402288:	cbz	w7, 402290 <ferror@plt+0x1100>
  40228c:	orr	w0, w0, #0x8
  402290:	cbz	x3, 4025a8 <ferror@plt+0x1418>
  402294:	add	x1, x1, #0x1
  402298:	mov	x3, #0x7fff                	// #32767
  40229c:	cmp	x1, x3
  4022a0:	b.eq	40248c <ferror@plt+0x12fc>  // b.none
  4022a4:	ubfx	x5, x2, #3, #48
  4022a8:	extr	x8, x2, x8, #3
  4022ac:	and	w1, w1, #0x7fff
  4022b0:	mov	x7, #0x0                   	// #0
  4022b4:	orr	w1, w1, w10, lsl #15
  4022b8:	bfxil	x7, x5, #0, #48
  4022bc:	fmov	d0, x8
  4022c0:	bfi	x7, x1, #48, #16
  4022c4:	fmov	v0.d[1], x7
  4022c8:	cbnz	w0, 4024e8 <ferror@plt+0x1358>
  4022cc:	ldp	x29, x30, [sp], #48
  4022d0:	ret
  4022d4:	mov	x14, x5
  4022d8:	b.eq	4023f4 <ferror@plt+0x1264>  // b.none
  4022dc:	cbnz	x7, 402678 <ferror@plt+0x14e8>
  4022e0:	orr	x1, x2, x8
  4022e4:	cbz	x1, 4023a4 <ferror@plt+0x1214>
  4022e8:	cmn	w0, #0x1
  4022ec:	b.eq	402a94 <ferror@plt+0x1904>  // b.none
  4022f0:	mov	x1, #0x7fff                	// #32767
  4022f4:	mvn	w0, w0
  4022f8:	cmp	x3, x1
  4022fc:	b.ne	40268c <ferror@plt+0x14fc>  // b.any
  402300:	orr	x0, x9, x13
  402304:	cbnz	x0, 4029ec <ferror@plt+0x185c>
  402308:	mov	x16, x14
  40230c:	nop
  402310:	mov	x6, #0x0                   	// #0
  402314:	fmov	d0, x6
  402318:	lsl	x16, x16, #63
  40231c:	orr	x7, x16, #0x7fff000000000000
  402320:	fmov	v0.d[1], x7
  402324:	b	4022cc <ferror@plt+0x113c>
  402328:	sub	w7, w7, w0
  40232c:	cmp	w7, #0x0
  402330:	b.le	4024fc <ferror@plt+0x136c>
  402334:	cbz	x0, 40243c <ferror@plt+0x12ac>
  402338:	orr	x9, x9, #0x8000000000000
  40233c:	mov	x0, #0x7fff                	// #32767
  402340:	cmp	x1, x0
  402344:	b.eq	40258c <ferror@plt+0x13fc>  // b.none
  402348:	cmp	w7, #0x74
  40234c:	b.gt	402720 <ferror@plt+0x1590>
  402350:	cmp	w7, #0x3f
  402354:	b.gt	402820 <ferror@plt+0x1690>
  402358:	mov	w0, #0x40                  	// #64
  40235c:	sub	w0, w0, w7
  402360:	lsr	x5, x13, x7
  402364:	lsl	x13, x13, x0
  402368:	cmp	x13, #0x0
  40236c:	lsl	x3, x9, x0
  402370:	cset	x4, ne  // ne = any
  402374:	orr	x3, x3, x5
  402378:	lsr	x0, x9, x7
  40237c:	orr	x3, x3, x4
  402380:	add	x2, x2, x0
  402384:	b	40272c <ferror@plt+0x159c>
  402388:	orr	x3, x9, x13
  40238c:	cbz	x3, 4026fc <ferror@plt+0x156c>
  402390:	subs	w0, w0, #0x1
  402394:	b.ne	402194 <ferror@plt+0x1004>  // b.any
  402398:	subs	x8, x8, x13
  40239c:	sbc	x2, x2, x9
  4023a0:	b	4021e4 <ferror@plt+0x1054>
  4023a4:	mov	x0, #0x7fff                	// #32767
  4023a8:	cmp	x3, x0
  4023ac:	b.eq	402ae0 <ferror@plt+0x1950>  // b.none
  4023b0:	mov	w10, w6
  4023b4:	mov	x2, x9
  4023b8:	mov	x8, x13
  4023bc:	mov	x1, x3
  4023c0:	mov	x12, x5
  4023c4:	nop
  4023c8:	orr	x5, x8, x2
  4023cc:	and	x3, x8, #0x7
  4023d0:	mov	w7, #0x0                   	// #0
  4023d4:	cbnz	x1, 402264 <ferror@plt+0x10d4>
  4023d8:	cbnz	x5, 402258 <ferror@plt+0x10c8>
  4023dc:	mov	x8, #0x0                   	// #0
  4023e0:	mov	x1, #0x0                   	// #0
  4023e4:	mov	w0, #0x0                   	// #0
  4023e8:	and	x5, x5, #0xffffffffffff
  4023ec:	and	w1, w1, #0x7fff
  4023f0:	b	4022b0 <ferror@plt+0x1120>
  4023f4:	add	x5, x7, #0x1
  4023f8:	tst	x5, #0x7ffe
  4023fc:	b.ne	4026cc <ferror@plt+0x153c>  // b.any
  402400:	orr	x7, x2, x8
  402404:	orr	x5, x9, x13
  402408:	cbnz	x1, 40288c <ferror@plt+0x16fc>
  40240c:	cbz	x7, 402934 <ferror@plt+0x17a4>
  402410:	cbz	x5, 402948 <ferror@plt+0x17b8>
  402414:	subs	x4, x8, x13
  402418:	cmp	x8, x13
  40241c:	sbc	x3, x2, x9
  402420:	tbz	x3, #51, 402b14 <ferror@plt+0x1984>
  402424:	subs	x8, x13, x8
  402428:	mov	w10, w6
  40242c:	sbc	x2, x9, x2
  402430:	mov	x12, x14
  402434:	orr	x5, x8, x2
  402438:	b	402254 <ferror@plt+0x10c4>
  40243c:	orr	x0, x9, x13
  402440:	cbz	x0, 402914 <ferror@plt+0x1784>
  402444:	subs	w7, w7, #0x1
  402448:	b.ne	40233c <ferror@plt+0x11ac>  // b.any
  40244c:	adds	x8, x8, x13
  402450:	adc	x2, x9, x2
  402454:	nop
  402458:	tbz	x2, #51, 4023c8 <ferror@plt+0x1238>
  40245c:	add	x1, x1, #0x1
  402460:	mov	x0, #0x7fff                	// #32767
  402464:	cmp	x1, x0
  402468:	b.eq	402954 <ferror@plt+0x17c4>  // b.none
  40246c:	and	x0, x8, #0x1
  402470:	and	x3, x2, #0xfff7ffffffffffff
  402474:	orr	x8, x0, x8, lsr #1
  402478:	mov	w7, #0x0                   	// #0
  40247c:	orr	x8, x8, x2, lsl #63
  402480:	lsr	x2, x3, #1
  402484:	and	x3, x8, #0x7
  402488:	b	402264 <ferror@plt+0x10d4>
  40248c:	and	x3, x15, #0xc00000
  402490:	cbz	x3, 4024c8 <ferror@plt+0x1338>
  402494:	cmp	x3, #0x400, lsl #12
  402498:	b.eq	4024c0 <ferror@plt+0x1330>  // b.none
  40249c:	cmp	x3, #0x800, lsl #12
  4024a0:	csel	w12, w12, wzr, eq  // eq = none
  4024a4:	cbnz	w12, 4024c8 <ferror@plt+0x1338>
  4024a8:	mov	w1, #0x14                  	// #20
  4024ac:	mov	x8, #0xffffffffffffffff    	// #-1
  4024b0:	orr	w0, w0, w1
  4024b4:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  4024b8:	mov	x1, #0x7ffe                	// #32766
  4024bc:	b	4023e8 <ferror@plt+0x1258>
  4024c0:	cbnz	x12, 4024a8 <ferror@plt+0x1318>
  4024c4:	nop
  4024c8:	mov	w1, #0x14                  	// #20
  4024cc:	and	x16, x10, #0xff
  4024d0:	orr	w0, w0, w1
  4024d4:	mov	x6, #0x0                   	// #0
  4024d8:	fmov	d0, x6
  4024dc:	lsl	x16, x16, #63
  4024e0:	orr	x7, x16, #0x7fff000000000000
  4024e4:	fmov	v0.d[1], x7
  4024e8:	str	q0, [sp, #16]
  4024ec:	bl	404bf0 <ferror@plt+0x3a60>
  4024f0:	ldr	q0, [sp, #16]
  4024f4:	ldp	x29, x30, [sp], #48
  4024f8:	ret
  4024fc:	b.eq	40263c <ferror@plt+0x14ac>  // b.none
  402500:	cbnz	x1, 4027c0 <ferror@plt+0x1630>
  402504:	orr	x0, x2, x8
  402508:	cbz	x0, 402a2c <ferror@plt+0x189c>
  40250c:	cmn	w7, #0x1
  402510:	b.eq	402b8c <ferror@plt+0x19fc>  // b.none
  402514:	mov	x0, #0x7fff                	// #32767
  402518:	mvn	w7, w7
  40251c:	cmp	x3, x0
  402520:	b.ne	4027d4 <ferror@plt+0x1644>  // b.any
  402524:	orr	x0, x9, x13
  402528:	cbz	x0, 402310 <ferror@plt+0x1180>
  40252c:	lsr	x7, x9, #50
  402530:	mov	x8, x13
  402534:	eor	x7, x7, #0x1
  402538:	mov	x2, x9
  40253c:	and	w7, w7, #0x1
  402540:	b	4025a0 <ferror@plt+0x1410>
  402544:	mov	w0, #0x10                  	// #16
  402548:	cbz	x12, 402554 <ferror@plt+0x13c4>
  40254c:	adds	x8, x8, #0x8
  402550:	cinc	x2, x2, cs  // cs = hs, nlast
  402554:	and	x3, x2, #0x8000000000000
  402558:	cbz	w7, 402290 <ferror@plt+0x1100>
  40255c:	orr	w0, w0, #0x8
  402560:	b	402290 <ferror@plt+0x1100>
  402564:	mov	w0, #0x10                  	// #16
  402568:	cbnz	x12, 402554 <ferror@plt+0x13c4>
  40256c:	b	40254c <ferror@plt+0x13bc>
  402570:	and	x3, x8, #0xf
  402574:	mov	w0, #0x10                  	// #16
  402578:	cmp	x3, #0x4
  40257c:	b.eq	402554 <ferror@plt+0x13c4>  // b.none
  402580:	adds	x8, x8, #0x4
  402584:	cinc	x2, x2, cs  // cs = hs, nlast
  402588:	b	402554 <ferror@plt+0x13c4>
  40258c:	orr	x0, x2, x8
  402590:	cbz	x0, 402310 <ferror@plt+0x1180>
  402594:	lsr	x7, x2, #50
  402598:	eor	x7, x7, #0x1
  40259c:	and	w7, w7, #0x1
  4025a0:	mov	w0, w7
  4025a4:	mov	x1, #0x7fff                	// #32767
  4025a8:	lsr	x5, x2, #3
  4025ac:	extr	x8, x2, x8, #3
  4025b0:	mov	x2, #0x7fff                	// #32767
  4025b4:	cmp	x1, x2
  4025b8:	b.ne	4023e8 <ferror@plt+0x1258>  // b.any
  4025bc:	orr	x1, x5, x8
  4025c0:	cbz	x1, 402c2c <ferror@plt+0x1a9c>
  4025c4:	orr	x5, x5, #0x800000000000
  4025c8:	mov	w1, #0x7fff                	// #32767
  4025cc:	and	x5, x5, #0xffffffffffff
  4025d0:	b	4022b0 <ferror@plt+0x1120>
  4025d4:	mov	x8, x3
  4025d8:	and	x2, x2, #0xfff7ffffffffffff
  4025dc:	sub	x1, x1, x4
  4025e0:	orr	x5, x8, x2
  4025e4:	and	x3, x8, #0x7
  4025e8:	mov	w7, #0x0                   	// #0
  4025ec:	cbz	x1, 4023d8 <ferror@plt+0x1248>
  4025f0:	b	402264 <ferror@plt+0x10d4>
  4025f4:	clz	x2, x8
  4025f8:	add	w0, w2, #0x34
  4025fc:	cmp	w0, #0x3f
  402600:	b.le	4021f8 <ferror@plt+0x1068>
  402604:	sub	w2, w2, #0xc
  402608:	lsl	x2, x8, x2
  40260c:	b	40220c <ferror@plt+0x107c>
  402610:	orr	x0, x9, x13
  402614:	cmp	x0, #0x0
  402618:	cset	x3, ne  // ne = any
  40261c:	b	4021dc <ferror@plt+0x104c>
  402620:	and	x3, x2, #0x8000000000000
  402624:	mov	w0, #0x0                   	// #0
  402628:	cbz	w7, 402290 <ferror@plt+0x1100>
  40262c:	mov	w0, #0x0                   	// #0
  402630:	tbz	w15, #11, 402290 <ferror@plt+0x1100>
  402634:	orr	w0, w0, #0x8
  402638:	b	402290 <ferror@plt+0x1100>
  40263c:	add	x0, x1, #0x1
  402640:	tst	x0, #0x7ffe
  402644:	b.ne	40284c <ferror@plt+0x16bc>  // b.any
  402648:	orr	x14, x2, x8
  40264c:	cbnz	x1, 402a08 <ferror@plt+0x1878>
  402650:	orr	x5, x9, x13
  402654:	cbz	x14, 402a5c <ferror@plt+0x18cc>
  402658:	cbz	x5, 402948 <ferror@plt+0x17b8>
  40265c:	adds	x8, x8, x13
  402660:	adc	x2, x9, x2
  402664:	tbz	x2, #51, 402434 <ferror@plt+0x12a4>
  402668:	and	x2, x2, #0xfff7ffffffffffff
  40266c:	and	x3, x8, #0x7
  402670:	mov	x1, #0x1                   	// #1
  402674:	b	402264 <ferror@plt+0x10d4>
  402678:	mov	x1, #0x7fff                	// #32767
  40267c:	neg	w0, w0
  402680:	orr	x2, x2, #0x8000000000000
  402684:	cmp	x3, x1
  402688:	b.eq	402300 <ferror@plt+0x1170>  // b.none
  40268c:	cmp	w0, #0x74
  402690:	b.gt	40279c <ferror@plt+0x160c>
  402694:	cmp	w0, #0x3f
  402698:	b.gt	4029b8 <ferror@plt+0x1828>
  40269c:	mov	w1, #0x40                  	// #64
  4026a0:	sub	w1, w1, w0
  4026a4:	lsr	x4, x8, x0
  4026a8:	lsl	x8, x8, x1
  4026ac:	cmp	x8, #0x0
  4026b0:	lsl	x8, x2, x1
  4026b4:	cset	x1, ne  // ne = any
  4026b8:	orr	x8, x8, x4
  4026bc:	lsr	x0, x2, x0
  4026c0:	orr	x8, x8, x1
  4026c4:	sub	x9, x9, x0
  4026c8:	b	4027a8 <ferror@plt+0x1618>
  4026cc:	subs	x4, x8, x13
  4026d0:	cmp	x8, x13
  4026d4:	sbc	x3, x2, x9
  4026d8:	tbnz	x3, #51, 402874 <ferror@plt+0x16e4>
  4026dc:	orr	x5, x4, x3
  4026e0:	cbnz	x5, 4029a0 <ferror@plt+0x1810>
  4026e4:	and	x15, x15, #0xc00000
  4026e8:	mov	x8, #0x0                   	// #0
  4026ec:	cmp	x15, #0x800, lsl #12
  4026f0:	mov	x1, #0x0                   	// #0
  4026f4:	cset	w10, eq  // eq = none
  4026f8:	b	4023e8 <ferror@plt+0x1258>
  4026fc:	mov	x0, #0x7fff                	// #32767
  402700:	cmp	x7, x0
  402704:	b.ne	4023c8 <ferror@plt+0x1238>  // b.any
  402708:	orr	x0, x2, x8
  40270c:	cbnz	x0, 402594 <ferror@plt+0x1404>
  402710:	mov	x8, #0x0                   	// #0
  402714:	mov	x5, #0x0                   	// #0
  402718:	mov	w0, #0x0                   	// #0
  40271c:	b	4025bc <ferror@plt+0x142c>
  402720:	orr	x0, x9, x13
  402724:	cmp	x0, #0x0
  402728:	cset	x3, ne  // ne = any
  40272c:	adds	x8, x3, x8
  402730:	cinc	x2, x2, cs  // cs = hs, nlast
  402734:	b	402458 <ferror@plt+0x12c8>
  402738:	mov	w4, #0x80                  	// #128
  40273c:	sub	w4, w4, w0
  402740:	cmp	w0, #0x40
  402744:	sub	w8, w1, #0x3f
  402748:	lsl	x0, x2, x4
  40274c:	orr	x0, x3, x0
  402750:	csel	x3, x0, x3, ne  // ne = any
  402754:	lsr	x8, x2, x8
  402758:	cmp	x3, #0x0
  40275c:	mov	x2, #0x0                   	// #0
  402760:	cset	x0, ne  // ne = any
  402764:	orr	x8, x0, x8
  402768:	mov	x5, x8
  40276c:	b	402254 <ferror@plt+0x10c4>
  402770:	mov	w4, #0x80                  	// #128
  402774:	sub	w4, w4, w0
  402778:	subs	w0, w0, #0x40
  40277c:	lsl	x4, x9, x4
  402780:	orr	x4, x13, x4
  402784:	csel	x13, x4, x13, ne  // ne = any
  402788:	lsr	x0, x9, x0
  40278c:	cmp	x13, #0x0
  402790:	cset	x3, ne  // ne = any
  402794:	orr	x3, x3, x0
  402798:	b	4021dc <ferror@plt+0x104c>
  40279c:	orr	x2, x2, x8
  4027a0:	cmp	x2, #0x0
  4027a4:	cset	x8, ne  // ne = any
  4027a8:	subs	x8, x13, x8
  4027ac:	mov	w10, w6
  4027b0:	sbc	x2, x9, xzr
  4027b4:	mov	x1, x3
  4027b8:	mov	x12, x14
  4027bc:	b	4021e4 <ferror@plt+0x1054>
  4027c0:	mov	x0, #0x7fff                	// #32767
  4027c4:	neg	w7, w7
  4027c8:	orr	x2, x2, #0x8000000000000
  4027cc:	cmp	x3, x0
  4027d0:	b.eq	402524 <ferror@plt+0x1394>  // b.none
  4027d4:	cmp	w7, #0x74
  4027d8:	b.gt	4029a8 <ferror@plt+0x1818>
  4027dc:	cmp	w7, #0x3f
  4027e0:	b.gt	402a68 <ferror@plt+0x18d8>
  4027e4:	mov	w1, #0x40                  	// #64
  4027e8:	sub	w1, w1, w7
  4027ec:	lsr	x4, x8, x7
  4027f0:	lsl	x8, x8, x1
  4027f4:	cmp	x8, #0x0
  4027f8:	cset	x0, ne  // ne = any
  4027fc:	lsl	x8, x2, x1
  402800:	orr	x8, x8, x4
  402804:	lsr	x7, x2, x7
  402808:	orr	x8, x8, x0
  40280c:	add	x9, x9, x7
  402810:	adds	x8, x8, x13
  402814:	mov	x1, x3
  402818:	cinc	x2, x9, cs  // cs = hs, nlast
  40281c:	b	402458 <ferror@plt+0x12c8>
  402820:	mov	w3, #0x80                  	// #128
  402824:	sub	w3, w3, w7
  402828:	subs	w0, w7, #0x40
  40282c:	lsl	x3, x9, x3
  402830:	orr	x3, x13, x3
  402834:	csel	x13, x3, x13, ne  // ne = any
  402838:	lsr	x0, x9, x0
  40283c:	cmp	x13, #0x0
  402840:	cset	x3, ne  // ne = any
  402844:	orr	x3, x3, x0
  402848:	b	40272c <ferror@plt+0x159c>
  40284c:	mov	x1, #0x7fff                	// #32767
  402850:	cmp	x0, x1
  402854:	b.eq	402ab0 <ferror@plt+0x1920>  // b.none
  402858:	adds	x8, x8, x13
  40285c:	mov	x1, x0
  402860:	adc	x2, x9, x2
  402864:	ubfx	x3, x8, #1, #3
  402868:	extr	x8, x2, x8, #1
  40286c:	lsr	x2, x2, #1
  402870:	b	402264 <ferror@plt+0x10d4>
  402874:	cmp	x13, x8
  402878:	mov	w10, w6
  40287c:	sbc	x3, x9, x2
  402880:	sub	x8, x13, x8
  402884:	mov	x12, x14
  402888:	b	4021ec <ferror@plt+0x105c>
  40288c:	mov	x12, #0x7fff                	// #32767
  402890:	cmp	x1, x12
  402894:	b.eq	4028c0 <ferror@plt+0x1730>  // b.none
  402898:	cmp	x3, x12
  40289c:	b.eq	402af0 <ferror@plt+0x1960>  // b.none
  4028a0:	cbnz	x7, 4028d8 <ferror@plt+0x1748>
  4028a4:	mov	w7, w0
  4028a8:	cbnz	x5, 402bd0 <ferror@plt+0x1a40>
  4028ac:	mov	x8, #0xffffffffffffffff    	// #-1
  4028b0:	mov	x5, #0xffffffffffff        	// #281474976710655
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	mov	w10, #0x0                   	// #0
  4028bc:	b	4025c4 <ferror@plt+0x1434>
  4028c0:	cbz	x7, 402bec <ferror@plt+0x1a5c>
  4028c4:	lsr	x0, x2, #50
  4028c8:	cmp	x3, x1
  4028cc:	eor	x0, x0, #0x1
  4028d0:	and	w0, w0, #0x1
  4028d4:	b.eq	402af0 <ferror@plt+0x1960>  // b.none
  4028d8:	cbz	x5, 402b0c <ferror@plt+0x197c>
  4028dc:	bfi	x4, x2, #61, #3
  4028e0:	lsr	x5, x2, #3
  4028e4:	mov	x8, x4
  4028e8:	tbz	x2, #50, 402904 <ferror@plt+0x1774>
  4028ec:	lsr	x1, x9, #3
  4028f0:	tbnz	x9, #50, 402904 <ferror@plt+0x1774>
  4028f4:	mov	x8, x11
  4028f8:	mov	w10, w6
  4028fc:	bfi	x8, x9, #61, #3
  402900:	mov	x5, x1
  402904:	extr	x5, x5, x8, #61
  402908:	bfi	x8, x5, #61, #3
  40290c:	lsr	x5, x5, #3
  402910:	b	4025bc <ferror@plt+0x142c>
  402914:	mov	x0, #0x7fff                	// #32767
  402918:	cmp	x1, x0
  40291c:	b.ne	4023c8 <ferror@plt+0x1238>  // b.any
  402920:	orr	x0, x2, x8
  402924:	cbz	x0, 402710 <ferror@plt+0x1580>
  402928:	lsr	x7, x2, #50
  40292c:	eor	w7, w7, #0x1
  402930:	b	4025a0 <ferror@plt+0x1410>
  402934:	cbz	x5, 402a48 <ferror@plt+0x18b8>
  402938:	mov	w10, w6
  40293c:	mov	x2, x9
  402940:	mov	x8, x13
  402944:	mov	x12, x14
  402948:	mov	x1, #0x0                   	// #0
  40294c:	mov	x3, #0x0                   	// #0
  402950:	b	40262c <ferror@plt+0x149c>
  402954:	ands	x3, x15, #0xc00000
  402958:	b.eq	4029e4 <ferror@plt+0x1854>  // b.none
  40295c:	cmp	x3, #0x400, lsl #12
  402960:	eor	w0, w10, #0x1
  402964:	cset	w1, eq  // eq = none
  402968:	tst	w1, w0
  40296c:	b.ne	402c08 <ferror@plt+0x1a78>  // b.any
  402970:	cmp	x3, #0x800, lsl #12
  402974:	b.eq	402bb4 <ferror@plt+0x1a24>  // b.none
  402978:	cmp	x3, #0x400, lsl #12
  40297c:	mov	w0, #0x14                  	// #20
  402980:	b.ne	402490 <ferror@plt+0x1300>  // b.any
  402984:	mov	x2, #0xffffffffffffffff    	// #-1
  402988:	mov	x1, #0x7ffe                	// #32766
  40298c:	mov	x8, x2
  402990:	mov	w7, #0x0                   	// #0
  402994:	mov	w0, #0x14                  	// #20
  402998:	cbnz	x12, 402554 <ferror@plt+0x13c4>
  40299c:	b	40254c <ferror@plt+0x13bc>
  4029a0:	mov	x8, x4
  4029a4:	b	4021ec <ferror@plt+0x105c>
  4029a8:	orr	x2, x2, x8
  4029ac:	cmp	x2, #0x0
  4029b0:	cset	x8, ne  // ne = any
  4029b4:	b	402810 <ferror@plt+0x1680>
  4029b8:	mov	w1, #0x80                  	// #128
  4029bc:	sub	w1, w1, w0
  4029c0:	subs	w0, w0, #0x40
  4029c4:	lsl	x1, x2, x1
  4029c8:	orr	x1, x8, x1
  4029cc:	csel	x8, x1, x8, ne  // ne = any
  4029d0:	lsr	x2, x2, x0
  4029d4:	cmp	x8, #0x0
  4029d8:	cset	x8, ne  // ne = any
  4029dc:	orr	x8, x8, x2
  4029e0:	b	4027a8 <ferror@plt+0x1618>
  4029e4:	mov	w0, #0x14                  	// #20
  4029e8:	b	4024d4 <ferror@plt+0x1344>
  4029ec:	lsr	x7, x9, #50
  4029f0:	mov	w10, w6
  4029f4:	eor	x7, x7, #0x1
  4029f8:	mov	x8, x13
  4029fc:	and	w7, w7, #0x1
  402a00:	mov	x2, x9
  402a04:	b	4025a0 <ferror@plt+0x1410>
  402a08:	mov	x0, #0x7fff                	// #32767
  402a0c:	cmp	x1, x0
  402a10:	b.eq	402b30 <ferror@plt+0x19a0>  // b.none
  402a14:	cmp	x3, x0
  402a18:	b.eq	402ba4 <ferror@plt+0x1a14>  // b.none
  402a1c:	cbnz	x14, 402b48 <ferror@plt+0x19b8>
  402a20:	mov	x2, x9
  402a24:	mov	x8, x13
  402a28:	b	4025a0 <ferror@plt+0x1410>
  402a2c:	mov	x0, #0x7fff                	// #32767
  402a30:	cmp	x3, x0
  402a34:	b.eq	402be0 <ferror@plt+0x1a50>  // b.none
  402a38:	mov	x2, x9
  402a3c:	mov	x8, x13
  402a40:	mov	x1, x3
  402a44:	b	4023c8 <ferror@plt+0x1238>
  402a48:	and	x15, x15, #0xc00000
  402a4c:	mov	x8, #0x0                   	// #0
  402a50:	cmp	x15, #0x800, lsl #12
  402a54:	cset	w10, eq  // eq = none
  402a58:	b	4023e8 <ferror@plt+0x1258>
  402a5c:	mov	x2, x9
  402a60:	mov	x8, x13
  402a64:	b	402254 <ferror@plt+0x10c4>
  402a68:	mov	w0, #0x80                  	// #128
  402a6c:	sub	w0, w0, w7
  402a70:	subs	w7, w7, #0x40
  402a74:	lsl	x0, x2, x0
  402a78:	orr	x0, x8, x0
  402a7c:	csel	x8, x0, x8, ne  // ne = any
  402a80:	lsr	x2, x2, x7
  402a84:	cmp	x8, #0x0
  402a88:	cset	x8, ne  // ne = any
  402a8c:	orr	x8, x8, x2
  402a90:	b	402810 <ferror@plt+0x1680>
  402a94:	cmp	x13, x8
  402a98:	mov	w10, w6
  402a9c:	sbc	x2, x9, x2
  402aa0:	sub	x8, x13, x8
  402aa4:	mov	x1, x3
  402aa8:	mov	x12, x5
  402aac:	b	4021e4 <ferror@plt+0x1054>
  402ab0:	ands	x3, x15, #0xc00000
  402ab4:	b.eq	4029e4 <ferror@plt+0x1854>  // b.none
  402ab8:	cmp	x3, #0x400, lsl #12
  402abc:	eor	w0, w10, #0x1
  402ac0:	csel	w0, w0, wzr, eq  // eq = none
  402ac4:	cbnz	w0, 402c08 <ferror@plt+0x1a78>
  402ac8:	cmp	x3, #0x800, lsl #12
  402acc:	b.ne	402978 <ferror@plt+0x17e8>  // b.any
  402ad0:	cbz	x12, 402bb8 <ferror@plt+0x1a28>
  402ad4:	mov	w0, #0x14                  	// #20
  402ad8:	mov	x16, #0x1                   	// #1
  402adc:	b	4024d4 <ferror@plt+0x1344>
  402ae0:	orr	x0, x9, x13
  402ae4:	cbnz	x0, 4029ec <ferror@plt+0x185c>
  402ae8:	mov	w10, w6
  402aec:	b	402710 <ferror@plt+0x1580>
  402af0:	cbz	x5, 402bfc <ferror@plt+0x1a6c>
  402af4:	tst	x9, #0x4000000000000
  402af8:	csinc	w0, w0, wzr, ne  // ne = any
  402afc:	cbnz	x7, 4028dc <ferror@plt+0x174c>
  402b00:	mov	w10, w6
  402b04:	mov	x2, x9
  402b08:	mov	x8, x13
  402b0c:	mov	w7, w0
  402b10:	b	4025a0 <ferror@plt+0x1410>
  402b14:	orr	x5, x4, x3
  402b18:	cbz	x5, 402a48 <ferror@plt+0x18b8>
  402b1c:	mov	x2, x3
  402b20:	mov	x8, x4
  402b24:	and	x3, x4, #0x7
  402b28:	mov	w7, #0x1                   	// #1
  402b2c:	b	402264 <ferror@plt+0x10d4>
  402b30:	cbz	x14, 402b9c <ferror@plt+0x1a0c>
  402b34:	lsr	x7, x2, #50
  402b38:	cmp	x3, x1
  402b3c:	eor	x7, x7, #0x1
  402b40:	and	w7, w7, #0x1
  402b44:	b.eq	402c14 <ferror@plt+0x1a84>  // b.none
  402b48:	orr	x13, x9, x13
  402b4c:	cbz	x13, 4025a0 <ferror@plt+0x1410>
  402b50:	bfi	x4, x2, #61, #3
  402b54:	lsr	x5, x2, #3
  402b58:	mov	x8, x4
  402b5c:	tbz	x2, #50, 402b78 <ferror@plt+0x19e8>
  402b60:	lsr	x0, x9, #3
  402b64:	tbnz	x9, #50, 402b78 <ferror@plt+0x19e8>
  402b68:	and	x8, x11, #0x1fffffffffffffff
  402b6c:	mov	w10, w6
  402b70:	orr	x8, x8, x9, lsl #61
  402b74:	mov	x5, x0
  402b78:	mov	w0, w7
  402b7c:	extr	x5, x5, x8, #61
  402b80:	bfi	x8, x5, #61, #3
  402b84:	lsr	x5, x5, #3
  402b88:	b	4025bc <ferror@plt+0x142c>
  402b8c:	adds	x8, x8, x13
  402b90:	mov	x1, x3
  402b94:	adc	x2, x9, x2
  402b98:	b	402458 <ferror@plt+0x12c8>
  402b9c:	cmp	x3, x1
  402ba0:	b.ne	402a20 <ferror@plt+0x1890>  // b.any
  402ba4:	orr	x0, x9, x13
  402ba8:	cbnz	x0, 402c1c <ferror@plt+0x1a8c>
  402bac:	cbz	x14, 402710 <ferror@plt+0x1580>
  402bb0:	b	4025a0 <ferror@plt+0x1410>
  402bb4:	cbnz	x16, 402ad4 <ferror@plt+0x1944>
  402bb8:	mov	x2, #0xffffffffffffffff    	// #-1
  402bbc:	mov	w10, #0x0                   	// #0
  402bc0:	mov	x8, x2
  402bc4:	mov	x1, #0x7ffe                	// #32766
  402bc8:	mov	w0, #0x14                  	// #20
  402bcc:	b	402294 <ferror@plt+0x1104>
  402bd0:	mov	w10, w6
  402bd4:	mov	x2, x9
  402bd8:	mov	x8, x13
  402bdc:	b	4025a0 <ferror@plt+0x1410>
  402be0:	orr	x0, x9, x13
  402be4:	cbz	x0, 402710 <ferror@plt+0x1580>
  402be8:	b	40252c <ferror@plt+0x139c>
  402bec:	cmp	x3, x1
  402bf0:	b.eq	402af0 <ferror@plt+0x1960>  // b.none
  402bf4:	mov	w7, #0x0                   	// #0
  402bf8:	b	4028a8 <ferror@plt+0x1718>
  402bfc:	cbnz	x7, 402b0c <ferror@plt+0x197c>
  402c00:	mov	w7, w0
  402c04:	b	4028a8 <ferror@plt+0x1718>
  402c08:	mov	w0, #0x14                  	// #20
  402c0c:	mov	x16, #0x0                   	// #0
  402c10:	b	4024d4 <ferror@plt+0x1344>
  402c14:	orr	x0, x9, x13
  402c18:	cbz	x0, 4025a0 <ferror@plt+0x1410>
  402c1c:	tst	x9, #0x4000000000000
  402c20:	csinc	w7, w7, wzr, ne  // ne = any
  402c24:	cbnz	x14, 402b50 <ferror@plt+0x19c0>
  402c28:	b	402a20 <ferror@plt+0x1890>
  402c2c:	mov	x8, #0x0                   	// #0
  402c30:	mov	w1, #0x7fff                	// #32767
  402c34:	mov	x5, #0x0                   	// #0
  402c38:	b	4022b0 <ferror@plt+0x1120>
  402c3c:	nop
  402c40:	stp	x29, x30, [sp, #-48]!
  402c44:	mov	x29, sp
  402c48:	str	q0, [sp, #16]
  402c4c:	str	q1, [sp, #32]
  402c50:	ldp	x2, x0, [sp, #16]
  402c54:	ldp	x5, x3, [sp, #32]
  402c58:	mrs	x11, fpcr
  402c5c:	lsr	x1, x0, #63
  402c60:	ubfx	x6, x0, #0, #48
  402c64:	and	w13, w1, #0xff
  402c68:	mov	x9, x1
  402c6c:	ubfx	x7, x0, #48, #15
  402c70:	cbz	w7, 403088 <ferror@plt+0x1ef8>
  402c74:	mov	w1, #0x7fff                	// #32767
  402c78:	cmp	w7, w1
  402c7c:	b.eq	4030c8 <ferror@plt+0x1f38>  // b.none
  402c80:	and	x7, x7, #0xffff
  402c84:	extr	x6, x6, x2, #61
  402c88:	mov	x15, #0xffffffffffffc001    	// #-16383
  402c8c:	orr	x4, x6, #0x8000000000000
  402c90:	add	x7, x7, x15
  402c94:	lsl	x2, x2, #3
  402c98:	mov	x14, #0x2                   	// #2
  402c9c:	mov	x12, #0x1                   	// #1
  402ca0:	mov	x1, #0x3                   	// #3
  402ca4:	mov	x16, #0x0                   	// #0
  402ca8:	mov	x17, #0x0                   	// #0
  402cac:	mov	w0, #0x0                   	// #0
  402cb0:	lsr	x8, x3, #63
  402cb4:	ubfx	x6, x3, #0, #48
  402cb8:	and	w15, w8, #0xff
  402cbc:	ubfx	x10, x3, #48, #15
  402cc0:	cbz	w10, 403040 <ferror@plt+0x1eb0>
  402cc4:	mov	w12, #0x7fff                	// #32767
  402cc8:	cmp	w10, w12
  402ccc:	b.eq	40300c <ferror@plt+0x1e7c>  // b.none
  402cd0:	and	x10, x10, #0xffff
  402cd4:	extr	x6, x6, x5, #61
  402cd8:	mov	x14, #0xffffffffffffc001    	// #-16383
  402cdc:	add	x10, x10, x14
  402ce0:	orr	x6, x6, #0x8000000000000
  402ce4:	sub	x7, x7, x10
  402ce8:	lsl	x5, x5, #3
  402cec:	mov	x1, x16
  402cf0:	mov	x3, #0x0                   	// #0
  402cf4:	eor	w10, w13, w15
  402cf8:	cmp	x1, #0x9
  402cfc:	and	x12, x10, #0xff
  402d00:	mov	x14, x12
  402d04:	b.gt	402dcc <ferror@plt+0x1c3c>
  402d08:	cmp	x1, #0x7
  402d0c:	b.gt	403184 <ferror@plt+0x1ff4>
  402d10:	cmp	x1, #0x3
  402d14:	b.eq	402d30 <ferror@plt+0x1ba0>  // b.none
  402d18:	b.le	402df4 <ferror@plt+0x1c64>
  402d1c:	cmp	x1, #0x5
  402d20:	b.eq	402ddc <ferror@plt+0x1c4c>  // b.none
  402d24:	b.le	402e24 <ferror@plt+0x1c94>
  402d28:	cmp	x1, #0x6
  402d2c:	b.eq	402d98 <ferror@plt+0x1c08>  // b.none
  402d30:	cmp	x3, #0x1
  402d34:	b.eq	402d94 <ferror@plt+0x1c04>  // b.none
  402d38:	cbz	x3, 402d4c <ferror@plt+0x1bbc>
  402d3c:	cmp	x3, #0x2
  402d40:	b.eq	403180 <ferror@plt+0x1ff0>  // b.none
  402d44:	cmp	x3, #0x3
  402d48:	b.eq	403378 <ferror@plt+0x21e8>  // b.none
  402d4c:	mov	x1, #0x3fff                	// #16383
  402d50:	mov	w10, w15
  402d54:	mov	x14, x8
  402d58:	add	x3, x7, x1
  402d5c:	cmp	x3, #0x0
  402d60:	b.le	403250 <ferror@plt+0x20c0>
  402d64:	tst	x5, #0x7
  402d68:	b.ne	4031b0 <ferror@plt+0x2020>  // b.any
  402d6c:	tbz	x6, #52, 402d78 <ferror@plt+0x1be8>
  402d70:	and	x6, x6, #0xffefffffffffffff
  402d74:	add	x3, x7, #0x4, lsl #12
  402d78:	mov	x1, #0x7ffe                	// #32766
  402d7c:	cmp	x3, x1
  402d80:	b.gt	403334 <ferror@plt+0x21a4>
  402d84:	and	w1, w3, #0x7fff
  402d88:	extr	x2, x6, x5, #3
  402d8c:	ubfx	x6, x6, #3, #48
  402d90:	b	402da4 <ferror@plt+0x1c14>
  402d94:	mov	w10, w15
  402d98:	mov	w1, #0x0                   	// #0
  402d9c:	mov	x6, #0x0                   	// #0
  402da0:	mov	x2, #0x0                   	// #0
  402da4:	mov	x5, #0x0                   	// #0
  402da8:	orr	w1, w1, w10, lsl #15
  402dac:	bfxil	x5, x6, #0, #48
  402db0:	fmov	d0, x2
  402db4:	bfi	x5, x1, #48, #16
  402db8:	fmov	v0.d[1], x5
  402dbc:	cbnz	w0, 402e14 <ferror@plt+0x1c84>
  402dc0:	ldp	x29, x30, [sp], #48
  402dc4:	ret
  402dc8:	mov	x3, #0x3                   	// #3
  402dcc:	cmp	x1, #0xb
  402dd0:	b.gt	4030f4 <ferror@plt+0x1f64>
  402dd4:	cmp	x1, #0xa
  402dd8:	b.ne	402d30 <ferror@plt+0x1ba0>  // b.any
  402ddc:	mov	w10, #0x0                   	// #0
  402de0:	mov	x6, #0xffffffffffff        	// #281474976710655
  402de4:	mov	x2, #0xffffffffffffffff    	// #-1
  402de8:	mov	w0, #0x1                   	// #1
  402dec:	mov	w1, #0x7fff                	// #32767
  402df0:	b	402da4 <ferror@plt+0x1c14>
  402df4:	cmp	x1, #0x1
  402df8:	b.ne	403000 <ferror@plt+0x1e70>  // b.any
  402dfc:	mov	x4, #0x0                   	// #0
  402e00:	fmov	d0, x4
  402e04:	lsl	x12, x12, #63
  402e08:	orr	w0, w0, #0x2
  402e0c:	orr	x5, x12, #0x7fff000000000000
  402e10:	fmov	v0.d[1], x5
  402e14:	str	q0, [sp, #16]
  402e18:	bl	404bf0 <ferror@plt+0x3a60>
  402e1c:	ldr	q0, [sp, #16]
  402e20:	b	402dc0 <ferror@plt+0x1c30>
  402e24:	cmp	x1, #0x4
  402e28:	b.eq	402d98 <ferror@plt+0x1c08>  // b.none
  402e2c:	cmp	x4, x6
  402e30:	b.ls	403194 <ferror@plt+0x2004>  // b.plast
  402e34:	lsr	x3, x4, #1
  402e38:	extr	x8, x4, x2, #1
  402e3c:	lsl	x2, x2, #63
  402e40:	ubfx	x13, x6, #20, #32
  402e44:	extr	x9, x6, x5, #52
  402e48:	lsl	x12, x5, #12
  402e4c:	and	x15, x9, #0xffffffff
  402e50:	udiv	x5, x3, x13
  402e54:	msub	x3, x5, x13, x3
  402e58:	mul	x1, x15, x5
  402e5c:	extr	x3, x3, x8, #32
  402e60:	cmp	x1, x3
  402e64:	b.ls	402e78 <ferror@plt+0x1ce8>  // b.plast
  402e68:	adds	x3, x9, x3
  402e6c:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  402e70:	b.hi	403450 <ferror@plt+0x22c0>  // b.pmore
  402e74:	sub	x5, x5, #0x1
  402e78:	sub	x3, x3, x1
  402e7c:	mov	x4, x8
  402e80:	udiv	x1, x3, x13
  402e84:	msub	x3, x1, x13, x3
  402e88:	mul	x6, x15, x1
  402e8c:	bfi	x4, x3, #32, #32
  402e90:	cmp	x6, x4
  402e94:	b.ls	402ea8 <ferror@plt+0x1d18>  // b.plast
  402e98:	adds	x4, x9, x4
  402e9c:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  402ea0:	b.hi	40345c <ferror@plt+0x22cc>  // b.pmore
  402ea4:	sub	x1, x1, #0x1
  402ea8:	orr	x8, x1, x5, lsl #32
  402eac:	and	x17, x12, #0xffffffff
  402eb0:	and	x1, x8, #0xffffffff
  402eb4:	lsr	x16, x12, #32
  402eb8:	lsr	x5, x8, #32
  402ebc:	sub	x4, x4, x6
  402ec0:	mov	x18, #0x100000000           	// #4294967296
  402ec4:	mul	x3, x1, x17
  402ec8:	mul	x30, x5, x17
  402ecc:	madd	x6, x16, x1, x30
  402ed0:	and	x1, x3, #0xffffffff
  402ed4:	mul	x5, x5, x16
  402ed8:	add	x3, x6, x3, lsr #32
  402edc:	add	x6, x5, x18
  402ee0:	cmp	x30, x3
  402ee4:	csel	x5, x6, x5, hi  // hi = pmore
  402ee8:	add	x1, x1, x3, lsl #32
  402eec:	add	x5, x5, x3, lsr #32
  402ef0:	cmp	x4, x5
  402ef4:	b.cc	40321c <ferror@plt+0x208c>  // b.lo, b.ul, b.last
  402ef8:	ccmp	x2, x1, #0x2, eq  // eq = none
  402efc:	mov	x6, x8
  402f00:	b.cc	40321c <ferror@plt+0x208c>  // b.lo, b.ul, b.last
  402f04:	subs	x8, x2, x1
  402f08:	mov	x3, #0x3fff                	// #16383
  402f0c:	cmp	x2, x1
  402f10:	add	x3, x7, x3
  402f14:	sbc	x4, x4, x5
  402f18:	cmp	x9, x4
  402f1c:	b.eq	403468 <ferror@plt+0x22d8>  // b.none
  402f20:	udiv	x5, x4, x13
  402f24:	msub	x4, x5, x13, x4
  402f28:	mul	x2, x15, x5
  402f2c:	extr	x1, x4, x8, #32
  402f30:	cmp	x2, x1
  402f34:	b.ls	402f48 <ferror@plt+0x1db8>  // b.plast
  402f38:	adds	x1, x9, x1
  402f3c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  402f40:	b.hi	403520 <ferror@plt+0x2390>  // b.pmore
  402f44:	sub	x5, x5, #0x1
  402f48:	sub	x1, x1, x2
  402f4c:	udiv	x2, x1, x13
  402f50:	msub	x1, x2, x13, x1
  402f54:	mul	x15, x15, x2
  402f58:	bfi	x8, x1, #32, #32
  402f5c:	mov	x1, x8
  402f60:	cmp	x15, x8
  402f64:	b.ls	402f78 <ferror@plt+0x1de8>  // b.plast
  402f68:	adds	x1, x9, x8
  402f6c:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  402f70:	b.hi	40352c <ferror@plt+0x239c>  // b.pmore
  402f74:	sub	x2, x2, #0x1
  402f78:	orr	x5, x2, x5, lsl #32
  402f7c:	sub	x1, x1, x15
  402f80:	and	x4, x5, #0xffffffff
  402f84:	mov	x13, #0x100000000           	// #4294967296
  402f88:	lsr	x15, x5, #32
  402f8c:	mul	x2, x17, x4
  402f90:	mul	x17, x15, x17
  402f94:	madd	x4, x16, x4, x17
  402f98:	and	x8, x2, #0xffffffff
  402f9c:	mul	x16, x16, x15
  402fa0:	add	x2, x4, x2, lsr #32
  402fa4:	add	x4, x16, x13
  402fa8:	cmp	x17, x2
  402fac:	csel	x16, x4, x16, hi  // hi = pmore
  402fb0:	add	x4, x8, x2, lsl #32
  402fb4:	add	x16, x16, x2, lsr #32
  402fb8:	cmp	x1, x16
  402fbc:	b.cs	4033a0 <ferror@plt+0x2210>  // b.hs, b.nlast
  402fc0:	adds	x2, x9, x1
  402fc4:	sub	x8, x5, #0x1
  402fc8:	mov	x1, x2
  402fcc:	b.cs	402fe0 <ferror@plt+0x1e50>  // b.hs, b.nlast
  402fd0:	cmp	x2, x16
  402fd4:	b.cc	4034a0 <ferror@plt+0x2310>  // b.lo, b.ul, b.last
  402fd8:	ccmp	x12, x4, #0x2, eq  // eq = none
  402fdc:	b.cc	4034a0 <ferror@plt+0x2310>  // b.lo, b.ul, b.last
  402fe0:	cmp	x12, x4
  402fe4:	mov	x5, x8
  402fe8:	cset	w2, ne  // ne = any
  402fec:	cmp	w2, #0x0
  402ff0:	orr	x2, x5, #0x1
  402ff4:	ccmp	x1, x16, #0x0, eq  // eq = none
  402ff8:	csel	x5, x2, x5, ne  // ne = any
  402ffc:	b	402d5c <ferror@plt+0x1bcc>
  403000:	cmp	x1, #0x2
  403004:	b.eq	402d98 <ferror@plt+0x1c08>  // b.none
  403008:	b	402e2c <ferror@plt+0x1c9c>
  40300c:	mov	x10, #0xffffffffffff8001    	// #-32767
  403010:	orr	x3, x6, x5
  403014:	add	x7, x7, x10
  403018:	cbz	x3, 40316c <ferror@plt+0x1fdc>
  40301c:	eor	w10, w13, w15
  403020:	ands	x3, x6, #0x800000000000
  403024:	and	x12, x10, #0xff
  403028:	csinc	w0, w0, wzr, ne  // ne = any
  40302c:	mov	x14, x12
  403030:	cmp	x1, #0x9
  403034:	b.gt	4031e4 <ferror@plt+0x2054>
  403038:	mov	x3, #0x3                   	// #3
  40303c:	b	402d08 <ferror@plt+0x1b78>
  403040:	orr	x1, x6, x5
  403044:	cbz	x1, 403158 <ferror@plt+0x1fc8>
  403048:	cbz	x6, 4032ec <ferror@plt+0x215c>
  40304c:	clz	x1, x6
  403050:	sub	x3, x1, #0xf
  403054:	add	w12, w3, #0x3
  403058:	mov	w10, #0x3d                  	// #61
  40305c:	sub	w3, w10, w3
  403060:	lsl	x6, x6, x12
  403064:	lsr	x3, x5, x3
  403068:	orr	x6, x3, x6
  40306c:	lsl	x5, x5, x12
  403070:	add	x7, x1, x7
  403074:	mov	x12, #0x3fef                	// #16367
  403078:	mov	x1, x16
  40307c:	add	x7, x7, x12
  403080:	mov	x3, #0x0                   	// #0
  403084:	b	402cf4 <ferror@plt+0x1b64>
  403088:	orr	x4, x6, x2
  40308c:	cbz	x4, 403134 <ferror@plt+0x1fa4>
  403090:	cbz	x6, 403310 <ferror@plt+0x2180>
  403094:	clz	x0, x6
  403098:	sub	x4, x0, #0xf
  40309c:	add	w7, w4, #0x3
  4030a0:	mov	w1, #0x3d                  	// #61
  4030a4:	sub	w4, w1, w4
  4030a8:	lsl	x6, x6, x7
  4030ac:	lsr	x4, x2, x4
  4030b0:	orr	x4, x4, x6
  4030b4:	lsl	x2, x2, x7
  4030b8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4030bc:	mov	x14, #0x2                   	// #2
  4030c0:	sub	x7, x7, x0
  4030c4:	b	402c9c <ferror@plt+0x1b0c>
  4030c8:	orr	x4, x6, x2
  4030cc:	cbnz	x4, 40310c <ferror@plt+0x1f7c>
  4030d0:	mov	x2, #0x0                   	// #0
  4030d4:	mov	x14, #0xa                   	// #10
  4030d8:	mov	x12, #0x9                   	// #9
  4030dc:	mov	x1, #0xb                   	// #11
  4030e0:	mov	x16, #0x8                   	// #8
  4030e4:	mov	x7, #0x7fff                	// #32767
  4030e8:	mov	x17, #0x2                   	// #2
  4030ec:	mov	w0, #0x0                   	// #0
  4030f0:	b	402cb0 <ferror@plt+0x1b20>
  4030f4:	mov	w15, w13
  4030f8:	mov	x6, x4
  4030fc:	mov	x5, x2
  403100:	mov	x8, x9
  403104:	mov	x3, x17
  403108:	b	402d30 <ferror@plt+0x1ba0>
  40310c:	lsr	x0, x6, #47
  403110:	mov	x4, x6
  403114:	eor	w0, w0, #0x1
  403118:	mov	x14, #0xe                   	// #14
  40311c:	mov	x12, #0xd                   	// #13
  403120:	mov	x1, #0xf                   	// #15
  403124:	mov	x16, #0xc                   	// #12
  403128:	mov	x7, #0x7fff                	// #32767
  40312c:	mov	x17, #0x3                   	// #3
  403130:	b	402cb0 <ferror@plt+0x1b20>
  403134:	mov	x2, #0x0                   	// #0
  403138:	mov	x14, #0x6                   	// #6
  40313c:	mov	x12, #0x5                   	// #5
  403140:	mov	x1, #0x7                   	// #7
  403144:	mov	x16, #0x4                   	// #4
  403148:	mov	x7, #0x0                   	// #0
  40314c:	mov	x17, #0x1                   	// #1
  403150:	mov	w0, #0x0                   	// #0
  403154:	b	402cb0 <ferror@plt+0x1b20>
  403158:	mov	x1, x12
  40315c:	mov	x6, #0x0                   	// #0
  403160:	mov	x5, #0x0                   	// #0
  403164:	mov	x3, #0x1                   	// #1
  403168:	b	402cf4 <ferror@plt+0x1b64>
  40316c:	mov	x1, x14
  403170:	mov	x6, #0x0                   	// #0
  403174:	mov	x5, #0x0                   	// #0
  403178:	mov	x3, #0x2                   	// #2
  40317c:	b	402cf4 <ferror@plt+0x1b64>
  403180:	mov	w10, w15
  403184:	mov	w1, #0x7fff                	// #32767
  403188:	mov	x6, #0x0                   	// #0
  40318c:	mov	x2, #0x0                   	// #0
  403190:	b	402da4 <ferror@plt+0x1c14>
  403194:	ccmp	x5, x2, #0x2, eq  // eq = none
  403198:	b.ls	402e34 <ferror@plt+0x1ca4>  // b.plast
  40319c:	mov	x8, x2
  4031a0:	sub	x7, x7, #0x1
  4031a4:	mov	x3, x4
  4031a8:	mov	x2, #0x0                   	// #0
  4031ac:	b	402e40 <ferror@plt+0x1cb0>
  4031b0:	and	x1, x11, #0xc00000
  4031b4:	orr	w0, w0, #0x10
  4031b8:	cmp	x1, #0x400, lsl #12
  4031bc:	b.eq	4034ec <ferror@plt+0x235c>  // b.none
  4031c0:	cmp	x1, #0x800, lsl #12
  4031c4:	b.eq	40341c <ferror@plt+0x228c>  // b.none
  4031c8:	cbnz	x1, 402d6c <ferror@plt+0x1bdc>
  4031cc:	and	x1, x5, #0xf
  4031d0:	cmp	x1, #0x4
  4031d4:	b.eq	402d6c <ferror@plt+0x1bdc>  // b.none
  4031d8:	adds	x5, x5, #0x4
  4031dc:	cinc	x6, x6, cs  // cs = hs, nlast
  4031e0:	b	402d6c <ferror@plt+0x1bdc>
  4031e4:	cmp	x1, #0xf
  4031e8:	b.ne	402dc8 <ferror@plt+0x1c38>  // b.any
  4031ec:	tbz	x4, #47, 403208 <ferror@plt+0x2078>
  4031f0:	cbnz	x3, 403208 <ferror@plt+0x2078>
  4031f4:	orr	x6, x6, #0x800000000000
  4031f8:	mov	w10, w15
  4031fc:	mov	x2, x5
  403200:	mov	w1, #0x7fff                	// #32767
  403204:	b	402da4 <ferror@plt+0x1c14>
  403208:	orr	x6, x4, #0x800000000000
  40320c:	mov	w10, w13
  403210:	and	x6, x6, #0xffffffffffff
  403214:	mov	w1, #0x7fff                	// #32767
  403218:	b	402da4 <ferror@plt+0x1c14>
  40321c:	adds	x3, x2, x12
  403220:	sub	x6, x8, #0x1
  403224:	adc	x4, x4, x9
  403228:	cset	x18, cs  // cs = hs, nlast
  40322c:	mov	x2, x3
  403230:	cmp	x9, x4
  403234:	b.cs	403390 <ferror@plt+0x2200>  // b.hs, b.nlast
  403238:	cmp	x5, x4
  40323c:	b.ls	4033b8 <ferror@plt+0x2228>  // b.plast
  403240:	adds	x2, x12, x3
  403244:	sub	x6, x8, #0x2
  403248:	adc	x4, x4, x9
  40324c:	b	402f04 <ferror@plt+0x1d74>
  403250:	mov	x1, #0x1                   	// #1
  403254:	sub	x1, x1, x3
  403258:	cmp	x1, #0x74
  40325c:	b.le	403278 <ferror@plt+0x20e8>
  403260:	orr	x2, x5, x6
  403264:	cbnz	x2, 403484 <ferror@plt+0x22f4>
  403268:	orr	w0, w0, #0x8
  40326c:	mov	w1, #0x0                   	// #0
  403270:	mov	x6, #0x0                   	// #0
  403274:	b	40335c <ferror@plt+0x21cc>
  403278:	cmp	x1, #0x3f
  40327c:	b.le	4033c4 <ferror@plt+0x2234>
  403280:	mov	w2, #0x80                  	// #128
  403284:	sub	w2, w2, w1
  403288:	cmp	x1, #0x40
  40328c:	sub	w1, w1, #0x40
  403290:	lsl	x2, x6, x2
  403294:	orr	x2, x5, x2
  403298:	csel	x5, x2, x5, ne  // ne = any
  40329c:	lsr	x6, x6, x1
  4032a0:	cmp	x5, #0x0
  4032a4:	cset	x2, ne  // ne = any
  4032a8:	orr	x2, x2, x6
  4032ac:	ands	x6, x2, #0x7
  4032b0:	b.eq	4033f8 <ferror@plt+0x2268>  // b.none
  4032b4:	mov	x6, #0x0                   	// #0
  4032b8:	and	x11, x11, #0xc00000
  4032bc:	orr	w0, w0, #0x10
  4032c0:	cmp	x11, #0x400, lsl #12
  4032c4:	b.eq	403538 <ferror@plt+0x23a8>  // b.none
  4032c8:	cmp	x11, #0x800, lsl #12
  4032cc:	b.eq	403558 <ferror@plt+0x23c8>  // b.none
  4032d0:	cbz	x11, 4034c0 <ferror@plt+0x2330>
  4032d4:	tbnz	x6, #51, 4034d8 <ferror@plt+0x2348>
  4032d8:	orr	w0, w0, #0x8
  4032dc:	extr	x2, x6, x2, #3
  4032e0:	mov	w1, #0x0                   	// #0
  4032e4:	ubfx	x6, x6, #3, #48
  4032e8:	b	40335c <ferror@plt+0x21cc>
  4032ec:	clz	x1, x5
  4032f0:	add	x3, x1, #0x31
  4032f4:	add	x1, x1, #0x40
  4032f8:	cmp	x3, #0x3c
  4032fc:	b.le	403054 <ferror@plt+0x1ec4>
  403300:	sub	w6, w3, #0x3d
  403304:	lsl	x6, x5, x6
  403308:	mov	x5, #0x0                   	// #0
  40330c:	b	403070 <ferror@plt+0x1ee0>
  403310:	clz	x7, x2
  403314:	add	x4, x7, #0x31
  403318:	add	x0, x7, #0x40
  40331c:	cmp	x4, #0x3c
  403320:	b.le	40309c <ferror@plt+0x1f0c>
  403324:	sub	w4, w4, #0x3d
  403328:	lsl	x4, x2, x4
  40332c:	mov	x2, #0x0                   	// #0
  403330:	b	4030b8 <ferror@plt+0x1f28>
  403334:	and	x2, x11, #0xc00000
  403338:	cmp	x2, #0x400, lsl #12
  40333c:	b.eq	403504 <ferror@plt+0x2374>  // b.none
  403340:	cmp	x2, #0x800, lsl #12
  403344:	b.eq	403434 <ferror@plt+0x22a4>  // b.none
  403348:	cbz	x2, 403410 <ferror@plt+0x2280>
  40334c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403350:	mov	x2, #0xffffffffffffffff    	// #-1
  403354:	mov	w3, #0x14                  	// #20
  403358:	orr	w0, w0, w3
  40335c:	mov	x5, #0x0                   	// #0
  403360:	orr	w1, w1, w10, lsl #15
  403364:	bfxil	x5, x6, #0, #48
  403368:	fmov	d0, x2
  40336c:	bfi	x5, x1, #48, #16
  403370:	fmov	v0.d[1], x5
  403374:	b	402e14 <ferror@plt+0x1c84>
  403378:	orr	x6, x6, #0x800000000000
  40337c:	mov	w10, w15
  403380:	and	x6, x6, #0xffffffffffff
  403384:	mov	x2, x5
  403388:	mov	w1, #0x7fff                	// #32767
  40338c:	b	402da4 <ferror@plt+0x1c14>
  403390:	cmp	x18, #0x0
  403394:	ccmp	x9, x4, #0x0, eq  // eq = none
  403398:	b.ne	402f04 <ferror@plt+0x1d74>  // b.any
  40339c:	b	403238 <ferror@plt+0x20a8>
  4033a0:	cmp	x4, #0x0
  4033a4:	cset	w2, ne  // ne = any
  4033a8:	cmp	w2, #0x0
  4033ac:	ccmp	x1, x16, #0x0, ne  // ne = any
  4033b0:	b.ne	402fec <ferror@plt+0x1e5c>  // b.any
  4033b4:	b	402fc0 <ferror@plt+0x1e30>
  4033b8:	ccmp	x1, x3, #0x0, eq  // eq = none
  4033bc:	b.ls	402f04 <ferror@plt+0x1d74>  // b.plast
  4033c0:	b	403240 <ferror@plt+0x20b0>
  4033c4:	mov	w2, #0x40                  	// #64
  4033c8:	sub	w2, w2, w1
  4033cc:	lsr	x4, x5, x1
  4033d0:	lsl	x5, x5, x2
  4033d4:	cmp	x5, #0x0
  4033d8:	cset	x3, ne  // ne = any
  4033dc:	lsl	x2, x6, x2
  4033e0:	orr	x2, x2, x4
  4033e4:	lsr	x6, x6, x1
  4033e8:	orr	x2, x2, x3
  4033ec:	tst	x2, #0x7
  4033f0:	b.ne	4032b8 <ferror@plt+0x2128>  // b.any
  4033f4:	tbnz	x6, #51, 403564 <ferror@plt+0x23d4>
  4033f8:	mov	w1, #0x0                   	// #0
  4033fc:	extr	x2, x6, x2, #3
  403400:	ubfx	x6, x6, #3, #48
  403404:	tbz	w11, #11, 402da4 <ferror@plt+0x1c14>
  403408:	orr	w0, w0, #0x8
  40340c:	b	40335c <ferror@plt+0x21cc>
  403410:	mov	w1, #0x7fff                	// #32767
  403414:	mov	x6, #0x0                   	// #0
  403418:	b	403354 <ferror@plt+0x21c4>
  40341c:	mov	w10, #0x0                   	// #0
  403420:	cbz	x14, 402d6c <ferror@plt+0x1bdc>
  403424:	adds	x5, x5, #0x8
  403428:	mov	w10, #0x1                   	// #1
  40342c:	cinc	x6, x6, cs  // cs = hs, nlast
  403430:	b	402d6c <ferror@plt+0x1bdc>
  403434:	cmp	x14, #0x0
  403438:	mov	w2, #0x7fff                	// #32767
  40343c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403440:	csel	w1, w1, w2, eq  // eq = none
  403444:	csel	x6, x6, xzr, eq  // eq = none
  403448:	csetm	x2, eq  // eq = none
  40344c:	b	403354 <ferror@plt+0x21c4>
  403450:	sub	x5, x5, #0x2
  403454:	add	x3, x3, x9
  403458:	b	402e78 <ferror@plt+0x1ce8>
  40345c:	sub	x1, x1, #0x2
  403460:	add	x4, x4, x9
  403464:	b	402ea8 <ferror@plt+0x1d18>
  403468:	cmp	x3, #0x0
  40346c:	mov	x5, #0xffffffffffffffff    	// #-1
  403470:	b.gt	4031b0 <ferror@plt+0x2020>
  403474:	mov	x1, #0x1                   	// #1
  403478:	sub	x1, x1, x3
  40347c:	cmp	x1, #0x74
  403480:	b.le	403278 <ferror@plt+0x20e8>
  403484:	and	x11, x11, #0xc00000
  403488:	orr	w0, w0, #0x10
  40348c:	cmp	x11, #0x400, lsl #12
  403490:	b.eq	40354c <ferror@plt+0x23bc>  // b.none
  403494:	cmp	x11, #0x800, lsl #12
  403498:	csel	x2, x14, xzr, eq  // eq = none
  40349c:	b	403268 <ferror@plt+0x20d8>
  4034a0:	lsl	x8, x12, #1
  4034a4:	sub	x5, x5, #0x2
  4034a8:	cmp	x12, x8
  4034ac:	cinc	x1, x9, hi  // hi = pmore
  4034b0:	cmp	x4, x8
  4034b4:	add	x1, x2, x1
  4034b8:	cset	w2, ne  // ne = any
  4034bc:	b	402fec <ferror@plt+0x1e5c>
  4034c0:	and	x1, x2, #0xf
  4034c4:	cmp	x1, #0x4
  4034c8:	b.eq	4034d4 <ferror@plt+0x2344>  // b.none
  4034cc:	adds	x2, x2, #0x4
  4034d0:	cinc	x6, x6, cs  // cs = hs, nlast
  4034d4:	tbz	x6, #51, 4032d8 <ferror@plt+0x2148>
  4034d8:	orr	w0, w0, #0x8
  4034dc:	mov	w1, #0x1                   	// #1
  4034e0:	mov	x6, #0x0                   	// #0
  4034e4:	mov	x2, #0x0                   	// #0
  4034e8:	b	40335c <ferror@plt+0x21cc>
  4034ec:	mov	w10, #0x1                   	// #1
  4034f0:	cbnz	x14, 402d6c <ferror@plt+0x1bdc>
  4034f4:	adds	x5, x5, #0x8
  4034f8:	mov	w10, #0x0                   	// #0
  4034fc:	cinc	x6, x6, cs  // cs = hs, nlast
  403500:	b	402d6c <ferror@plt+0x1bdc>
  403504:	cmp	x14, #0x0
  403508:	mov	w2, #0x7fff                	// #32767
  40350c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403510:	csel	w1, w1, w2, ne  // ne = any
  403514:	csel	x6, x6, xzr, ne  // ne = any
  403518:	csetm	x2, ne  // ne = any
  40351c:	b	403354 <ferror@plt+0x21c4>
  403520:	sub	x5, x5, #0x2
  403524:	add	x1, x1, x9
  403528:	b	402f48 <ferror@plt+0x1db8>
  40352c:	sub	x2, x2, #0x2
  403530:	add	x1, x1, x9
  403534:	b	402f78 <ferror@plt+0x1de8>
  403538:	cbnz	x14, 4034d4 <ferror@plt+0x2344>
  40353c:	adds	x2, x2, #0x8
  403540:	cinc	x6, x6, cs  // cs = hs, nlast
  403544:	tbnz	x6, #51, 4034d8 <ferror@plt+0x2348>
  403548:	b	4032d8 <ferror@plt+0x2148>
  40354c:	mov	x2, #0x1                   	// #1
  403550:	sub	x2, x2, x14
  403554:	b	403268 <ferror@plt+0x20d8>
  403558:	cbnz	x14, 40353c <ferror@plt+0x23ac>
  40355c:	tbnz	x6, #51, 4034d8 <ferror@plt+0x2348>
  403560:	b	4032d8 <ferror@plt+0x2148>
  403564:	orr	w0, w0, #0x10
  403568:	b	4034d8 <ferror@plt+0x2348>
  40356c:	nop
  403570:	stp	x29, x30, [sp, #-80]!
  403574:	mov	x29, sp
  403578:	str	q0, [sp, #48]
  40357c:	str	q1, [sp, #64]
  403580:	ldp	x1, x0, [sp, #48]
  403584:	ldp	x3, x2, [sp, #64]
  403588:	mrs	x12, fpcr
  40358c:	lsr	x4, x0, #63
  403590:	ubfx	x8, x0, #0, #48
  403594:	and	w16, w4, #0xff
  403598:	mov	x14, x4
  40359c:	ubfx	x10, x0, #48, #15
  4035a0:	cbz	w10, 403924 <ferror@plt+0x2794>
  4035a4:	mov	w4, #0x7fff                	// #32767
  4035a8:	cmp	w10, w4
  4035ac:	b.eq	403964 <ferror@plt+0x27d4>  // b.none
  4035b0:	and	x10, x10, #0xffff
  4035b4:	extr	x4, x8, x1, #61
  4035b8:	mov	x5, #0xffffffffffffc001    	// #-16383
  4035bc:	orr	x8, x4, #0x8000000000000
  4035c0:	add	x10, x10, x5
  4035c4:	lsl	x7, x1, #3
  4035c8:	mov	x11, #0x2                   	// #2
  4035cc:	mov	x9, #0x1                   	// #1
  4035d0:	mov	x6, #0x3                   	// #3
  4035d4:	mov	x1, #0x0                   	// #0
  4035d8:	mov	x17, #0x0                   	// #0
  4035dc:	mov	w0, #0x0                   	// #0
  4035e0:	lsr	x5, x2, #63
  4035e4:	ubfx	x4, x2, #0, #48
  4035e8:	and	w15, w5, #0xff
  4035ec:	mov	x13, x5
  4035f0:	ubfx	x5, x2, #48, #15
  4035f4:	cbz	w5, 4039a8 <ferror@plt+0x2818>
  4035f8:	mov	w9, #0x7fff                	// #32767
  4035fc:	cmp	w5, w9
  403600:	b.eq	403690 <ferror@plt+0x2500>  // b.none
  403604:	and	x5, x5, #0xffff
  403608:	extr	x2, x4, x3, #61
  40360c:	mov	x4, #0xffffffffffffc001    	// #-16383
  403610:	add	x5, x5, x4
  403614:	add	x10, x10, x5
  403618:	orr	x4, x2, #0x8000000000000
  40361c:	lsl	x5, x3, #3
  403620:	mov	x6, #0x0                   	// #0
  403624:	eor	w3, w16, w15
  403628:	cmp	x1, #0xa
  40362c:	and	w11, w3, #0xff
  403630:	and	x9, x3, #0xff
  403634:	add	x18, x10, #0x1
  403638:	b.gt	403910 <ferror@plt+0x2780>
  40363c:	cmp	x1, #0x2
  403640:	b.gt	4036d0 <ferror@plt+0x2540>
  403644:	sub	x1, x1, #0x1
  403648:	cmp	x1, #0x1
  40364c:	b.hi	403730 <ferror@plt+0x25a0>  // b.pmore
  403650:	cmp	x6, #0x2
  403654:	b.eq	4039ec <ferror@plt+0x285c>  // b.none
  403658:	cmp	x6, #0x1
  40365c:	b.ne	403890 <ferror@plt+0x2700>  // b.any
  403660:	mov	w1, #0x0                   	// #0
  403664:	mov	x4, #0x0                   	// #0
  403668:	mov	x7, #0x0                   	// #0
  40366c:	mov	x3, #0x0                   	// #0
  403670:	orr	w1, w1, w11, lsl #15
  403674:	bfxil	x3, x4, #0, #48
  403678:	fmov	d0, x7
  40367c:	bfi	x3, x1, #48, #16
  403680:	fmov	v0.d[1], x3
  403684:	cbnz	w0, 403b98 <ferror@plt+0x2a08>
  403688:	ldp	x29, x30, [sp], #80
  40368c:	ret
  403690:	mov	x2, #0x7fff                	// #32767
  403694:	orr	x5, x4, x3
  403698:	add	x2, x10, x2
  40369c:	cbz	x5, 4039fc <ferror@plt+0x286c>
  4036a0:	ands	x1, x4, #0x800000000000
  4036a4:	eor	w9, w16, w15
  4036a8:	csinc	w0, w0, wzr, ne  // ne = any
  4036ac:	and	w11, w9, #0xff
  4036b0:	add	x18, x10, #0x8, lsl #12
  4036b4:	cmp	x6, #0xa
  4036b8:	and	x9, x9, #0xff
  4036bc:	b.gt	403af4 <ferror@plt+0x2964>
  4036c0:	mov	x10, x2
  4036c4:	mov	x5, x3
  4036c8:	mov	x1, x6
  4036cc:	mov	x6, #0x3                   	// #3
  4036d0:	mov	x2, #0x1                   	// #1
  4036d4:	mov	x3, #0x530                 	// #1328
  4036d8:	lsl	x1, x2, x1
  4036dc:	tst	x1, x3
  4036e0:	b.ne	403904 <ferror@plt+0x2774>  // b.any
  4036e4:	mov	x3, #0x240                 	// #576
  4036e8:	tst	x1, x3
  4036ec:	b.ne	4038ec <ferror@plt+0x275c>  // b.any
  4036f0:	mov	x2, #0x88                  	// #136
  4036f4:	tst	x1, x2
  4036f8:	b.eq	403730 <ferror@plt+0x25a0>  // b.none
  4036fc:	mov	x8, x4
  403700:	mov	x7, x5
  403704:	mov	x17, x6
  403708:	cmp	x17, #0x2
  40370c:	b.eq	403d44 <ferror@plt+0x2bb4>  // b.none
  403710:	mov	x6, x17
  403714:	mov	w11, w15
  403718:	cmp	x17, #0x3
  40371c:	mov	x4, x8
  403720:	mov	x5, x7
  403724:	mov	x9, x13
  403728:	b.ne	403658 <ferror@plt+0x24c8>  // b.any
  40372c:	b	403b3c <ferror@plt+0x29ac>
  403730:	lsr	x13, x7, #32
  403734:	and	x6, x5, #0xffffffff
  403738:	and	x17, x4, #0xffffffff
  40373c:	and	x7, x7, #0xffffffff
  403740:	stp	x21, x22, [sp, #32]
  403744:	lsr	x22, x5, #32
  403748:	lsr	x2, x4, #32
  40374c:	stp	x19, x20, [sp, #16]
  403750:	mul	x19, x13, x6
  403754:	lsr	x4, x8, #32
  403758:	mul	x1, x13, x17
  40375c:	and	x3, x8, #0xffffffff
  403760:	madd	x5, x22, x7, x19
  403764:	mov	x14, #0x100000000           	// #4294967296
  403768:	mul	x15, x6, x7
  40376c:	mul	x16, x7, x17
  403770:	madd	x7, x2, x7, x1
  403774:	and	x30, x15, #0xffffffff
  403778:	mul	x21, x4, x6
  40377c:	add	x15, x5, x15, lsr #32
  403780:	mul	x20, x4, x17
  403784:	cmp	x19, x15
  403788:	mul	x5, x13, x22
  40378c:	add	x30, x30, x15, lsl #32
  403790:	mul	x19, x13, x2
  403794:	add	x13, x7, x16, lsr #32
  403798:	mul	x6, x6, x3
  40379c:	add	x8, x5, x14
  4037a0:	mul	x17, x3, x17
  4037a4:	csel	x5, x8, x5, hi  // hi = pmore
  4037a8:	madd	x7, x22, x3, x21
  4037ac:	cmp	x1, x13
  4037b0:	madd	x3, x2, x3, x20
  4037b4:	and	x16, x16, #0xffffffff
  4037b8:	mul	x8, x22, x4
  4037bc:	add	x16, x16, x13, lsl #32
  4037c0:	add	x7, x7, x6, lsr #32
  4037c4:	mul	x2, x2, x4
  4037c8:	add	x3, x3, x17, lsr #32
  4037cc:	add	x4, x19, x14
  4037d0:	csel	x19, x4, x19, hi  // hi = pmore
  4037d4:	and	x1, x17, #0xffffffff
  4037d8:	cmp	x21, x7
  4037dc:	add	x4, x8, x14
  4037e0:	csel	x8, x4, x8, hi  // hi = pmore
  4037e4:	add	x1, x1, x3, lsl #32
  4037e8:	cmp	x20, x3
  4037ec:	add	x15, x16, x15, lsr #32
  4037f0:	add	x13, x19, x13, lsr #32
  4037f4:	add	x14, x2, x14
  4037f8:	add	x15, x5, x15
  4037fc:	csel	x2, x14, x2, hi  // hi = pmore
  403800:	adds	x1, x1, x13
  403804:	and	x6, x6, #0xffffffff
  403808:	cset	x5, cs  // cs = hs, nlast
  40380c:	cmp	x15, x16
  403810:	cset	x4, cc  // cc = lo, ul, last
  403814:	add	x6, x6, x7, lsl #32
  403818:	adds	x1, x1, x4
  40381c:	lsr	x3, x3, #32
  403820:	cset	x4, cs  // cs = hs, nlast
  403824:	cmp	x5, #0x0
  403828:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40382c:	add	x7, x8, x7, lsr #32
  403830:	cinc	x3, x3, ne  // ne = any
  403834:	adds	x5, x15, x6
  403838:	cset	x4, cs  // cs = hs, nlast
  40383c:	adds	x1, x1, x7
  403840:	cset	x6, cs  // cs = hs, nlast
  403844:	adds	x1, x1, x4
  403848:	cset	x4, cs  // cs = hs, nlast
  40384c:	cmp	x6, #0x0
  403850:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403854:	orr	x30, x30, x5, lsl #13
  403858:	cinc	x2, x2, ne  // ne = any
  40385c:	cmp	x30, #0x0
  403860:	add	x2, x2, x3
  403864:	cset	x3, ne  // ne = any
  403868:	orr	x5, x3, x5, lsr #51
  40386c:	orr	x5, x5, x1, lsl #13
  403870:	extr	x4, x2, x1, #51
  403874:	tbz	x2, #39, 403c20 <ferror@plt+0x2a90>
  403878:	ldp	x19, x20, [sp, #16]
  40387c:	and	x1, x5, #0x1
  403880:	ldp	x21, x22, [sp, #32]
  403884:	orr	x5, x1, x5, lsr #1
  403888:	orr	x5, x5, x4, lsl #63
  40388c:	lsr	x4, x4, #1
  403890:	mov	x1, #0x3fff                	// #16383
  403894:	add	x2, x18, x1
  403898:	cmp	x2, #0x0
  40389c:	b.le	403a70 <ferror@plt+0x28e0>
  4038a0:	tst	x5, #0x7
  4038a4:	b.eq	4038c4 <ferror@plt+0x2734>  // b.none
  4038a8:	and	x1, x12, #0xc00000
  4038ac:	orr	w0, w0, #0x10
  4038b0:	cmp	x1, #0x400, lsl #12
  4038b4:	b.eq	403cf8 <ferror@plt+0x2b68>  // b.none
  4038b8:	cmp	x1, #0x800, lsl #12
  4038bc:	b.eq	403c88 <ferror@plt+0x2af8>  // b.none
  4038c0:	cbz	x1, 403cb4 <ferror@plt+0x2b24>
  4038c4:	tbz	x4, #52, 4038d0 <ferror@plt+0x2740>
  4038c8:	and	x4, x4, #0xffefffffffffffff
  4038cc:	add	x2, x18, #0x4, lsl #12
  4038d0:	mov	x1, #0x7ffe                	// #32766
  4038d4:	cmp	x2, x1
  4038d8:	b.gt	403bf4 <ferror@plt+0x2a64>
  4038dc:	and	w1, w2, #0x7fff
  4038e0:	extr	x7, x4, x5, #3
  4038e4:	ubfx	x4, x4, #3, #48
  4038e8:	b	40366c <ferror@plt+0x24dc>
  4038ec:	mov	w0, w2
  4038f0:	mov	w11, #0x0                   	// #0
  4038f4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4038f8:	mov	x7, #0xffffffffffffffff    	// #-1
  4038fc:	mov	w1, #0x7fff                	// #32767
  403900:	b	40366c <ferror@plt+0x24dc>
  403904:	mov	w15, w11
  403908:	mov	x13, x9
  40390c:	b	403708 <ferror@plt+0x2578>
  403910:	cmp	x1, #0xb
  403914:	b.eq	4036fc <ferror@plt+0x256c>  // b.none
  403918:	mov	w15, w16
  40391c:	mov	x13, x14
  403920:	b	403708 <ferror@plt+0x2578>
  403924:	orr	x7, x8, x1
  403928:	cbz	x7, 403a4c <ferror@plt+0x28bc>
  40392c:	cbz	x8, 403bac <ferror@plt+0x2a1c>
  403930:	clz	x0, x8
  403934:	sub	x4, x0, #0xf
  403938:	add	w7, w4, #0x3
  40393c:	mov	w5, #0x3d                  	// #61
  403940:	sub	w5, w5, w4
  403944:	lsl	x4, x8, x7
  403948:	lsr	x5, x1, x5
  40394c:	orr	x8, x5, x4
  403950:	lsl	x7, x1, x7
  403954:	mov	x10, #0xffffffffffffc011    	// #-16367
  403958:	mov	x11, #0x2                   	// #2
  40395c:	sub	x10, x10, x0
  403960:	b	4035cc <ferror@plt+0x243c>
  403964:	orr	x7, x8, x1
  403968:	cbnz	x7, 403a20 <ferror@plt+0x2890>
  40396c:	lsr	x5, x2, #63
  403970:	ubfx	x4, x2, #0, #48
  403974:	and	w15, w5, #0xff
  403978:	mov	x13, x5
  40397c:	mov	x8, #0x0                   	// #0
  403980:	ubfx	x5, x2, #48, #15
  403984:	mov	x11, #0xa                   	// #10
  403988:	mov	x9, #0x9                   	// #9
  40398c:	mov	x6, #0xb                   	// #11
  403990:	mov	x1, #0x8                   	// #8
  403994:	mov	x10, #0x7fff                	// #32767
  403998:	mov	x17, #0x2                   	// #2
  40399c:	mov	w0, #0x0                   	// #0
  4039a0:	cbnz	w5, 4035f8 <ferror@plt+0x2468>
  4039a4:	nop
  4039a8:	orr	x5, x4, x3
  4039ac:	cbz	x5, 403a10 <ferror@plt+0x2880>
  4039b0:	cbz	x4, 403bd0 <ferror@plt+0x2a40>
  4039b4:	clz	x6, x4
  4039b8:	sub	x2, x6, #0xf
  4039bc:	add	w5, w2, #0x3
  4039c0:	mov	w9, #0x3d                  	// #61
  4039c4:	sub	w9, w9, w2
  4039c8:	lsl	x2, x4, x5
  4039cc:	lsr	x9, x3, x9
  4039d0:	orr	x4, x9, x2
  4039d4:	lsl	x5, x3, x5
  4039d8:	sub	x10, x10, x6
  4039dc:	mov	x3, #0xffffffffffffc011    	// #-16367
  4039e0:	mov	x6, #0x0                   	// #0
  4039e4:	add	x10, x10, x3
  4039e8:	b	403624 <ferror@plt+0x2494>
  4039ec:	mov	w1, #0x7fff                	// #32767
  4039f0:	mov	x4, #0x0                   	// #0
  4039f4:	mov	x7, #0x0                   	// #0
  4039f8:	b	40366c <ferror@plt+0x24dc>
  4039fc:	mov	x1, x11
  403a00:	mov	x10, x2
  403a04:	mov	x4, #0x0                   	// #0
  403a08:	mov	x6, #0x2                   	// #2
  403a0c:	b	403624 <ferror@plt+0x2494>
  403a10:	mov	x1, x9
  403a14:	mov	x4, #0x0                   	// #0
  403a18:	mov	x6, #0x1                   	// #1
  403a1c:	b	403624 <ferror@plt+0x2494>
  403a20:	lsr	x0, x8, #47
  403a24:	mov	x7, x1
  403a28:	eor	x0, x0, #0x1
  403a2c:	mov	x11, #0xe                   	// #14
  403a30:	and	w0, w0, #0x1
  403a34:	mov	x9, #0xd                   	// #13
  403a38:	mov	x6, #0xf                   	// #15
  403a3c:	mov	x1, #0xc                   	// #12
  403a40:	mov	x10, #0x7fff                	// #32767
  403a44:	mov	x17, #0x3                   	// #3
  403a48:	b	4035e0 <ferror@plt+0x2450>
  403a4c:	mov	x8, #0x0                   	// #0
  403a50:	mov	x11, #0x6                   	// #6
  403a54:	mov	x9, #0x5                   	// #5
  403a58:	mov	x6, #0x7                   	// #7
  403a5c:	mov	x1, #0x4                   	// #4
  403a60:	mov	x10, #0x0                   	// #0
  403a64:	mov	x17, #0x1                   	// #1
  403a68:	mov	w0, #0x0                   	// #0
  403a6c:	b	4035e0 <ferror@plt+0x2450>
  403a70:	mov	x1, #0x1                   	// #1
  403a74:	sub	x2, x1, x2
  403a78:	cmp	x2, #0x74
  403a7c:	b.gt	403b50 <ferror@plt+0x29c0>
  403a80:	cmp	x2, #0x3f
  403a84:	b.le	403c30 <ferror@plt+0x2aa0>
  403a88:	mov	w1, #0x80                  	// #128
  403a8c:	sub	w1, w1, w2
  403a90:	cmp	x2, #0x40
  403a94:	sub	w2, w2, #0x40
  403a98:	lsl	x1, x4, x1
  403a9c:	orr	x1, x5, x1
  403aa0:	csel	x5, x1, x5, ne  // ne = any
  403aa4:	lsr	x2, x4, x2
  403aa8:	cmp	x5, #0x0
  403aac:	cset	x7, ne  // ne = any
  403ab0:	orr	x7, x7, x2
  403ab4:	ands	x4, x7, #0x7
  403ab8:	b.eq	403c64 <ferror@plt+0x2ad4>  // b.none
  403abc:	mov	x4, #0x0                   	// #0
  403ac0:	and	x12, x12, #0xc00000
  403ac4:	orr	w0, w0, #0x10
  403ac8:	cmp	x12, #0x400, lsl #12
  403acc:	b.eq	403d30 <ferror@plt+0x2ba0>  // b.none
  403ad0:	cmp	x12, #0x800, lsl #12
  403ad4:	b.eq	403d1c <ferror@plt+0x2b8c>  // b.none
  403ad8:	cbz	x12, 403ccc <ferror@plt+0x2b3c>
  403adc:	tbnz	x4, #51, 403ce4 <ferror@plt+0x2b54>
  403ae0:	orr	w0, w0, #0x8
  403ae4:	extr	x7, x4, x7, #3
  403ae8:	mov	w1, #0x0                   	// #0
  403aec:	ubfx	x4, x4, #3, #48
  403af0:	b	403b80 <ferror@plt+0x29f0>
  403af4:	cmp	x6, #0xf
  403af8:	b.ne	403b2c <ferror@plt+0x299c>  // b.any
  403afc:	tbz	x8, #47, 403b18 <ferror@plt+0x2988>
  403b00:	cbnz	x1, 403b18 <ferror@plt+0x2988>
  403b04:	orr	x4, x4, #0x800000000000
  403b08:	mov	w11, w15
  403b0c:	mov	x7, x3
  403b10:	mov	w1, #0x7fff                	// #32767
  403b14:	b	40366c <ferror@plt+0x24dc>
  403b18:	orr	x4, x8, #0x800000000000
  403b1c:	mov	w11, w16
  403b20:	and	x4, x4, #0xffffffffffff
  403b24:	mov	w1, #0x7fff                	// #32767
  403b28:	b	40366c <ferror@plt+0x24dc>
  403b2c:	cmp	x6, #0xb
  403b30:	b.ne	403918 <ferror@plt+0x2788>  // b.any
  403b34:	mov	w11, w15
  403b38:	mov	x5, x3
  403b3c:	orr	x4, x4, #0x800000000000
  403b40:	mov	x7, x5
  403b44:	and	x4, x4, #0xffffffffffff
  403b48:	mov	w1, #0x7fff                	// #32767
  403b4c:	b	40366c <ferror@plt+0x24dc>
  403b50:	orr	x7, x5, x4
  403b54:	cbz	x7, 403b74 <ferror@plt+0x29e4>
  403b58:	and	x12, x12, #0xc00000
  403b5c:	orr	w0, w0, #0x10
  403b60:	cmp	x12, #0x400, lsl #12
  403b64:	sub	x7, x1, x9
  403b68:	b.eq	403b74 <ferror@plt+0x29e4>  // b.none
  403b6c:	cmp	x12, #0x800, lsl #12
  403b70:	csel	x7, x9, xzr, eq  // eq = none
  403b74:	orr	w0, w0, #0x8
  403b78:	mov	w1, #0x0                   	// #0
  403b7c:	mov	x4, #0x0                   	// #0
  403b80:	mov	x3, #0x0                   	// #0
  403b84:	fmov	d0, x7
  403b88:	bfxil	x3, x4, #0, #48
  403b8c:	bfi	x3, x1, #48, #15
  403b90:	bfi	x3, x11, #63, #1
  403b94:	fmov	v0.d[1], x3
  403b98:	str	q0, [sp, #48]
  403b9c:	bl	404bf0 <ferror@plt+0x3a60>
  403ba0:	ldr	q0, [sp, #48]
  403ba4:	ldp	x29, x30, [sp], #80
  403ba8:	ret
  403bac:	clz	x10, x1
  403bb0:	add	x4, x10, #0x31
  403bb4:	add	x0, x10, #0x40
  403bb8:	cmp	x4, #0x3c
  403bbc:	b.le	403938 <ferror@plt+0x27a8>
  403bc0:	sub	w4, w4, #0x3d
  403bc4:	mov	x7, #0x0                   	// #0
  403bc8:	lsl	x8, x1, x4
  403bcc:	b	403954 <ferror@plt+0x27c4>
  403bd0:	clz	x6, x3
  403bd4:	add	x2, x6, #0x31
  403bd8:	add	x6, x6, #0x40
  403bdc:	cmp	x2, #0x3c
  403be0:	b.le	4039bc <ferror@plt+0x282c>
  403be4:	sub	w2, w2, #0x3d
  403be8:	mov	x5, #0x0                   	// #0
  403bec:	lsl	x4, x3, x2
  403bf0:	b	4039d8 <ferror@plt+0x2848>
  403bf4:	and	x7, x12, #0xc00000
  403bf8:	cmp	x7, #0x400, lsl #12
  403bfc:	b.eq	403d00 <ferror@plt+0x2b70>  // b.none
  403c00:	cmp	x7, #0x800, lsl #12
  403c04:	b.eq	403c98 <ferror@plt+0x2b08>  // b.none
  403c08:	cbz	x7, 403c7c <ferror@plt+0x2aec>
  403c0c:	mov	x4, #0xffffffffffff        	// #281474976710655
  403c10:	mov	x7, #0xffffffffffffffff    	// #-1
  403c14:	mov	w2, #0x14                  	// #20
  403c18:	orr	w0, w0, w2
  403c1c:	b	403b80 <ferror@plt+0x29f0>
  403c20:	mov	x18, x10
  403c24:	ldp	x19, x20, [sp, #16]
  403c28:	ldp	x21, x22, [sp, #32]
  403c2c:	b	403890 <ferror@plt+0x2700>
  403c30:	mov	w1, #0x40                  	// #64
  403c34:	sub	w1, w1, w2
  403c38:	lsr	x3, x5, x2
  403c3c:	lsl	x5, x5, x1
  403c40:	cmp	x5, #0x0
  403c44:	lsl	x7, x4, x1
  403c48:	cset	x1, ne  // ne = any
  403c4c:	orr	x7, x7, x3
  403c50:	lsr	x4, x4, x2
  403c54:	orr	x7, x7, x1
  403c58:	tst	x7, #0x7
  403c5c:	b.ne	403ac0 <ferror@plt+0x2930>  // b.any
  403c60:	tbnz	x4, #51, 403d3c <ferror@plt+0x2bac>
  403c64:	mov	w1, #0x0                   	// #0
  403c68:	extr	x7, x4, x7, #3
  403c6c:	ubfx	x4, x4, #3, #48
  403c70:	tbz	w12, #11, 40366c <ferror@plt+0x24dc>
  403c74:	orr	w0, w0, #0x8
  403c78:	b	403b80 <ferror@plt+0x29f0>
  403c7c:	mov	w1, #0x7fff                	// #32767
  403c80:	mov	x4, #0x0                   	// #0
  403c84:	b	403c14 <ferror@plt+0x2a84>
  403c88:	cbz	x9, 4038c4 <ferror@plt+0x2734>
  403c8c:	adds	x5, x5, #0x8
  403c90:	cinc	x4, x4, cs  // cs = hs, nlast
  403c94:	b	4038c4 <ferror@plt+0x2734>
  403c98:	cmp	x9, #0x0
  403c9c:	mov	w2, #0x7fff                	// #32767
  403ca0:	mov	x4, #0xffffffffffff        	// #281474976710655
  403ca4:	csel	w1, w1, w2, eq  // eq = none
  403ca8:	csel	x4, x4, xzr, eq  // eq = none
  403cac:	csetm	x7, eq  // eq = none
  403cb0:	b	403c14 <ferror@plt+0x2a84>
  403cb4:	and	x1, x5, #0xf
  403cb8:	cmp	x1, #0x4
  403cbc:	b.eq	4038c4 <ferror@plt+0x2734>  // b.none
  403cc0:	adds	x5, x5, #0x4
  403cc4:	cinc	x4, x4, cs  // cs = hs, nlast
  403cc8:	b	4038c4 <ferror@plt+0x2734>
  403ccc:	and	x1, x7, #0xf
  403cd0:	cmp	x1, #0x4
  403cd4:	b.eq	403ce0 <ferror@plt+0x2b50>  // b.none
  403cd8:	adds	x7, x7, #0x4
  403cdc:	cinc	x4, x4, cs  // cs = hs, nlast
  403ce0:	tbz	x4, #51, 403ae0 <ferror@plt+0x2950>
  403ce4:	orr	w0, w0, #0x8
  403ce8:	mov	w1, #0x1                   	// #1
  403cec:	mov	x4, #0x0                   	// #0
  403cf0:	mov	x7, #0x0                   	// #0
  403cf4:	b	403b80 <ferror@plt+0x29f0>
  403cf8:	cbnz	x9, 4038c4 <ferror@plt+0x2734>
  403cfc:	b	403c8c <ferror@plt+0x2afc>
  403d00:	cmp	x9, #0x0
  403d04:	mov	w2, #0x7fff                	// #32767
  403d08:	mov	x4, #0xffffffffffff        	// #281474976710655
  403d0c:	csel	w1, w1, w2, ne  // ne = any
  403d10:	csel	x4, x4, xzr, ne  // ne = any
  403d14:	csetm	x7, ne  // ne = any
  403d18:	b	403c14 <ferror@plt+0x2a84>
  403d1c:	cbz	x9, 403ce0 <ferror@plt+0x2b50>
  403d20:	adds	x7, x7, #0x8
  403d24:	cinc	x4, x4, cs  // cs = hs, nlast
  403d28:	tbnz	x4, #51, 403ce4 <ferror@plt+0x2b54>
  403d2c:	b	403ae0 <ferror@plt+0x2950>
  403d30:	cbz	x9, 403d20 <ferror@plt+0x2b90>
  403d34:	tbnz	x4, #51, 403ce4 <ferror@plt+0x2b54>
  403d38:	b	403ae0 <ferror@plt+0x2950>
  403d3c:	orr	w0, w0, #0x10
  403d40:	b	403ce4 <ferror@plt+0x2b54>
  403d44:	mov	w11, w15
  403d48:	mov	w1, #0x7fff                	// #32767
  403d4c:	mov	x4, #0x0                   	// #0
  403d50:	mov	x7, #0x0                   	// #0
  403d54:	b	40366c <ferror@plt+0x24dc>
  403d58:	stp	x29, x30, [sp, #-48]!
  403d5c:	mov	x29, sp
  403d60:	str	q0, [sp, #16]
  403d64:	str	q1, [sp, #32]
  403d68:	ldp	x6, x1, [sp, #16]
  403d6c:	ldp	x0, x2, [sp, #32]
  403d70:	mrs	x13, fpcr
  403d74:	mov	x9, x0
  403d78:	ubfx	x0, x2, #48, #15
  403d7c:	lsr	x4, x1, #63
  403d80:	ubfx	x7, x1, #48, #15
  403d84:	ubfiz	x3, x1, #3, #48
  403d88:	mov	x12, x0
  403d8c:	lsr	x5, x2, #63
  403d90:	ubfiz	x2, x2, #3, #48
  403d94:	mov	x11, x4
  403d98:	and	w8, w4, #0xff
  403d9c:	mov	x14, x4
  403da0:	sub	w0, w7, w0
  403da4:	mov	x1, x7
  403da8:	orr	x3, x3, x6, lsr #61
  403dac:	mov	x7, #0x7fff                	// #32767
  403db0:	and	w5, w5, #0xff
  403db4:	cmp	x12, x7
  403db8:	orr	x2, x2, x9, lsr #61
  403dbc:	lsl	x4, x6, #3
  403dc0:	lsl	x10, x9, #3
  403dc4:	b.eq	403f34 <ferror@plt+0x2da4>  // b.none
  403dc8:	eor	w5, w5, #0x1
  403dcc:	and	x15, x5, #0xff
  403dd0:	cmp	x11, w5, uxtb
  403dd4:	b.eq	403fa0 <ferror@plt+0x2e10>  // b.none
  403dd8:	cmp	w0, #0x0
  403ddc:	b.le	403f50 <ferror@plt+0x2dc0>
  403de0:	cbnz	x12, 404094 <ferror@plt+0x2f04>
  403de4:	orr	x5, x2, x10
  403de8:	cbz	x5, 404284 <ferror@plt+0x30f4>
  403dec:	subs	w0, w0, #0x1
  403df0:	b.eq	404578 <ferror@plt+0x33e8>  // b.none
  403df4:	mov	x5, #0x7fff                	// #32767
  403df8:	cmp	x1, x5
  403dfc:	b.eq	404258 <ferror@plt+0x30c8>  // b.none
  403e00:	cmp	w0, #0x74
  403e04:	b.gt	404274 <ferror@plt+0x30e4>
  403e08:	cmp	w0, #0x3f
  403e0c:	b.gt	4043d8 <ferror@plt+0x3248>
  403e10:	mov	w5, #0x40                  	// #64
  403e14:	sub	w5, w5, w0
  403e18:	lsr	x7, x10, x0
  403e1c:	lsl	x10, x10, x5
  403e20:	cmp	x10, #0x0
  403e24:	lsl	x5, x2, x5
  403e28:	cset	x6, ne  // ne = any
  403e2c:	orr	x5, x5, x7
  403e30:	lsr	x2, x2, x0
  403e34:	orr	x5, x5, x6
  403e38:	sub	x3, x3, x2
  403e3c:	subs	x4, x4, x5
  403e40:	sbc	x3, x3, xzr
  403e44:	and	x6, x3, #0x7ffffffffffff
  403e48:	tbz	x3, #51, 404020 <ferror@plt+0x2e90>
  403e4c:	cbz	x6, 40423c <ferror@plt+0x30ac>
  403e50:	clz	x0, x6
  403e54:	sub	w0, w0, #0xc
  403e58:	neg	w3, w0
  403e5c:	lsl	x2, x6, x0
  403e60:	lsl	x6, x4, x0
  403e64:	lsr	x4, x4, x3
  403e68:	orr	x3, x4, x2
  403e6c:	cmp	x1, w0, sxtw
  403e70:	sxtw	x2, w0
  403e74:	b.gt	40421c <ferror@plt+0x308c>
  403e78:	sub	w1, w0, w1
  403e7c:	add	w0, w1, #0x1
  403e80:	cmp	w0, #0x3f
  403e84:	b.gt	4043a0 <ferror@plt+0x3210>
  403e88:	mov	w1, #0x40                  	// #64
  403e8c:	sub	w1, w1, w0
  403e90:	lsr	x2, x6, x0
  403e94:	lsl	x6, x6, x1
  403e98:	cmp	x6, #0x0
  403e9c:	lsl	x4, x3, x1
  403ea0:	cset	x1, ne  // ne = any
  403ea4:	orr	x4, x4, x2
  403ea8:	lsr	x3, x3, x0
  403eac:	orr	x4, x4, x1
  403eb0:	orr	x7, x4, x3
  403eb4:	cbz	x7, 404034 <ferror@plt+0x2ea4>
  403eb8:	and	x0, x4, #0x7
  403ebc:	mov	x1, #0x0                   	// #0
  403ec0:	mov	w5, #0x1                   	// #1
  403ec4:	cbz	x0, 4042a8 <ferror@plt+0x3118>
  403ec8:	and	x2, x13, #0xc00000
  403ecc:	cmp	x2, #0x400, lsl #12
  403ed0:	b.eq	4041f4 <ferror@plt+0x3064>  // b.none
  403ed4:	cmp	x2, #0x800, lsl #12
  403ed8:	b.eq	4041d4 <ferror@plt+0x3044>  // b.none
  403edc:	cbz	x2, 404200 <ferror@plt+0x3070>
  403ee0:	and	x2, x3, #0x8000000000000
  403ee4:	mov	w0, #0x10                  	// #16
  403ee8:	cbz	w5, 403ef0 <ferror@plt+0x2d60>
  403eec:	orr	w0, w0, #0x8
  403ef0:	cbz	x2, 4041a8 <ferror@plt+0x3018>
  403ef4:	add	x1, x1, #0x1
  403ef8:	mov	x2, #0x7fff                	// #32767
  403efc:	cmp	x1, x2
  403f00:	b.eq	4040ec <ferror@plt+0x2f5c>  // b.none
  403f04:	ubfx	x7, x3, #3, #48
  403f08:	extr	x6, x3, x4, #3
  403f0c:	and	w1, w1, #0x7fff
  403f10:	mov	x3, #0x0                   	// #0
  403f14:	orr	w1, w1, w8, lsl #15
  403f18:	bfxil	x3, x7, #0, #48
  403f1c:	fmov	d0, x6
  403f20:	bfi	x3, x1, #48, #16
  403f24:	fmov	v0.d[1], x3
  403f28:	cbnz	w0, 404148 <ferror@plt+0x2fb8>
  403f2c:	ldp	x29, x30, [sp], #48
  403f30:	ret
  403f34:	orr	x7, x2, x10
  403f38:	cbz	x7, 403dc8 <ferror@plt+0x2c38>
  403f3c:	cmp	x11, w5, uxtb
  403f40:	and	x15, x5, #0xff
  403f44:	b.eq	40415c <ferror@plt+0x2fcc>  // b.none
  403f48:	cmp	w0, #0x0
  403f4c:	b.gt	404094 <ferror@plt+0x2f04>
  403f50:	cbz	w0, 40404c <ferror@plt+0x2ebc>
  403f54:	cbnz	x1, 404334 <ferror@plt+0x31a4>
  403f58:	orr	x1, x3, x4
  403f5c:	cbz	x1, 403ffc <ferror@plt+0x2e6c>
  403f60:	cmn	w0, #0x1
  403f64:	b.eq	4046ec <ferror@plt+0x355c>  // b.none
  403f68:	mov	x1, #0x7fff                	// #32767
  403f6c:	mvn	w0, w0
  403f70:	cmp	x12, x1
  403f74:	b.ne	404348 <ferror@plt+0x31b8>  // b.any
  403f78:	orr	x0, x2, x10
  403f7c:	cbnz	x0, 40463c <ferror@plt+0x34ac>
  403f80:	and	x11, x5, #0xff
  403f84:	nop
  403f88:	mov	x2, #0x0                   	// #0
  403f8c:	fmov	d0, x2
  403f90:	lsl	x0, x11, #63
  403f94:	orr	x3, x0, #0x7fff000000000000
  403f98:	fmov	v0.d[1], x3
  403f9c:	b	403f2c <ferror@plt+0x2d9c>
  403fa0:	cmp	w0, #0x0
  403fa4:	b.le	40415c <ferror@plt+0x2fcc>
  403fa8:	cbz	x12, 40409c <ferror@plt+0x2f0c>
  403fac:	orr	x2, x2, #0x8000000000000
  403fb0:	mov	x5, #0x7fff                	// #32767
  403fb4:	cmp	x1, x5
  403fb8:	b.eq	404258 <ferror@plt+0x30c8>  // b.none
  403fbc:	cmp	w0, #0x74
  403fc0:	b.gt	404388 <ferror@plt+0x31f8>
  403fc4:	cmp	w0, #0x3f
  403fc8:	b.gt	404488 <ferror@plt+0x32f8>
  403fcc:	mov	w5, #0x40                  	// #64
  403fd0:	sub	w5, w5, w0
  403fd4:	lsr	x7, x10, x0
  403fd8:	lsl	x10, x10, x5
  403fdc:	cmp	x10, #0x0
  403fe0:	lsl	x5, x2, x5
  403fe4:	cset	x6, ne  // ne = any
  403fe8:	orr	x5, x5, x7
  403fec:	lsr	x2, x2, x0
  403ff0:	orr	x0, x5, x6
  403ff4:	add	x3, x3, x2
  403ff8:	b	404394 <ferror@plt+0x3204>
  403ffc:	mov	x0, #0x7fff                	// #32767
  404000:	cmp	x12, x0
  404004:	b.eq	404708 <ferror@plt+0x3578>  // b.none
  404008:	mov	w8, w5
  40400c:	mov	x3, x2
  404010:	mov	x4, x10
  404014:	mov	x1, x12
  404018:	mov	x14, x15
  40401c:	nop
  404020:	orr	x7, x4, x3
  404024:	and	x0, x4, #0x7
  404028:	mov	w5, #0x0                   	// #0
  40402c:	cbnz	x1, 403ec4 <ferror@plt+0x2d34>
  404030:	cbnz	x7, 403eb8 <ferror@plt+0x2d28>
  404034:	mov	x6, #0x0                   	// #0
  404038:	mov	x1, #0x0                   	// #0
  40403c:	mov	w0, #0x0                   	// #0
  404040:	and	x7, x7, #0xffffffffffff
  404044:	and	w1, w1, #0x7fff
  404048:	b	403f10 <ferror@plt+0x2d80>
  40404c:	add	x7, x1, #0x1
  404050:	tst	x7, #0x7ffe
  404054:	b.ne	404304 <ferror@plt+0x3174>  // b.any
  404058:	orr	x11, x3, x4
  40405c:	orr	x7, x2, x10
  404060:	cbnz	x1, 4044e0 <ferror@plt+0x3350>
  404064:	cbz	x11, 4045d0 <ferror@plt+0x3440>
  404068:	cbz	x7, 4045e4 <ferror@plt+0x3454>
  40406c:	subs	x9, x4, x10
  404070:	cmp	x4, x10
  404074:	sbc	x6, x3, x2
  404078:	tbz	x6, #51, 404738 <ferror@plt+0x35a8>
  40407c:	subs	x4, x10, x4
  404080:	mov	w8, w5
  404084:	sbc	x3, x2, x3
  404088:	mov	x14, x15
  40408c:	orr	x7, x4, x3
  404090:	b	403eb4 <ferror@plt+0x2d24>
  404094:	orr	x2, x2, #0x8000000000000
  404098:	b	403df4 <ferror@plt+0x2c64>
  40409c:	orr	x5, x2, x10
  4040a0:	cbz	x5, 404284 <ferror@plt+0x30f4>
  4040a4:	subs	w0, w0, #0x1
  4040a8:	b.ne	403fb0 <ferror@plt+0x2e20>  // b.any
  4040ac:	adds	x4, x4, x10
  4040b0:	adc	x3, x2, x3
  4040b4:	nop
  4040b8:	tbz	x3, #51, 404020 <ferror@plt+0x2e90>
  4040bc:	add	x1, x1, #0x1
  4040c0:	mov	x0, #0x7fff                	// #32767
  4040c4:	cmp	x1, x0
  4040c8:	b.eq	404584 <ferror@plt+0x33f4>  // b.none
  4040cc:	and	x0, x4, #0x1
  4040d0:	and	x2, x3, #0xfff7ffffffffffff
  4040d4:	orr	x4, x0, x4, lsr #1
  4040d8:	mov	w5, #0x0                   	// #0
  4040dc:	orr	x4, x4, x3, lsl #63
  4040e0:	lsr	x3, x2, #1
  4040e4:	and	x0, x4, #0x7
  4040e8:	b	403ec4 <ferror@plt+0x2d34>
  4040ec:	and	x2, x13, #0xc00000
  4040f0:	cbz	x2, 404128 <ferror@plt+0x2f98>
  4040f4:	cmp	x2, #0x400, lsl #12
  4040f8:	b.eq	404124 <ferror@plt+0x2f94>  // b.none
  4040fc:	cmp	x2, #0x800, lsl #12
  404100:	and	w14, w14, #0x1
  404104:	csel	w14, w14, wzr, eq  // eq = none
  404108:	cbnz	w14, 404128 <ferror@plt+0x2f98>
  40410c:	mov	w1, #0x14                  	// #20
  404110:	mov	x6, #0xffffffffffffffff    	// #-1
  404114:	orr	w0, w0, w1
  404118:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40411c:	mov	x1, #0x7ffe                	// #32766
  404120:	b	404040 <ferror@plt+0x2eb0>
  404124:	cbnz	x14, 40410c <ferror@plt+0x2f7c>
  404128:	mov	w1, #0x14                  	// #20
  40412c:	and	x11, x8, #0xff
  404130:	orr	w0, w0, w1
  404134:	mov	x2, #0x0                   	// #0
  404138:	fmov	d0, x2
  40413c:	lsl	x11, x11, #63
  404140:	orr	x3, x11, #0x7fff000000000000
  404144:	fmov	v0.d[1], x3
  404148:	str	q0, [sp, #16]
  40414c:	bl	404bf0 <ferror@plt+0x3a60>
  404150:	ldr	q0, [sp, #16]
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	cbz	w0, 4042c4 <ferror@plt+0x3134>
  404160:	cbnz	x1, 404428 <ferror@plt+0x3298>
  404164:	orr	x1, x3, x4
  404168:	cbz	x1, 404684 <ferror@plt+0x34f4>
  40416c:	cmn	w0, #0x1
  404170:	b.eq	4047b8 <ferror@plt+0x3628>  // b.none
  404174:	mov	x1, #0x7fff                	// #32767
  404178:	mvn	w0, w0
  40417c:	cmp	x12, x1
  404180:	b.ne	40443c <ferror@plt+0x32ac>  // b.any
  404184:	orr	x0, x2, x10
  404188:	cbz	x0, 403f88 <ferror@plt+0x2df8>
  40418c:	lsr	x0, x2, #50
  404190:	mov	x4, x10
  404194:	eor	x0, x0, #0x1
  404198:	mov	x3, x2
  40419c:	and	w0, w0, #0x1
  4041a0:	mov	x1, #0x7fff                	// #32767
  4041a4:	nop
  4041a8:	mov	x2, #0x7fff                	// #32767
  4041ac:	extr	x6, x3, x4, #3
  4041b0:	lsr	x7, x3, #3
  4041b4:	cmp	x1, x2
  4041b8:	b.ne	404040 <ferror@plt+0x2eb0>  // b.any
  4041bc:	orr	x1, x7, x6
  4041c0:	cbz	x1, 40483c <ferror@plt+0x36ac>
  4041c4:	orr	x7, x7, #0x800000000000
  4041c8:	mov	w1, #0x7fff                	// #32767
  4041cc:	and	x7, x7, #0xffffffffffff
  4041d0:	b	403f10 <ferror@plt+0x2d80>
  4041d4:	mov	w0, #0x10                  	// #16
  4041d8:	cbz	x14, 4041e4 <ferror@plt+0x3054>
  4041dc:	adds	x4, x4, #0x8
  4041e0:	cinc	x3, x3, cs  // cs = hs, nlast
  4041e4:	and	x2, x3, #0x8000000000000
  4041e8:	cbz	w5, 403ef0 <ferror@plt+0x2d60>
  4041ec:	orr	w0, w0, #0x8
  4041f0:	b	403ef0 <ferror@plt+0x2d60>
  4041f4:	mov	w0, #0x10                  	// #16
  4041f8:	cbnz	x14, 4041e4 <ferror@plt+0x3054>
  4041fc:	b	4041dc <ferror@plt+0x304c>
  404200:	and	x2, x4, #0xf
  404204:	mov	w0, #0x10                  	// #16
  404208:	cmp	x2, #0x4
  40420c:	b.eq	4041e4 <ferror@plt+0x3054>  // b.none
  404210:	adds	x4, x4, #0x4
  404214:	cinc	x3, x3, cs  // cs = hs, nlast
  404218:	b	4041e4 <ferror@plt+0x3054>
  40421c:	mov	x4, x6
  404220:	and	x3, x3, #0xfff7ffffffffffff
  404224:	sub	x1, x1, x2
  404228:	orr	x7, x4, x3
  40422c:	and	x0, x4, #0x7
  404230:	mov	w5, #0x0                   	// #0
  404234:	cbz	x1, 404030 <ferror@plt+0x2ea0>
  404238:	b	403ec4 <ferror@plt+0x2d34>
  40423c:	clz	x3, x4
  404240:	add	w0, w3, #0x34
  404244:	cmp	w0, #0x3f
  404248:	b.le	403e58 <ferror@plt+0x2cc8>
  40424c:	sub	w3, w3, #0xc
  404250:	lsl	x3, x4, x3
  404254:	b	403e6c <ferror@plt+0x2cdc>
  404258:	orr	x0, x3, x4
  40425c:	cbz	x0, 403f88 <ferror@plt+0x2df8>
  404260:	lsr	x0, x3, #50
  404264:	mov	x1, #0x7fff                	// #32767
  404268:	eor	x0, x0, #0x1
  40426c:	and	w0, w0, #0x1
  404270:	b	4041a8 <ferror@plt+0x3018>
  404274:	orr	x2, x2, x10
  404278:	cmp	x2, #0x0
  40427c:	cset	x5, ne  // ne = any
  404280:	b	403e3c <ferror@plt+0x2cac>
  404284:	mov	x0, #0x7fff                	// #32767
  404288:	cmp	x1, x0
  40428c:	b.ne	404020 <ferror@plt+0x2e90>  // b.any
  404290:	orr	x0, x3, x4
  404294:	cbnz	x0, 404260 <ferror@plt+0x30d0>
  404298:	mov	x6, #0x0                   	// #0
  40429c:	mov	x7, #0x0                   	// #0
  4042a0:	mov	w0, #0x0                   	// #0
  4042a4:	b	4041bc <ferror@plt+0x302c>
  4042a8:	and	x2, x3, #0x8000000000000
  4042ac:	mov	w0, #0x0                   	// #0
  4042b0:	cbz	w5, 403ef0 <ferror@plt+0x2d60>
  4042b4:	mov	w0, #0x0                   	// #0
  4042b8:	tbz	w13, #11, 403ef0 <ferror@plt+0x2d60>
  4042bc:	orr	w0, w0, #0x8
  4042c0:	b	403ef0 <ferror@plt+0x2d60>
  4042c4:	add	x7, x1, #0x1
  4042c8:	tst	x7, #0x7ffe
  4042cc:	b.ne	4044b4 <ferror@plt+0x3324>  // b.any
  4042d0:	orr	x11, x3, x4
  4042d4:	cbnz	x1, 40465c <ferror@plt+0x34cc>
  4042d8:	orr	x7, x2, x10
  4042dc:	cbz	x11, 4046b4 <ferror@plt+0x3524>
  4042e0:	cbz	x7, 4045e4 <ferror@plt+0x3454>
  4042e4:	adds	x4, x4, x10
  4042e8:	adc	x3, x2, x3
  4042ec:	tbz	x3, #51, 40408c <ferror@plt+0x2efc>
  4042f0:	and	x3, x3, #0xfff7ffffffffffff
  4042f4:	and	x0, x4, #0x7
  4042f8:	mov	w5, #0x0                   	// #0
  4042fc:	mov	x1, #0x1                   	// #1
  404300:	b	403ec4 <ferror@plt+0x2d34>
  404304:	subs	x9, x4, x10
  404308:	cmp	x4, x10
  40430c:	sbc	x6, x3, x2
  404310:	tbnz	x6, #51, 404510 <ferror@plt+0x3380>
  404314:	orr	x7, x9, x6
  404318:	cbnz	x7, 4045f0 <ferror@plt+0x3460>
  40431c:	and	x13, x13, #0xc00000
  404320:	mov	x6, #0x0                   	// #0
  404324:	cmp	x13, #0x800, lsl #12
  404328:	mov	x1, #0x0                   	// #0
  40432c:	cset	w8, eq  // eq = none
  404330:	b	404040 <ferror@plt+0x2eb0>
  404334:	mov	x1, #0x7fff                	// #32767
  404338:	neg	w0, w0
  40433c:	orr	x3, x3, #0x8000000000000
  404340:	cmp	x12, x1
  404344:	b.eq	403f78 <ferror@plt+0x2de8>  // b.none
  404348:	cmp	w0, #0x74
  40434c:	b.gt	404404 <ferror@plt+0x3274>
  404350:	cmp	w0, #0x3f
  404354:	b.gt	404608 <ferror@plt+0x3478>
  404358:	mov	w1, #0x40                  	// #64
  40435c:	sub	w1, w1, w0
  404360:	lsr	x6, x4, x0
  404364:	lsl	x4, x4, x1
  404368:	cmp	x4, #0x0
  40436c:	lsl	x4, x3, x1
  404370:	cset	x1, ne  // ne = any
  404374:	orr	x4, x4, x6
  404378:	lsr	x0, x3, x0
  40437c:	orr	x4, x4, x1
  404380:	sub	x2, x2, x0
  404384:	b	404410 <ferror@plt+0x3280>
  404388:	orr	x2, x2, x10
  40438c:	cmp	x2, #0x0
  404390:	cset	x0, ne  // ne = any
  404394:	adds	x4, x0, x4
  404398:	cinc	x3, x3, cs  // cs = hs, nlast
  40439c:	b	4040b8 <ferror@plt+0x2f28>
  4043a0:	mov	w2, #0x80                  	// #128
  4043a4:	sub	w2, w2, w0
  4043a8:	cmp	w0, #0x40
  4043ac:	sub	w4, w1, #0x3f
  4043b0:	lsl	x0, x3, x2
  4043b4:	orr	x0, x6, x0
  4043b8:	csel	x6, x0, x6, ne  // ne = any
  4043bc:	lsr	x4, x3, x4
  4043c0:	cmp	x6, #0x0
  4043c4:	mov	x3, #0x0                   	// #0
  4043c8:	cset	x0, ne  // ne = any
  4043cc:	orr	x4, x0, x4
  4043d0:	mov	x7, x4
  4043d4:	b	403eb4 <ferror@plt+0x2d24>
  4043d8:	mov	w6, #0x80                  	// #128
  4043dc:	sub	w6, w6, w0
  4043e0:	subs	w0, w0, #0x40
  4043e4:	lsl	x6, x2, x6
  4043e8:	orr	x6, x10, x6
  4043ec:	csel	x10, x6, x10, ne  // ne = any
  4043f0:	lsr	x2, x2, x0
  4043f4:	cmp	x10, #0x0
  4043f8:	cset	x5, ne  // ne = any
  4043fc:	orr	x5, x5, x2
  404400:	b	403e3c <ferror@plt+0x2cac>
  404404:	orr	x3, x3, x4
  404408:	cmp	x3, #0x0
  40440c:	cset	x4, ne  // ne = any
  404410:	subs	x4, x10, x4
  404414:	mov	w8, w5
  404418:	sbc	x3, x2, xzr
  40441c:	mov	x1, x12
  404420:	mov	x14, x15
  404424:	b	403e44 <ferror@plt+0x2cb4>
  404428:	mov	x1, #0x7fff                	// #32767
  40442c:	neg	w0, w0
  404430:	orr	x3, x3, #0x8000000000000
  404434:	cmp	x12, x1
  404438:	b.eq	404184 <ferror@plt+0x2ff4>  // b.none
  40443c:	cmp	w0, #0x74
  404440:	b.gt	4045f8 <ferror@plt+0x3468>
  404444:	cmp	w0, #0x3f
  404448:	b.gt	4046c0 <ferror@plt+0x3530>
  40444c:	mov	w1, #0x40                  	// #64
  404450:	sub	w1, w1, w0
  404454:	lsr	x5, x4, x0
  404458:	lsl	x4, x4, x1
  40445c:	cmp	x4, #0x0
  404460:	lsl	x4, x3, x1
  404464:	cset	x1, ne  // ne = any
  404468:	orr	x4, x4, x5
  40446c:	lsr	x0, x3, x0
  404470:	orr	x4, x4, x1
  404474:	add	x2, x2, x0
  404478:	adds	x4, x4, x10
  40447c:	mov	x1, x12
  404480:	cinc	x3, x2, cs  // cs = hs, nlast
  404484:	b	4040b8 <ferror@plt+0x2f28>
  404488:	mov	w5, #0x80                  	// #128
  40448c:	sub	w5, w5, w0
  404490:	subs	w0, w0, #0x40
  404494:	lsl	x5, x2, x5
  404498:	orr	x5, x10, x5
  40449c:	csel	x10, x5, x10, ne  // ne = any
  4044a0:	lsr	x2, x2, x0
  4044a4:	cmp	x10, #0x0
  4044a8:	cset	x0, ne  // ne = any
  4044ac:	orr	x0, x0, x2
  4044b0:	b	404394 <ferror@plt+0x3204>
  4044b4:	mov	x0, #0x7fff                	// #32767
  4044b8:	cmp	x7, x0
  4044bc:	b.eq	404584 <ferror@plt+0x33f4>  // b.none
  4044c0:	adds	x4, x4, x10
  4044c4:	mov	x1, x7
  4044c8:	adc	x3, x2, x3
  4044cc:	mov	w5, #0x0                   	// #0
  4044d0:	ubfx	x0, x4, #1, #3
  4044d4:	extr	x4, x3, x4, #1
  4044d8:	lsr	x3, x3, #1
  4044dc:	b	403ec4 <ferror@plt+0x2d34>
  4044e0:	mov	x13, #0x7fff                	// #32767
  4044e4:	cmp	x1, x13
  4044e8:	b.eq	404528 <ferror@plt+0x3398>  // b.none
  4044ec:	cmp	x12, x13
  4044f0:	b.eq	404720 <ferror@plt+0x3590>  // b.none
  4044f4:	cbnz	x11, 404540 <ferror@plt+0x33b0>
  4044f8:	cbnz	x7, 404730 <ferror@plt+0x35a0>
  4044fc:	mov	w8, #0x0                   	// #0
  404500:	mov	x6, #0xffffffffffffffff    	// #-1
  404504:	mov	x7, #0xffffffffffff        	// #281474976710655
  404508:	mov	w0, #0x1                   	// #1
  40450c:	b	4041c4 <ferror@plt+0x3034>
  404510:	cmp	x10, x4
  404514:	mov	w8, w5
  404518:	sbc	x6, x2, x3
  40451c:	sub	x4, x10, x4
  404520:	mov	x14, x15
  404524:	b	403e4c <ferror@plt+0x2cbc>
  404528:	cbz	x11, 404718 <ferror@plt+0x3588>
  40452c:	lsr	x0, x3, #50
  404530:	cmp	x12, x1
  404534:	eor	x0, x0, #0x1
  404538:	and	w0, w0, #0x1
  40453c:	b.eq	404720 <ferror@plt+0x3590>  // b.none
  404540:	cbz	x7, 4041a0 <ferror@plt+0x3010>
  404544:	bfi	x6, x3, #61, #3
  404548:	lsr	x7, x3, #3
  40454c:	tbz	x3, #50, 404568 <ferror@plt+0x33d8>
  404550:	lsr	x1, x2, #3
  404554:	tbnz	x2, #50, 404568 <ferror@plt+0x33d8>
  404558:	mov	x6, x9
  40455c:	mov	w8, w5
  404560:	bfi	x6, x2, #61, #3
  404564:	mov	x7, x1
  404568:	extr	x7, x7, x6, #61
  40456c:	bfi	x6, x7, #61, #3
  404570:	lsr	x7, x7, #3
  404574:	b	4041bc <ferror@plt+0x302c>
  404578:	subs	x4, x4, x10
  40457c:	sbc	x3, x3, x2
  404580:	b	403e44 <ferror@plt+0x2cb4>
  404584:	ands	x2, x13, #0xc00000
  404588:	b.eq	404634 <ferror@plt+0x34a4>  // b.none
  40458c:	cmp	x2, #0x400, lsl #12
  404590:	eor	w0, w8, #0x1
  404594:	cset	w1, eq  // eq = none
  404598:	tst	w1, w0
  40459c:	b.ne	4047f4 <ferror@plt+0x3664>  // b.any
  4045a0:	cmp	x2, #0x800, lsl #12
  4045a4:	b.eq	404754 <ferror@plt+0x35c4>  // b.none
  4045a8:	cmp	x2, #0x400, lsl #12
  4045ac:	mov	w0, #0x14                  	// #20
  4045b0:	b.ne	4040f0 <ferror@plt+0x2f60>  // b.any
  4045b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4045b8:	mov	x1, #0x7ffe                	// #32766
  4045bc:	mov	x4, x3
  4045c0:	mov	w5, #0x0                   	// #0
  4045c4:	mov	w0, #0x14                  	// #20
  4045c8:	cbnz	x14, 4041e4 <ferror@plt+0x3054>
  4045cc:	b	4041dc <ferror@plt+0x304c>
  4045d0:	cbz	x7, 4046a0 <ferror@plt+0x3510>
  4045d4:	mov	w8, w5
  4045d8:	mov	x3, x2
  4045dc:	mov	x4, x10
  4045e0:	mov	x14, x15
  4045e4:	mov	x1, #0x0                   	// #0
  4045e8:	mov	x2, #0x0                   	// #0
  4045ec:	b	4042b4 <ferror@plt+0x3124>
  4045f0:	mov	x4, x9
  4045f4:	b	403e4c <ferror@plt+0x2cbc>
  4045f8:	orr	x3, x3, x4
  4045fc:	cmp	x3, #0x0
  404600:	cset	x4, ne  // ne = any
  404604:	b	404478 <ferror@plt+0x32e8>
  404608:	mov	w1, #0x80                  	// #128
  40460c:	sub	w1, w1, w0
  404610:	subs	w0, w0, #0x40
  404614:	lsl	x1, x3, x1
  404618:	orr	x1, x4, x1
  40461c:	csel	x4, x1, x4, ne  // ne = any
  404620:	lsr	x3, x3, x0
  404624:	cmp	x4, #0x0
  404628:	cset	x4, ne  // ne = any
  40462c:	orr	x4, x4, x3
  404630:	b	404410 <ferror@plt+0x3280>
  404634:	mov	w0, #0x14                  	// #20
  404638:	b	404134 <ferror@plt+0x2fa4>
  40463c:	lsr	x0, x2, #50
  404640:	mov	w8, w5
  404644:	eor	x0, x0, #0x1
  404648:	mov	x4, x10
  40464c:	and	w0, w0, #0x1
  404650:	mov	x3, x2
  404654:	mov	x1, #0x7fff                	// #32767
  404658:	b	4041a8 <ferror@plt+0x3018>
  40465c:	mov	x7, #0x7fff                	// #32767
  404660:	cmp	x1, x7
  404664:	b.eq	404770 <ferror@plt+0x35e0>  // b.none
  404668:	cmp	x12, x7
  40466c:	b.eq	4047e0 <ferror@plt+0x3650>  // b.none
  404670:	cbnz	x11, 404788 <ferror@plt+0x35f8>
  404674:	mov	x3, x2
  404678:	mov	x4, x10
  40467c:	mov	x1, #0x7fff                	// #32767
  404680:	b	4041a8 <ferror@plt+0x3018>
  404684:	mov	x0, #0x7fff                	// #32767
  404688:	cmp	x12, x0
  40468c:	b.eq	4047c8 <ferror@plt+0x3638>  // b.none
  404690:	mov	x3, x2
  404694:	mov	x4, x10
  404698:	mov	x1, x12
  40469c:	b	404020 <ferror@plt+0x2e90>
  4046a0:	and	x13, x13, #0xc00000
  4046a4:	mov	x6, #0x0                   	// #0
  4046a8:	cmp	x13, #0x800, lsl #12
  4046ac:	cset	w8, eq  // eq = none
  4046b0:	b	404040 <ferror@plt+0x2eb0>
  4046b4:	mov	x3, x2
  4046b8:	mov	x4, x10
  4046bc:	b	403eb4 <ferror@plt+0x2d24>
  4046c0:	mov	w1, #0x80                  	// #128
  4046c4:	sub	w1, w1, w0
  4046c8:	subs	w0, w0, #0x40
  4046cc:	lsl	x1, x3, x1
  4046d0:	orr	x1, x4, x1
  4046d4:	csel	x4, x1, x4, ne  // ne = any
  4046d8:	lsr	x3, x3, x0
  4046dc:	cmp	x4, #0x0
  4046e0:	cset	x4, ne  // ne = any
  4046e4:	orr	x4, x4, x3
  4046e8:	b	404478 <ferror@plt+0x32e8>
  4046ec:	cmp	x10, x4
  4046f0:	mov	w8, w5
  4046f4:	sbc	x3, x2, x3
  4046f8:	sub	x4, x10, x4
  4046fc:	mov	x1, x12
  404700:	mov	x14, x15
  404704:	b	403e44 <ferror@plt+0x2cb4>
  404708:	orr	x0, x2, x10
  40470c:	cbnz	x0, 40463c <ferror@plt+0x34ac>
  404710:	mov	w8, w5
  404714:	b	404298 <ferror@plt+0x3108>
  404718:	cmp	x12, x1
  40471c:	b.ne	4044f8 <ferror@plt+0x3368>  // b.any
  404720:	cbz	x7, 4047d4 <ferror@plt+0x3644>
  404724:	tst	x2, #0x4000000000000
  404728:	csinc	w0, w0, wzr, ne  // ne = any
  40472c:	cbnz	x11, 404544 <ferror@plt+0x33b4>
  404730:	mov	w8, w5
  404734:	b	404674 <ferror@plt+0x34e4>
  404738:	orr	x7, x9, x6
  40473c:	cbz	x7, 4046a0 <ferror@plt+0x3510>
  404740:	mov	x3, x6
  404744:	and	x0, x9, #0x7
  404748:	mov	x4, x9
  40474c:	mov	w5, #0x1                   	// #1
  404750:	b	403ec4 <ferror@plt+0x2d34>
  404754:	cbnz	x11, 404800 <ferror@plt+0x3670>
  404758:	mov	x3, #0xffffffffffffffff    	// #-1
  40475c:	mov	w8, #0x0                   	// #0
  404760:	mov	x4, x3
  404764:	mov	x1, #0x7ffe                	// #32766
  404768:	mov	w0, #0x14                  	// #20
  40476c:	b	403ef4 <ferror@plt+0x2d64>
  404770:	cbz	x11, 40480c <ferror@plt+0x367c>
  404774:	lsr	x0, x3, #50
  404778:	cmp	x12, x1
  40477c:	eor	x0, x0, #0x1
  404780:	and	w0, w0, #0x1
  404784:	b.eq	40482c <ferror@plt+0x369c>  // b.none
  404788:	orr	x10, x2, x10
  40478c:	cbz	x10, 4041a0 <ferror@plt+0x3010>
  404790:	bfi	x6, x3, #61, #3
  404794:	lsr	x7, x3, #3
  404798:	tbz	x3, #50, 404568 <ferror@plt+0x33d8>
  40479c:	lsr	x1, x2, #3
  4047a0:	tbnz	x2, #50, 404568 <ferror@plt+0x33d8>
  4047a4:	and	x6, x9, #0x1fffffffffffffff
  4047a8:	mov	w8, w5
  4047ac:	orr	x6, x6, x2, lsl #61
  4047b0:	mov	x7, x1
  4047b4:	b	404568 <ferror@plt+0x33d8>
  4047b8:	adds	x4, x4, x10
  4047bc:	mov	x1, x12
  4047c0:	adc	x3, x2, x3
  4047c4:	b	4040b8 <ferror@plt+0x2f28>
  4047c8:	orr	x0, x2, x10
  4047cc:	cbz	x0, 404298 <ferror@plt+0x3108>
  4047d0:	b	40418c <ferror@plt+0x2ffc>
  4047d4:	cbz	x11, 4044fc <ferror@plt+0x336c>
  4047d8:	mov	x1, #0x7fff                	// #32767
  4047dc:	b	4041a8 <ferror@plt+0x3018>
  4047e0:	orr	x1, x2, x10
  4047e4:	cbnz	x1, 40481c <ferror@plt+0x368c>
  4047e8:	cbz	x11, 404298 <ferror@plt+0x3108>
  4047ec:	mov	x1, #0x7fff                	// #32767
  4047f0:	b	4041a8 <ferror@plt+0x3018>
  4047f4:	mov	w0, #0x14                  	// #20
  4047f8:	mov	x11, #0x0                   	// #0
  4047fc:	b	404134 <ferror@plt+0x2fa4>
  404800:	mov	w0, #0x14                  	// #20
  404804:	mov	x11, #0x1                   	// #1
  404808:	b	404134 <ferror@plt+0x2fa4>
  40480c:	cmp	x12, x1
  404810:	b.ne	404674 <ferror@plt+0x34e4>  // b.any
  404814:	orr	x1, x2, x10
  404818:	cbz	x1, 404298 <ferror@plt+0x3108>
  40481c:	tst	x2, #0x4000000000000
  404820:	csinc	w0, w0, wzr, ne  // ne = any
  404824:	cbnz	x11, 404790 <ferror@plt+0x3600>
  404828:	b	404674 <ferror@plt+0x34e4>
  40482c:	orr	x1, x2, x10
  404830:	cbnz	x1, 40481c <ferror@plt+0x368c>
  404834:	mov	x1, #0x7fff                	// #32767
  404838:	b	4041a8 <ferror@plt+0x3018>
  40483c:	mov	x6, #0x0                   	// #0
  404840:	mov	w1, #0x7fff                	// #32767
  404844:	mov	x7, #0x0                   	// #0
  404848:	b	403f10 <ferror@plt+0x2d80>
  40484c:	nop
  404850:	cmp	w0, #0x0
  404854:	cbz	w0, 4048a0 <ferror@plt+0x3710>
  404858:	cneg	w1, w0, lt  // lt = tstop
  40485c:	mov	w4, #0x403e                	// #16446
  404860:	clz	x3, x1
  404864:	mov	w2, #0x402f                	// #16431
  404868:	sub	w4, w4, w3
  40486c:	lsr	w0, w0, #31
  404870:	sub	w2, w2, w4
  404874:	mov	x3, #0x0                   	// #0
  404878:	and	w4, w4, #0x7fff
  40487c:	lsl	x1, x1, x2
  404880:	and	x1, x1, #0xffffffffffff
  404884:	orr	w0, w4, w0, lsl #15
  404888:	mov	x2, #0x0                   	// #0
  40488c:	bfxil	x3, x1, #0, #48
  404890:	fmov	d0, x2
  404894:	bfi	x3, x0, #48, #16
  404898:	fmov	v0.d[1], x3
  40489c:	ret
  4048a0:	mov	w4, #0x0                   	// #0
  4048a4:	mov	x1, #0x0                   	// #0
  4048a8:	mov	w0, #0x0                   	// #0
  4048ac:	mov	x3, #0x0                   	// #0
  4048b0:	orr	w0, w4, w0, lsl #15
  4048b4:	bfxil	x3, x1, #0, #48
  4048b8:	mov	x2, #0x0                   	// #0
  4048bc:	fmov	d0, x2
  4048c0:	bfi	x3, x0, #48, #16
  4048c4:	fmov	v0.d[1], x3
  4048c8:	ret
  4048cc:	nop
  4048d0:	stp	x29, x30, [sp, #-48]!
  4048d4:	mov	x29, sp
  4048d8:	str	x19, [sp, #16]
  4048dc:	str	q0, [sp, #32]
  4048e0:	ldp	x3, x0, [sp, #32]
  4048e4:	mrs	x6, fpcr
  4048e8:	ubfx	x2, x0, #48, #15
  4048ec:	lsr	x4, x0, #63
  4048f0:	add	x1, x2, #0x1
  4048f4:	ubfiz	x0, x0, #3, #48
  4048f8:	tst	x1, #0x7ffe
  4048fc:	and	w4, w4, #0xff
  404900:	orr	x0, x0, x3, lsr #61
  404904:	lsl	x5, x3, #3
  404908:	b.eq	404988 <ferror@plt+0x37f8>  // b.none
  40490c:	mov	x1, #0xffffffffffffc400    	// #-15360
  404910:	add	x2, x2, x1
  404914:	cmp	x2, #0x7fe
  404918:	b.le	4049f0 <ferror@plt+0x3860>
  40491c:	ands	x0, x6, #0xc00000
  404920:	b.eq	404a88 <ferror@plt+0x38f8>  // b.none
  404924:	cmp	x0, #0x400, lsl #12
  404928:	b.eq	404ba8 <ferror@plt+0x3a18>  // b.none
  40492c:	cmp	x0, #0x800, lsl #12
  404930:	csel	w7, w4, wzr, eq  // eq = none
  404934:	cbnz	w7, 404a88 <ferror@plt+0x38f8>
  404938:	mov	w0, #0x14                  	// #20
  40493c:	mov	x1, #0xffffffffffffffff    	// #-1
  404940:	mov	x2, #0x7fe                 	// #2046
  404944:	b.ne	404a34 <ferror@plt+0x38a4>  // b.any
  404948:	cmp	w4, #0x0
  40494c:	add	x3, x1, #0x8
  404950:	csel	x1, x3, x1, ne  // ne = any
  404954:	and	x3, x1, #0x80000000000000
  404958:	cbnz	w7, 404a3c <ferror@plt+0x38ac>
  40495c:	cbnz	x3, 404a44 <ferror@plt+0x38b4>
  404960:	lsr	x1, x1, #3
  404964:	and	w3, w2, #0x7ff
  404968:	and	x4, x4, #0xff
  40496c:	bfi	x1, x3, #52, #12
  404970:	orr	x19, x1, x4, lsl #63
  404974:	bl	404bf0 <ferror@plt+0x3a60>
  404978:	fmov	d0, x19
  40497c:	ldr	x19, [sp, #16]
  404980:	ldp	x29, x30, [sp], #48
  404984:	ret
  404988:	orr	x1, x0, x5
  40498c:	cbnz	x2, 4049a4 <ferror@plt+0x3814>
  404990:	cbnz	x1, 404a60 <ferror@plt+0x38d0>
  404994:	mov	w2, #0x0                   	// #0
  404998:	mov	w0, #0x0                   	// #0
  40499c:	mov	x1, #0x0                   	// #0
  4049a0:	b	4049d0 <ferror@plt+0x3840>
  4049a4:	cbz	x1, 404a98 <ferror@plt+0x3908>
  4049a8:	mov	x3, #0x7fff                	// #32767
  4049ac:	extr	x1, x0, x5, #60
  4049b0:	lsr	x0, x0, #50
  4049b4:	cmp	x2, x3
  4049b8:	lsr	x1, x1, #3
  4049bc:	eor	w0, w0, #0x1
  4049c0:	orr	x1, x1, #0x8000000000000
  4049c4:	csel	w0, w0, wzr, eq  // eq = none
  4049c8:	mov	w2, #0x7ff                 	// #2047
  4049cc:	nop
  4049d0:	and	x4, x4, #0xff
  4049d4:	bfi	x1, x2, #52, #12
  4049d8:	orr	x19, x1, x4, lsl #63
  4049dc:	cbnz	w0, 404974 <ferror@plt+0x37e4>
  4049e0:	fmov	d0, x19
  4049e4:	ldr	x19, [sp, #16]
  4049e8:	ldp	x29, x30, [sp], #48
  4049ec:	ret
  4049f0:	cmp	x2, #0x0
  4049f4:	b.le	404aa8 <ferror@plt+0x3918>
  4049f8:	cmp	xzr, x3, lsl #7
  4049fc:	mov	w7, #0x0                   	// #0
  404a00:	cset	x1, ne  // ne = any
  404a04:	orr	x5, x1, x5, lsr #60
  404a08:	orr	x1, x5, x0, lsl #4
  404a0c:	mov	w0, #0x0                   	// #0
  404a10:	tst	x5, #0x7
  404a14:	b.eq	404b60 <ferror@plt+0x39d0>  // b.none
  404a18:	and	x3, x6, #0xc00000
  404a1c:	cmp	x3, #0x400, lsl #12
  404a20:	b.eq	404a78 <ferror@plt+0x38e8>  // b.none
  404a24:	cmp	x3, #0x800, lsl #12
  404a28:	mov	w0, #0x10                  	// #16
  404a2c:	b.eq	404948 <ferror@plt+0x37b8>  // b.none
  404a30:	cbz	x3, 404b6c <ferror@plt+0x39dc>
  404a34:	and	x3, x1, #0x80000000000000
  404a38:	cbz	w7, 404a40 <ferror@plt+0x38b0>
  404a3c:	orr	w0, w0, #0x8
  404a40:	cbz	x3, 404b60 <ferror@plt+0x39d0>
  404a44:	cmp	x2, #0x7fe
  404a48:	add	x2, x2, #0x1
  404a4c:	b.eq	404b08 <ferror@plt+0x3978>  // b.none
  404a50:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404a54:	and	w2, w2, #0x7ff
  404a58:	and	x1, x3, x1, lsr #3
  404a5c:	b	4049d0 <ferror@plt+0x3840>
  404a60:	and	x3, x6, #0xc00000
  404a64:	mov	w7, #0x1                   	// #1
  404a68:	cmp	x3, #0x400, lsl #12
  404a6c:	mov	x2, #0x0                   	// #0
  404a70:	mov	x1, #0x1                   	// #1
  404a74:	b.ne	404a24 <ferror@plt+0x3894>  // b.any
  404a78:	cbnz	w4, 404a80 <ferror@plt+0x38f0>
  404a7c:	add	x1, x1, #0x8
  404a80:	mov	w0, #0x10                  	// #16
  404a84:	b	404954 <ferror@plt+0x37c4>
  404a88:	mov	w2, #0x7ff                 	// #2047
  404a8c:	mov	w0, #0x14                  	// #20
  404a90:	mov	x1, #0x0                   	// #0
  404a94:	b	4049d0 <ferror@plt+0x3840>
  404a98:	mov	w2, #0x7ff                 	// #2047
  404a9c:	mov	w0, #0x0                   	// #0
  404aa0:	mov	x1, #0x0                   	// #0
  404aa4:	b	4049d0 <ferror@plt+0x3840>
  404aa8:	cmn	x2, #0x34
  404aac:	b.lt	404a60 <ferror@plt+0x38d0>  // b.tstop
  404ab0:	mov	x3, #0x3d                  	// #61
  404ab4:	sub	x7, x3, x2
  404ab8:	orr	x0, x0, #0x8000000000000
  404abc:	cmp	x7, #0x3f
  404ac0:	b.le	404b80 <ferror@plt+0x39f0>
  404ac4:	add	w1, w2, #0x43
  404ac8:	cmp	x7, #0x40
  404acc:	mov	w3, #0xfffffffd            	// #-3
  404ad0:	sub	w2, w3, w2
  404ad4:	lsl	x1, x0, x1
  404ad8:	orr	x1, x5, x1
  404adc:	csel	x5, x1, x5, ne  // ne = any
  404ae0:	lsr	x0, x0, x2
  404ae4:	cmp	x5, #0x0
  404ae8:	cset	x1, ne  // ne = any
  404aec:	orr	x1, x1, x0
  404af0:	cmp	x1, #0x0
  404af4:	cset	w7, ne  // ne = any
  404af8:	tst	x1, #0x7
  404afc:	b.eq	404b44 <ferror@plt+0x39b4>  // b.none
  404b00:	mov	x2, #0x0                   	// #0
  404b04:	b	404a18 <ferror@plt+0x3888>
  404b08:	mov	w3, w2
  404b0c:	ands	x1, x6, #0xc00000
  404b10:	b.eq	404b38 <ferror@plt+0x39a8>  // b.none
  404b14:	cmp	x1, #0x400, lsl #12
  404b18:	b.eq	404bc0 <ferror@plt+0x3a30>  // b.none
  404b1c:	cmp	x1, #0x800, lsl #12
  404b20:	mov	w5, #0x7fe                 	// #2046
  404b24:	csel	w1, w4, wzr, eq  // eq = none
  404b28:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404b2c:	cmp	w1, #0x0
  404b30:	csel	w3, w3, w5, ne  // ne = any
  404b34:	csel	x1, xzr, x2, ne  // ne = any
  404b38:	mov	w2, #0x14                  	// #20
  404b3c:	orr	w0, w0, w2
  404b40:	b	404968 <ferror@plt+0x37d8>
  404b44:	and	x3, x1, #0x80000000000000
  404b48:	cbnz	x1, 404bd8 <ferror@plt+0x3a48>
  404b4c:	nop
  404b50:	mov	w0, #0x0                   	// #0
  404b54:	mov	x2, #0x1                   	// #1
  404b58:	cbnz	x3, 404a50 <ferror@plt+0x38c0>
  404b5c:	mov	x2, #0x0                   	// #0
  404b60:	and	w2, w2, #0x7ff
  404b64:	lsr	x1, x1, #3
  404b68:	b	4049d0 <ferror@plt+0x3840>
  404b6c:	and	x3, x1, #0xf
  404b70:	cmp	x3, #0x4
  404b74:	add	x3, x1, #0x4
  404b78:	csel	x1, x3, x1, ne  // ne = any
  404b7c:	b	404954 <ferror@plt+0x37c4>
  404b80:	add	w1, w2, #0x3
  404b84:	sub	w2, w3, w2
  404b88:	lsl	x3, x5, x1
  404b8c:	cmp	x3, #0x0
  404b90:	cset	x3, ne  // ne = any
  404b94:	lsr	x2, x5, x2
  404b98:	orr	x2, x2, x3
  404b9c:	lsl	x0, x0, x1
  404ba0:	orr	x1, x0, x2
  404ba4:	b	404af0 <ferror@plt+0x3960>
  404ba8:	cbz	w4, 404a88 <ferror@plt+0x38f8>
  404bac:	mov	w7, #0x0                   	// #0
  404bb0:	mov	w0, #0x14                  	// #20
  404bb4:	mov	x2, #0x7fe                 	// #2046
  404bb8:	mov	x1, #0xffffffffffffffff    	// #-1
  404bbc:	b	404954 <ferror@plt+0x37c4>
  404bc0:	cmp	w4, #0x0
  404bc4:	mov	w1, #0x7fe                 	// #2046
  404bc8:	csel	w3, w2, w1, eq  // eq = none
  404bcc:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404bd0:	csel	x1, xzr, x2, eq  // eq = none
  404bd4:	b	404b38 <ferror@plt+0x39a8>
  404bd8:	tbz	w6, #11, 404b50 <ferror@plt+0x39c0>
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	mov	x2, #0x0                   	// #0
  404be4:	orr	w0, w0, #0x8
  404be8:	b	404a40 <ferror@plt+0x38b0>
  404bec:	nop
  404bf0:	tbz	w0, #0, 404c00 <ferror@plt+0x3a70>
  404bf4:	movi	v1.2s, #0x0
  404bf8:	fdiv	s0, s1, s1
  404bfc:	mrs	x1, fpsr
  404c00:	tbz	w0, #1, 404c14 <ferror@plt+0x3a84>
  404c04:	fmov	s1, #1.000000000000000000e+00
  404c08:	movi	v2.2s, #0x0
  404c0c:	fdiv	s0, s1, s2
  404c10:	mrs	x1, fpsr
  404c14:	tbz	w0, #2, 404c34 <ferror@plt+0x3aa4>
  404c18:	mov	w2, #0xc5ae                	// #50606
  404c1c:	mov	w1, #0x7f7fffff            	// #2139095039
  404c20:	movk	w2, #0x749d, lsl #16
  404c24:	fmov	s1, w1
  404c28:	fmov	s2, w2
  404c2c:	fadd	s0, s1, s2
  404c30:	mrs	x1, fpsr
  404c34:	tbz	w0, #3, 404c44 <ferror@plt+0x3ab4>
  404c38:	movi	v1.2s, #0x80, lsl #16
  404c3c:	fmul	s0, s1, s1
  404c40:	mrs	x1, fpsr
  404c44:	tbz	w0, #4, 404c5c <ferror@plt+0x3acc>
  404c48:	mov	w0, #0x7f7fffff            	// #2139095039
  404c4c:	fmov	s2, #1.000000000000000000e+00
  404c50:	fmov	s1, w0
  404c54:	fsub	s0, s1, s2
  404c58:	mrs	x0, fpsr
  404c5c:	ret
  404c60:	stp	x29, x30, [sp, #-64]!
  404c64:	mov	x29, sp
  404c68:	stp	x19, x20, [sp, #16]
  404c6c:	adrp	x20, 415000 <ferror@plt+0x13e70>
  404c70:	add	x20, x20, #0xdd0
  404c74:	stp	x21, x22, [sp, #32]
  404c78:	adrp	x21, 415000 <ferror@plt+0x13e70>
  404c7c:	add	x21, x21, #0xdc8
  404c80:	sub	x20, x20, x21
  404c84:	mov	w22, w0
  404c88:	stp	x23, x24, [sp, #48]
  404c8c:	mov	x23, x1
  404c90:	mov	x24, x2
  404c94:	bl	400f28 <memmove@plt-0x38>
  404c98:	cmp	xzr, x20, asr #3
  404c9c:	b.eq	404cc8 <ferror@plt+0x3b38>  // b.none
  404ca0:	asr	x20, x20, #3
  404ca4:	mov	x19, #0x0                   	// #0
  404ca8:	ldr	x3, [x21, x19, lsl #3]
  404cac:	mov	x2, x24
  404cb0:	add	x19, x19, #0x1
  404cb4:	mov	x1, x23
  404cb8:	mov	w0, w22
  404cbc:	blr	x3
  404cc0:	cmp	x20, x19
  404cc4:	b.ne	404ca8 <ferror@plt+0x3b18>  // b.any
  404cc8:	ldp	x19, x20, [sp, #16]
  404ccc:	ldp	x21, x22, [sp, #32]
  404cd0:	ldp	x23, x24, [sp, #48]
  404cd4:	ldp	x29, x30, [sp], #64
  404cd8:	ret
  404cdc:	nop
  404ce0:	ret
  404ce4:	nop
  404ce8:	adrp	x2, 416000 <ferror@plt+0x14e70>
  404cec:	mov	x1, #0x0                   	// #0
  404cf0:	ldr	x2, [x2, #296]
  404cf4:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404cf8 <.fini>:
  404cf8:	stp	x29, x30, [sp, #-16]!
  404cfc:	mov	x29, sp
  404d00:	ldp	x29, x30, [sp], #16
  404d04:	ret
