
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_ID.Out=>FU.IR_ID                                    Premise(F30)
	S33= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F31)
	S34= IR_WB.Out=>FU.IR_WB                                    Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= GPR.Rdata1=>FU.InID1                                   Premise(F37)
	S40= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F38)
	S41= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S42= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F40)
	S43= IR_ID.Out25_21=>GPR.RReg1                              Premise(F41)
	S44= ALUOut_WB.Out=>GPR.WData                               Premise(F42)
	S45= IR_WB.Out20_16=>GPR.WReg                               Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S4,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S19)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S29)
	S52= PC.Out=>ICache.IEA                                     Premise(F46)
	S53= IMem.MEM8WordOut=>ICache.WData                         Premise(F47)
	S54= ICache.Out=>ICacheReg.In                               Premise(F48)
	S55= PC.Out=>IMMU.IEA                                       Premise(F49)
	S56= IMMU.IEA=addr                                          Path(S4,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S58= IMMU.PID=pid                                           Path(S3,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S20)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F51)
	S64= ICacheReg.Out=>IRMux.CacheData                         Premise(F52)
	S65= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F53)
	S66= IMem.Out=>IRMux.MemData                                Premise(F54)
	S67= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F55)
	S68= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F56)
	S69= IR_ID.Out=>IR_EX.In                                    Premise(F57)
	S70= ICache.Out=>IR_ID.In                                   Premise(F58)
	S71= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S72= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F61)
	S74= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F62)
	S75= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F63)
	S76= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F64)
	S77= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F65)
	S78= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F66)
	S79= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F67)
	S80= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F68)
	S81= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F69)
	S82= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F70)
	S83= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F71)
	S84= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F72)
	S85= IR_EX.Out31_26=>CU_EX.Op                               Premise(F73)
	S86= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F74)
	S87= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F75)
	S88= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F76)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F77)
	S90= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F78)
	S91= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F79)
	S92= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F80)
	S93= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F81)
	S94= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F82)
	S95= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F83)
	S96= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F84)
	S97= IR_WB.Out31_26=>CU_WB.Op                               Premise(F85)
	S98= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F86)
	S99= CtrlA_EX=0                                             Premise(F87)
	S100= CtrlB_EX=0                                            Premise(F88)
	S101= CtrlALUOut_MEM=0                                      Premise(F89)
	S102= CtrlALUOut_DMMU1=0                                    Premise(F90)
	S103= CtrlALUOut_DMMU2=0                                    Premise(F91)
	S104= CtrlALUOut_WB=0                                       Premise(F92)
	S105= CtrlA_MEM=0                                           Premise(F93)
	S106= CtrlA_WB=0                                            Premise(F94)
	S107= CtrlB_MEM=0                                           Premise(F95)
	S108= CtrlB_WB=0                                            Premise(F96)
	S109= CtrlICache=0                                          Premise(F97)
	S110= CtrlIMMU=0                                            Premise(F98)
	S111= CtrlIR_DMMU1=0                                        Premise(F99)
	S112= CtrlIR_DMMU2=0                                        Premise(F100)
	S113= CtrlIR_EX=0                                           Premise(F101)
	S114= CtrlIR_ID=0                                           Premise(F102)
	S115= CtrlIR_IMMU=1                                         Premise(F103)
	S116= CtrlIR_MEM=0                                          Premise(F104)
	S117= CtrlIR_WB=0                                           Premise(F105)
	S118= CtrlGPR=0                                             Premise(F106)
	S119= CtrlIAddrReg=1                                        Premise(F107)
	S120= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S60,S119)
	S121= CtrlPC=0                                              Premise(F108)
	S122= CtrlPCInc=0                                           Premise(F109)
	S123= PC[Out]=addr                                          PC-Hold(S1,S121,S122)
	S124= CtrlIMem=0                                            Premise(F110)
	S125= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S124)
	S126= CtrlICacheReg=1                                       Premise(F111)
	S127= CtrlASIDIn=0                                          Premise(F112)
	S128= CtrlCP0=0                                             Premise(F113)
	S129= CP0[ASID]=pid                                         CP0-Hold(S0,S128)
	S130= CtrlEPCIn=0                                           Premise(F114)
	S131= CtrlExCodeIn=0                                        Premise(F115)
	S132= CtrlIRMux=0                                           Premise(F116)
	S133= GPR[rS]=a                                             Premise(F117)

IMMU	S134= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S120)
	S135= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S120)
	S136= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S120)
	S137= PC.Out=addr                                           PC-Out(S123)
	S138= CP0.ASID=pid                                          CP0-Read-ASID(S129)
	S139= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F118)
	S140= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F119)
	S141= FU.OutID1=>A_EX.In                                    Premise(F120)
	S142= LIMMEXT.Out=>B_EX.In                                  Premise(F121)
	S143= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F122)
	S144= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F123)
	S145= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F124)
	S146= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F125)
	S147= FU.Bub_ID=>CU_ID.Bub                                  Premise(F126)
	S148= FU.Halt_ID=>CU_ID.Halt                                Premise(F127)
	S149= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F128)
	S150= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F129)
	S151= FU.Bub_IF=>CU_IF.Bub                                  Premise(F130)
	S152= FU.Halt_IF=>CU_IF.Halt                                Premise(F131)
	S153= ICache.Hit=>CU_IF.ICacheHit                           Premise(F132)
	S154= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F133)
	S155= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F134)
	S156= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F135)
	S157= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F136)
	S158= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F137)
	S159= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F138)
	S160= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F139)
	S161= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F140)
	S162= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F141)
	S163= ICache.Hit=>FU.ICacheHit                              Premise(F142)
	S164= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F143)
	S165= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F144)
	S166= IR_ID.Out=>FU.IR_ID                                   Premise(F145)
	S167= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F146)
	S168= IR_WB.Out=>FU.IR_WB                                   Premise(F147)
	S169= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F148)
	S170= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F149)
	S171= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F150)
	S172= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F151)
	S173= GPR.Rdata1=>FU.InID1                                  Premise(F152)
	S174= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F153)
	S175= ALUOut_WB.Out=>FU.InWB                                Premise(F154)
	S176= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F155)
	S177= IR_ID.Out25_21=>GPR.RReg1                             Premise(F156)
	S178= ALUOut_WB.Out=>GPR.WData                              Premise(F157)
	S179= IR_WB.Out20_16=>GPR.WReg                              Premise(F158)
	S180= IMMU.Addr=>IAddrReg.In                                Premise(F159)
	S181= PC.Out=>ICache.IEA                                    Premise(F160)
	S182= ICache.IEA=addr                                       Path(S137,S181)
	S183= ICache.Hit=ICacheHit(addr)                            ICache-Search(S182)
	S184= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S183,S153)
	S185= FU.ICacheHit=ICacheHit(addr)                          Path(S183,S163)
	S186= PC.Out=>ICache.IEA                                    Premise(F161)
	S187= IMem.MEM8WordOut=>ICache.WData                        Premise(F162)
	S188= ICache.Out=>ICacheReg.In                              Premise(F163)
	S189= PC.Out=>IMMU.IEA                                      Premise(F164)
	S190= IMMU.IEA=addr                                         Path(S137,S189)
	S191= CP0.ASID=>IMMU.PID                                    Premise(F165)
	S192= IMMU.PID=pid                                          Path(S138,S191)
	S193= IMMU.Addr={pid,addr}                                  IMMU-Search(S192,S190)
	S194= IAddrReg.In={pid,addr}                                Path(S193,S180)
	S195= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S192,S190)
	S196= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S195,S154)
	S197= IAddrReg.Out=>IMem.RAddr                              Premise(F166)
	S198= IMem.RAddr={pid,addr}                                 Path(S134,S197)
	S199= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S198,S125)
	S200= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S198,S125)
	S201= ICache.WData=IMemGet8Word({pid,addr})                 Path(S200,S187)
	S202= ICacheReg.Out=>IRMux.CacheData                        Premise(F167)
	S203= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F168)
	S204= IMem.Out=>IRMux.MemData                               Premise(F169)
	S205= IRMux.MemData={13,rS,rT,UIMM}                         Path(S199,S204)
	S206= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S205)
	S207= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F170)
	S208= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F171)
	S209= IR_ID.Out=>IR_EX.In                                   Premise(F172)
	S210= ICache.Out=>IR_ID.In                                  Premise(F173)
	S211= IRMux.Out=>IR_ID.In                                   Premise(F174)
	S212= IR_ID.In={13,rS,rT,UIMM}                              Path(S206,S211)
	S213= ICache.Out=>IR_IMMU.In                                Premise(F175)
	S214= IR_DMMU2.Out=>IR_WB.In                                Premise(F176)
	S215= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F177)
	S216= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F178)
	S217= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F179)
	S218= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F180)
	S219= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F181)
	S220= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F182)
	S221= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F183)
	S222= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F184)
	S223= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F185)
	S224= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F186)
	S225= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F187)
	S226= IR_EX.Out31_26=>CU_EX.Op                              Premise(F188)
	S227= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F189)
	S228= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F190)
	S229= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F191)
	S230= IR_ID.Out31_26=>CU_ID.Op                              Premise(F192)
	S231= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F193)
	S232= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F194)
	S233= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F195)
	S234= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F196)
	S235= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F197)
	S236= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F198)
	S237= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F199)
	S238= IR_WB.Out31_26=>CU_WB.Op                              Premise(F200)
	S239= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F201)
	S240= CtrlA_EX=0                                            Premise(F202)
	S241= CtrlB_EX=0                                            Premise(F203)
	S242= CtrlALUOut_MEM=0                                      Premise(F204)
	S243= CtrlALUOut_DMMU1=0                                    Premise(F205)
	S244= CtrlALUOut_DMMU2=0                                    Premise(F206)
	S245= CtrlALUOut_WB=0                                       Premise(F207)
	S246= CtrlA_MEM=0                                           Premise(F208)
	S247= CtrlA_WB=0                                            Premise(F209)
	S248= CtrlB_MEM=0                                           Premise(F210)
	S249= CtrlB_WB=0                                            Premise(F211)
	S250= CtrlICache=1                                          Premise(F212)
	S251= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S182,S201,S250)
	S252= CtrlIMMU=0                                            Premise(F213)
	S253= CtrlIR_DMMU1=0                                        Premise(F214)
	S254= CtrlIR_DMMU2=0                                        Premise(F215)
	S255= CtrlIR_EX=0                                           Premise(F216)
	S256= CtrlIR_ID=1                                           Premise(F217)
	S257= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S212,S256)
	S258= CtrlIR_IMMU=0                                         Premise(F218)
	S259= CtrlIR_MEM=0                                          Premise(F219)
	S260= CtrlIR_WB=0                                           Premise(F220)
	S261= CtrlGPR=0                                             Premise(F221)
	S262= GPR[rS]=a                                             GPR-Hold(S133,S261)
	S263= CtrlIAddrReg=0                                        Premise(F222)
	S264= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S120,S263)
	S265= CtrlPC=0                                              Premise(F223)
	S266= CtrlPCInc=1                                           Premise(F224)
	S267= PC[Out]=addr+4                                        PC-Inc(S123,S265,S266)
	S268= PC[CIA]=addr                                          PC-Inc(S123,S265,S266)
	S269= CtrlIMem=0                                            Premise(F225)
	S270= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S125,S269)
	S271= CtrlICacheReg=0                                       Premise(F226)
	S272= CtrlASIDIn=0                                          Premise(F227)
	S273= CtrlCP0=0                                             Premise(F228)
	S274= CP0[ASID]=pid                                         CP0-Hold(S129,S273)
	S275= CtrlEPCIn=0                                           Premise(F229)
	S276= CtrlExCodeIn=0                                        Premise(F230)
	S277= CtrlIRMux=0                                           Premise(F231)

ID	S278= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S257)
	S279= IR_ID.Out31_26=13                                     IR-Out(S257)
	S280= IR_ID.Out25_21=rS                                     IR-Out(S257)
	S281= IR_ID.Out20_16=rT                                     IR-Out(S257)
	S282= IR_ID.Out15_0=UIMM                                    IR-Out(S257)
	S283= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S264)
	S284= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S264)
	S285= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S264)
	S286= PC.Out=addr+4                                         PC-Out(S267)
	S287= PC.CIA=addr                                           PC-Out(S268)
	S288= PC.CIA31_28=addr[31:28]                               PC-Out(S268)
	S289= CP0.ASID=pid                                          CP0-Read-ASID(S274)
	S290= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F232)
	S291= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F233)
	S292= FU.OutID1=>A_EX.In                                    Premise(F234)
	S293= LIMMEXT.Out=>B_EX.In                                  Premise(F235)
	S294= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F236)
	S295= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F237)
	S296= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F238)
	S297= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F239)
	S298= FU.Bub_ID=>CU_ID.Bub                                  Premise(F240)
	S299= FU.Halt_ID=>CU_ID.Halt                                Premise(F241)
	S300= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F242)
	S301= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F243)
	S302= FU.Bub_IF=>CU_IF.Bub                                  Premise(F244)
	S303= FU.Halt_IF=>CU_IF.Halt                                Premise(F245)
	S304= ICache.Hit=>CU_IF.ICacheHit                           Premise(F246)
	S305= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F247)
	S306= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F248)
	S307= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F249)
	S308= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F250)
	S309= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F251)
	S310= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F252)
	S311= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F253)
	S312= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F254)
	S313= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F255)
	S314= ICache.Hit=>FU.ICacheHit                              Premise(F256)
	S315= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F257)
	S316= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F258)
	S317= IR_ID.Out=>FU.IR_ID                                   Premise(F259)
	S318= FU.IR_ID={13,rS,rT,UIMM}                              Path(S278,S317)
	S319= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F260)
	S320= IR_WB.Out=>FU.IR_WB                                   Premise(F261)
	S321= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F262)
	S322= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F263)
	S323= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F264)
	S324= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F265)
	S325= GPR.Rdata1=>FU.InID1                                  Premise(F266)
	S326= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F267)
	S327= FU.InID1_RReg=rS                                      Path(S280,S326)
	S328= FU.InID2_RReg=5'b00000                                Premise(F268)
	S329= ALUOut_WB.Out=>FU.InWB                                Premise(F269)
	S330= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F270)
	S331= IR_ID.Out25_21=>GPR.RReg1                             Premise(F271)
	S332= GPR.RReg1=rS                                          Path(S280,S331)
	S333= GPR.Rdata1=a                                          GPR-Read(S332,S262)
	S334= FU.InID1=a                                            Path(S333,S325)
	S335= FU.OutID1=FU(a)                                       FU-Forward(S334)
	S336= A_EX.In=FU(a)                                         Path(S335,S292)
	S337= ALUOut_WB.Out=>GPR.WData                              Premise(F272)
	S338= IR_WB.Out20_16=>GPR.WReg                              Premise(F273)
	S339= IMMU.Addr=>IAddrReg.In                                Premise(F274)
	S340= PC.Out=>ICache.IEA                                    Premise(F275)
	S341= ICache.IEA=addr+4                                     Path(S286,S340)
	S342= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S341)
	S343= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S342,S304)
	S344= FU.ICacheHit=ICacheHit(addr+4)                        Path(S342,S314)
	S345= PC.Out=>ICache.IEA                                    Premise(F276)
	S346= IMem.MEM8WordOut=>ICache.WData                        Premise(F277)
	S347= ICache.Out=>ICacheReg.In                              Premise(F278)
	S348= PC.Out=>IMMU.IEA                                      Premise(F279)
	S349= IMMU.IEA=addr+4                                       Path(S286,S348)
	S350= CP0.ASID=>IMMU.PID                                    Premise(F280)
	S351= IMMU.PID=pid                                          Path(S289,S350)
	S352= IMMU.Addr={pid,addr+4}                                IMMU-Search(S351,S349)
	S353= IAddrReg.In={pid,addr+4}                              Path(S352,S339)
	S354= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S351,S349)
	S355= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S354,S305)
	S356= IAddrReg.Out=>IMem.RAddr                              Premise(F281)
	S357= IMem.RAddr={pid,addr}                                 Path(S283,S356)
	S358= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S357,S270)
	S359= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S357,S270)
	S360= ICache.WData=IMemGet8Word({pid,addr})                 Path(S359,S346)
	S361= ICacheReg.Out=>IRMux.CacheData                        Premise(F282)
	S362= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F283)
	S363= IMem.Out=>IRMux.MemData                               Premise(F284)
	S364= IRMux.MemData={13,rS,rT,UIMM}                         Path(S358,S363)
	S365= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S364)
	S366= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F285)
	S367= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F286)
	S368= IR_ID.Out=>IR_EX.In                                   Premise(F287)
	S369= IR_EX.In={13,rS,rT,UIMM}                              Path(S278,S368)
	S370= ICache.Out=>IR_ID.In                                  Premise(F288)
	S371= IRMux.Out=>IR_ID.In                                   Premise(F289)
	S372= IR_ID.In={13,rS,rT,UIMM}                              Path(S365,S371)
	S373= ICache.Out=>IR_IMMU.In                                Premise(F290)
	S374= IR_DMMU2.Out=>IR_WB.In                                Premise(F291)
	S375= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F292)
	S376= LIMMEXT.In=UIMM                                       Path(S282,S375)
	S377= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S376)
	S378= B_EX.In={16{0},UIMM}                                  Path(S377,S293)
	S379= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F293)
	S380= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F294)
	S381= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F295)
	S382= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F296)
	S383= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F297)
	S384= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F298)
	S385= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F299)
	S386= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F300)
	S387= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F301)
	S388= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F302)
	S389= IR_EX.Out31_26=>CU_EX.Op                              Premise(F303)
	S390= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F304)
	S391= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F305)
	S392= CU_ID.IRFunc1=rT                                      Path(S281,S391)
	S393= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F306)
	S394= CU_ID.IRFunc2=rS                                      Path(S280,S393)
	S395= IR_ID.Out31_26=>CU_ID.Op                              Premise(F307)
	S396= CU_ID.Op=13                                           Path(S279,S395)
	S397= CU_ID.Func=alu_add                                    CU_ID(S396)
	S398= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F308)
	S399= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F309)
	S400= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F310)
	S401= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F311)
	S402= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F312)
	S403= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F313)
	S404= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F314)
	S405= IR_WB.Out31_26=>CU_WB.Op                              Premise(F315)
	S406= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F316)
	S407= CtrlA_EX=1                                            Premise(F317)
	S408= [A_EX]=FU(a)                                          A_EX-Write(S336,S407)
	S409= CtrlB_EX=1                                            Premise(F318)
	S410= [B_EX]={16{0},UIMM}                                   B_EX-Write(S378,S409)
	S411= CtrlALUOut_MEM=0                                      Premise(F319)
	S412= CtrlALUOut_DMMU1=0                                    Premise(F320)
	S413= CtrlALUOut_DMMU2=0                                    Premise(F321)
	S414= CtrlALUOut_WB=0                                       Premise(F322)
	S415= CtrlA_MEM=0                                           Premise(F323)
	S416= CtrlA_WB=0                                            Premise(F324)
	S417= CtrlB_MEM=0                                           Premise(F325)
	S418= CtrlB_WB=0                                            Premise(F326)
	S419= CtrlICache=0                                          Premise(F327)
	S420= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S251,S419)
	S421= CtrlIMMU=0                                            Premise(F328)
	S422= CtrlIR_DMMU1=0                                        Premise(F329)
	S423= CtrlIR_DMMU2=0                                        Premise(F330)
	S424= CtrlIR_EX=1                                           Premise(F331)
	S425= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S369,S424)
	S426= CtrlIR_ID=0                                           Premise(F332)
	S427= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S257,S426)
	S428= CtrlIR_IMMU=0                                         Premise(F333)
	S429= CtrlIR_MEM=0                                          Premise(F334)
	S430= CtrlIR_WB=0                                           Premise(F335)
	S431= CtrlGPR=0                                             Premise(F336)
	S432= GPR[rS]=a                                             GPR-Hold(S262,S431)
	S433= CtrlIAddrReg=0                                        Premise(F337)
	S434= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S433)
	S435= CtrlPC=0                                              Premise(F338)
	S436= CtrlPCInc=0                                           Premise(F339)
	S437= PC[CIA]=addr                                          PC-Hold(S268,S436)
	S438= PC[Out]=addr+4                                        PC-Hold(S267,S435,S436)
	S439= CtrlIMem=0                                            Premise(F340)
	S440= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S270,S439)
	S441= CtrlICacheReg=0                                       Premise(F341)
	S442= CtrlASIDIn=0                                          Premise(F342)
	S443= CtrlCP0=0                                             Premise(F343)
	S444= CP0[ASID]=pid                                         CP0-Hold(S274,S443)
	S445= CtrlEPCIn=0                                           Premise(F344)
	S446= CtrlExCodeIn=0                                        Premise(F345)
	S447= CtrlIRMux=0                                           Premise(F346)

EX	S448= A_EX.Out=FU(a)                                        A_EX-Out(S408)
	S449= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S408)
	S450= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S408)
	S451= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S410)
	S452= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S410)
	S453= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S410)
	S454= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S425)
	S455= IR_EX.Out31_26=13                                     IR_EX-Out(S425)
	S456= IR_EX.Out25_21=rS                                     IR_EX-Out(S425)
	S457= IR_EX.Out20_16=rT                                     IR_EX-Out(S425)
	S458= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S425)
	S459= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S427)
	S460= IR_ID.Out31_26=13                                     IR-Out(S427)
	S461= IR_ID.Out25_21=rS                                     IR-Out(S427)
	S462= IR_ID.Out20_16=rT                                     IR-Out(S427)
	S463= IR_ID.Out15_0=UIMM                                    IR-Out(S427)
	S464= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S434)
	S465= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S434)
	S466= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S434)
	S467= PC.CIA=addr                                           PC-Out(S437)
	S468= PC.CIA31_28=addr[31:28]                               PC-Out(S437)
	S469= PC.Out=addr+4                                         PC-Out(S438)
	S470= CP0.ASID=pid                                          CP0-Read-ASID(S444)
	S471= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F347)
	S472= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F348)
	S473= FU.OutID1=>A_EX.In                                    Premise(F349)
	S474= LIMMEXT.Out=>B_EX.In                                  Premise(F350)
	S475= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F351)
	S476= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F352)
	S477= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F353)
	S478= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F354)
	S479= FU.Bub_ID=>CU_ID.Bub                                  Premise(F355)
	S480= FU.Halt_ID=>CU_ID.Halt                                Premise(F356)
	S481= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F357)
	S482= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F358)
	S483= FU.Bub_IF=>CU_IF.Bub                                  Premise(F359)
	S484= FU.Halt_IF=>CU_IF.Halt                                Premise(F360)
	S485= ICache.Hit=>CU_IF.ICacheHit                           Premise(F361)
	S486= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F362)
	S487= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F363)
	S488= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F364)
	S489= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F365)
	S490= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F366)
	S491= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F367)
	S492= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F368)
	S493= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F369)
	S494= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F370)
	S495= ICache.Hit=>FU.ICacheHit                              Premise(F371)
	S496= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F372)
	S497= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F373)
	S498= IR_ID.Out=>FU.IR_ID                                   Premise(F374)
	S499= FU.IR_ID={13,rS,rT,UIMM}                              Path(S459,S498)
	S500= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F375)
	S501= IR_WB.Out=>FU.IR_WB                                   Premise(F376)
	S502= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F377)
	S503= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F378)
	S504= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F379)
	S505= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F380)
	S506= GPR.Rdata1=>FU.InID1                                  Premise(F381)
	S507= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F382)
	S508= FU.InID1_RReg=rS                                      Path(S461,S507)
	S509= ALUOut_WB.Out=>FU.InWB                                Premise(F383)
	S510= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F384)
	S511= IR_ID.Out25_21=>GPR.RReg1                             Premise(F385)
	S512= GPR.RReg1=rS                                          Path(S461,S511)
	S513= GPR.Rdata1=a                                          GPR-Read(S512,S432)
	S514= FU.InID1=a                                            Path(S513,S506)
	S515= FU.OutID1=FU(a)                                       FU-Forward(S514)
	S516= A_EX.In=FU(a)                                         Path(S515,S473)
	S517= ALUOut_WB.Out=>GPR.WData                              Premise(F386)
	S518= IR_WB.Out20_16=>GPR.WReg                              Premise(F387)
	S519= IMMU.Addr=>IAddrReg.In                                Premise(F388)
	S520= PC.Out=>ICache.IEA                                    Premise(F389)
	S521= ICache.IEA=addr+4                                     Path(S469,S520)
	S522= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S521)
	S523= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S522,S485)
	S524= FU.ICacheHit=ICacheHit(addr+4)                        Path(S522,S495)
	S525= PC.Out=>ICache.IEA                                    Premise(F390)
	S526= IMem.MEM8WordOut=>ICache.WData                        Premise(F391)
	S527= ICache.Out=>ICacheReg.In                              Premise(F392)
	S528= PC.Out=>IMMU.IEA                                      Premise(F393)
	S529= IMMU.IEA=addr+4                                       Path(S469,S528)
	S530= CP0.ASID=>IMMU.PID                                    Premise(F394)
	S531= IMMU.PID=pid                                          Path(S470,S530)
	S532= IMMU.Addr={pid,addr+4}                                IMMU-Search(S531,S529)
	S533= IAddrReg.In={pid,addr+4}                              Path(S532,S519)
	S534= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S531,S529)
	S535= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S534,S486)
	S536= IAddrReg.Out=>IMem.RAddr                              Premise(F395)
	S537= IMem.RAddr={pid,addr}                                 Path(S464,S536)
	S538= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S537,S440)
	S539= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S537,S440)
	S540= ICache.WData=IMemGet8Word({pid,addr})                 Path(S539,S526)
	S541= ICacheReg.Out=>IRMux.CacheData                        Premise(F396)
	S542= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F397)
	S543= IMem.Out=>IRMux.MemData                               Premise(F398)
	S544= IRMux.MemData={13,rS,rT,UIMM}                         Path(S538,S543)
	S545= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S544)
	S546= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F399)
	S547= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F400)
	S548= IR_ID.Out=>IR_EX.In                                   Premise(F401)
	S549= IR_EX.In={13,rS,rT,UIMM}                              Path(S459,S548)
	S550= ICache.Out=>IR_ID.In                                  Premise(F402)
	S551= IRMux.Out=>IR_ID.In                                   Premise(F403)
	S552= IR_ID.In={13,rS,rT,UIMM}                              Path(S545,S551)
	S553= ICache.Out=>IR_IMMU.In                                Premise(F404)
	S554= IR_DMMU2.Out=>IR_WB.In                                Premise(F405)
	S555= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F406)
	S556= LIMMEXT.In=UIMM                                       Path(S463,S555)
	S557= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S556)
	S558= B_EX.In={16{0},UIMM}                                  Path(S557,S474)
	S559= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F407)
	S560= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F408)
	S561= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F409)
	S562= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F410)
	S563= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F411)
	S564= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F412)
	S565= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F413)
	S566= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F414)
	S567= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F415)
	S568= CU_EX.IRFunc1=rT                                      Path(S457,S567)
	S569= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F416)
	S570= CU_EX.IRFunc2=rS                                      Path(S456,S569)
	S571= IR_EX.Out31_26=>CU_EX.Op                              Premise(F417)
	S572= CU_EX.Op=13                                           Path(S455,S571)
	S573= CU_EX.Func=alu_add                                    CU_EX(S572)
	S574= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F418)
	S575= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F419)
	S576= CU_ID.IRFunc1=rT                                      Path(S462,S575)
	S577= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F420)
	S578= CU_ID.IRFunc2=rS                                      Path(S461,S577)
	S579= IR_ID.Out31_26=>CU_ID.Op                              Premise(F421)
	S580= CU_ID.Op=13                                           Path(S460,S579)
	S581= CU_ID.Func=alu_add                                    CU_ID(S580)
	S582= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F422)
	S583= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F423)
	S584= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F424)
	S585= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F425)
	S586= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F426)
	S587= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F427)
	S588= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F428)
	S589= IR_WB.Out31_26=>CU_WB.Op                              Premise(F429)
	S590= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F430)
	S591= CtrlA_EX=0                                            Premise(F431)
	S592= [A_EX]=FU(a)                                          A_EX-Hold(S408,S591)
	S593= CtrlB_EX=0                                            Premise(F432)
	S594= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S410,S593)
	S595= CtrlALUOut_MEM=1                                      Premise(F433)
	S596= CtrlALUOut_DMMU1=0                                    Premise(F434)
	S597= CtrlALUOut_DMMU2=0                                    Premise(F435)
	S598= CtrlALUOut_WB=0                                       Premise(F436)
	S599= CtrlA_MEM=0                                           Premise(F437)
	S600= CtrlA_WB=0                                            Premise(F438)
	S601= CtrlB_MEM=0                                           Premise(F439)
	S602= CtrlB_WB=0                                            Premise(F440)
	S603= CtrlICache=0                                          Premise(F441)
	S604= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S420,S603)
	S605= CtrlIMMU=0                                            Premise(F442)
	S606= CtrlIR_DMMU1=0                                        Premise(F443)
	S607= CtrlIR_DMMU2=0                                        Premise(F444)
	S608= CtrlIR_EX=0                                           Premise(F445)
	S609= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S425,S608)
	S610= CtrlIR_ID=0                                           Premise(F446)
	S611= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S427,S610)
	S612= CtrlIR_IMMU=0                                         Premise(F447)
	S613= CtrlIR_MEM=1                                          Premise(F448)
	S614= CtrlIR_WB=0                                           Premise(F449)
	S615= CtrlGPR=0                                             Premise(F450)
	S616= GPR[rS]=a                                             GPR-Hold(S432,S615)
	S617= CtrlIAddrReg=0                                        Premise(F451)
	S618= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S434,S617)
	S619= CtrlPC=0                                              Premise(F452)
	S620= CtrlPCInc=0                                           Premise(F453)
	S621= PC[CIA]=addr                                          PC-Hold(S437,S620)
	S622= PC[Out]=addr+4                                        PC-Hold(S438,S619,S620)
	S623= CtrlIMem=0                                            Premise(F454)
	S624= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S440,S623)
	S625= CtrlICacheReg=0                                       Premise(F455)
	S626= CtrlASIDIn=0                                          Premise(F456)
	S627= CtrlCP0=0                                             Premise(F457)
	S628= CP0[ASID]=pid                                         CP0-Hold(S444,S627)
	S629= CtrlEPCIn=0                                           Premise(F458)
	S630= CtrlExCodeIn=0                                        Premise(F459)
	S631= CtrlIRMux=0                                           Premise(F460)

MEM	S632= A_EX.Out=FU(a)                                        A_EX-Out(S592)
	S633= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S592)
	S634= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S592)
	S635= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S594)
	S636= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S594)
	S637= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S594)
	S638= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S609)
	S639= IR_EX.Out31_26=13                                     IR_EX-Out(S609)
	S640= IR_EX.Out25_21=rS                                     IR_EX-Out(S609)
	S641= IR_EX.Out20_16=rT                                     IR_EX-Out(S609)
	S642= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S609)
	S643= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S611)
	S644= IR_ID.Out31_26=13                                     IR-Out(S611)
	S645= IR_ID.Out25_21=rS                                     IR-Out(S611)
	S646= IR_ID.Out20_16=rT                                     IR-Out(S611)
	S647= IR_ID.Out15_0=UIMM                                    IR-Out(S611)
	S648= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S618)
	S649= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S618)
	S650= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S618)
	S651= PC.CIA=addr                                           PC-Out(S621)
	S652= PC.CIA31_28=addr[31:28]                               PC-Out(S621)
	S653= PC.Out=addr+4                                         PC-Out(S622)
	S654= CP0.ASID=pid                                          CP0-Read-ASID(S628)
	S655= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F461)
	S656= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F462)
	S657= FU.OutID1=>A_EX.In                                    Premise(F463)
	S658= LIMMEXT.Out=>B_EX.In                                  Premise(F464)
	S659= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F465)
	S660= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F466)
	S661= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F467)
	S662= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F468)
	S663= FU.Bub_ID=>CU_ID.Bub                                  Premise(F469)
	S664= FU.Halt_ID=>CU_ID.Halt                                Premise(F470)
	S665= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F471)
	S666= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F472)
	S667= FU.Bub_IF=>CU_IF.Bub                                  Premise(F473)
	S668= FU.Halt_IF=>CU_IF.Halt                                Premise(F474)
	S669= ICache.Hit=>CU_IF.ICacheHit                           Premise(F475)
	S670= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F476)
	S671= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F477)
	S672= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F478)
	S673= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F479)
	S674= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F480)
	S675= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F481)
	S676= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F482)
	S677= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F483)
	S678= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F484)
	S679= ICache.Hit=>FU.ICacheHit                              Premise(F485)
	S680= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F486)
	S681= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F487)
	S682= IR_ID.Out=>FU.IR_ID                                   Premise(F488)
	S683= FU.IR_ID={13,rS,rT,UIMM}                              Path(S643,S682)
	S684= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F489)
	S685= IR_WB.Out=>FU.IR_WB                                   Premise(F490)
	S686= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F491)
	S687= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F492)
	S688= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F493)
	S689= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F494)
	S690= GPR.Rdata1=>FU.InID1                                  Premise(F495)
	S691= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F496)
	S692= FU.InID1_RReg=rS                                      Path(S645,S691)
	S693= ALUOut_WB.Out=>FU.InWB                                Premise(F497)
	S694= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F498)
	S695= IR_ID.Out25_21=>GPR.RReg1                             Premise(F499)
	S696= GPR.RReg1=rS                                          Path(S645,S695)
	S697= GPR.Rdata1=a                                          GPR-Read(S696,S616)
	S698= FU.InID1=a                                            Path(S697,S690)
	S699= FU.OutID1=FU(a)                                       FU-Forward(S698)
	S700= A_EX.In=FU(a)                                         Path(S699,S657)
	S701= ALUOut_WB.Out=>GPR.WData                              Premise(F500)
	S702= IR_WB.Out20_16=>GPR.WReg                              Premise(F501)
	S703= IMMU.Addr=>IAddrReg.In                                Premise(F502)
	S704= PC.Out=>ICache.IEA                                    Premise(F503)
	S705= ICache.IEA=addr+4                                     Path(S653,S704)
	S706= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S705)
	S707= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S706,S669)
	S708= FU.ICacheHit=ICacheHit(addr+4)                        Path(S706,S679)
	S709= PC.Out=>ICache.IEA                                    Premise(F504)
	S710= IMem.MEM8WordOut=>ICache.WData                        Premise(F505)
	S711= ICache.Out=>ICacheReg.In                              Premise(F506)
	S712= PC.Out=>IMMU.IEA                                      Premise(F507)
	S713= IMMU.IEA=addr+4                                       Path(S653,S712)
	S714= CP0.ASID=>IMMU.PID                                    Premise(F508)
	S715= IMMU.PID=pid                                          Path(S654,S714)
	S716= IMMU.Addr={pid,addr+4}                                IMMU-Search(S715,S713)
	S717= IAddrReg.In={pid,addr+4}                              Path(S716,S703)
	S718= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S715,S713)
	S719= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S718,S670)
	S720= IAddrReg.Out=>IMem.RAddr                              Premise(F509)
	S721= IMem.RAddr={pid,addr}                                 Path(S648,S720)
	S722= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S721,S624)
	S723= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S721,S624)
	S724= ICache.WData=IMemGet8Word({pid,addr})                 Path(S723,S710)
	S725= ICacheReg.Out=>IRMux.CacheData                        Premise(F510)
	S726= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F511)
	S727= IMem.Out=>IRMux.MemData                               Premise(F512)
	S728= IRMux.MemData={13,rS,rT,UIMM}                         Path(S722,S727)
	S729= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S728)
	S730= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F513)
	S731= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F514)
	S732= IR_ID.Out=>IR_EX.In                                   Premise(F515)
	S733= IR_EX.In={13,rS,rT,UIMM}                              Path(S643,S732)
	S734= ICache.Out=>IR_ID.In                                  Premise(F516)
	S735= IRMux.Out=>IR_ID.In                                   Premise(F517)
	S736= IR_ID.In={13,rS,rT,UIMM}                              Path(S729,S735)
	S737= ICache.Out=>IR_IMMU.In                                Premise(F518)
	S738= IR_DMMU2.Out=>IR_WB.In                                Premise(F519)
	S739= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F520)
	S740= LIMMEXT.In=UIMM                                       Path(S647,S739)
	S741= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S740)
	S742= B_EX.In={16{0},UIMM}                                  Path(S741,S658)
	S743= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F521)
	S744= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F522)
	S745= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F523)
	S746= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F524)
	S747= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F525)
	S748= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F526)
	S749= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F527)
	S750= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F528)
	S751= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F529)
	S752= CU_EX.IRFunc1=rT                                      Path(S641,S751)
	S753= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F530)
	S754= CU_EX.IRFunc2=rS                                      Path(S640,S753)
	S755= IR_EX.Out31_26=>CU_EX.Op                              Premise(F531)
	S756= CU_EX.Op=13                                           Path(S639,S755)
	S757= CU_EX.Func=alu_add                                    CU_EX(S756)
	S758= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F532)
	S759= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F533)
	S760= CU_ID.IRFunc1=rT                                      Path(S646,S759)
	S761= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F534)
	S762= CU_ID.IRFunc2=rS                                      Path(S645,S761)
	S763= IR_ID.Out31_26=>CU_ID.Op                              Premise(F535)
	S764= CU_ID.Op=13                                           Path(S644,S763)
	S765= CU_ID.Func=alu_add                                    CU_ID(S764)
	S766= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F536)
	S767= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F537)
	S768= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F538)
	S769= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F539)
	S770= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F540)
	S771= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F541)
	S772= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F542)
	S773= IR_WB.Out31_26=>CU_WB.Op                              Premise(F543)
	S774= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F544)
	S775= CtrlA_EX=0                                            Premise(F545)
	S776= [A_EX]=FU(a)                                          A_EX-Hold(S592,S775)
	S777= CtrlB_EX=0                                            Premise(F546)
	S778= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S594,S777)
	S779= CtrlALUOut_MEM=0                                      Premise(F547)
	S780= CtrlALUOut_DMMU1=1                                    Premise(F548)
	S781= CtrlALUOut_DMMU2=0                                    Premise(F549)
	S782= CtrlALUOut_WB=1                                       Premise(F550)
	S783= CtrlA_MEM=0                                           Premise(F551)
	S784= CtrlA_WB=1                                            Premise(F552)
	S785= CtrlB_MEM=0                                           Premise(F553)
	S786= CtrlB_WB=1                                            Premise(F554)
	S787= CtrlICache=0                                          Premise(F555)
	S788= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S604,S787)
	S789= CtrlIMMU=0                                            Premise(F556)
	S790= CtrlIR_DMMU1=1                                        Premise(F557)
	S791= CtrlIR_DMMU2=0                                        Premise(F558)
	S792= CtrlIR_EX=0                                           Premise(F559)
	S793= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S609,S792)
	S794= CtrlIR_ID=0                                           Premise(F560)
	S795= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S611,S794)
	S796= CtrlIR_IMMU=0                                         Premise(F561)
	S797= CtrlIR_MEM=0                                          Premise(F562)
	S798= CtrlIR_WB=1                                           Premise(F563)
	S799= CtrlGPR=0                                             Premise(F564)
	S800= GPR[rS]=a                                             GPR-Hold(S616,S799)
	S801= CtrlIAddrReg=0                                        Premise(F565)
	S802= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S618,S801)
	S803= CtrlPC=0                                              Premise(F566)
	S804= CtrlPCInc=0                                           Premise(F567)
	S805= PC[CIA]=addr                                          PC-Hold(S621,S804)
	S806= PC[Out]=addr+4                                        PC-Hold(S622,S803,S804)
	S807= CtrlIMem=0                                            Premise(F568)
	S808= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S624,S807)
	S809= CtrlICacheReg=0                                       Premise(F569)
	S810= CtrlASIDIn=0                                          Premise(F570)
	S811= CtrlCP0=0                                             Premise(F571)
	S812= CP0[ASID]=pid                                         CP0-Hold(S628,S811)
	S813= CtrlEPCIn=0                                           Premise(F572)
	S814= CtrlExCodeIn=0                                        Premise(F573)
	S815= CtrlIRMux=0                                           Premise(F574)

WB	S816= A_EX.Out=FU(a)                                        A_EX-Out(S776)
	S817= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S776)
	S818= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S776)
	S819= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S778)
	S820= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S778)
	S821= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S778)
	S822= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S793)
	S823= IR_EX.Out31_26=13                                     IR_EX-Out(S793)
	S824= IR_EX.Out25_21=rS                                     IR_EX-Out(S793)
	S825= IR_EX.Out20_16=rT                                     IR_EX-Out(S793)
	S826= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S793)
	S827= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S795)
	S828= IR_ID.Out31_26=13                                     IR-Out(S795)
	S829= IR_ID.Out25_21=rS                                     IR-Out(S795)
	S830= IR_ID.Out20_16=rT                                     IR-Out(S795)
	S831= IR_ID.Out15_0=UIMM                                    IR-Out(S795)
	S832= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S802)
	S833= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S802)
	S834= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S802)
	S835= PC.CIA=addr                                           PC-Out(S805)
	S836= PC.CIA31_28=addr[31:28]                               PC-Out(S805)
	S837= PC.Out=addr+4                                         PC-Out(S806)
	S838= CP0.ASID=pid                                          CP0-Read-ASID(S812)
	S839= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F803)
	S840= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F804)
	S841= FU.OutID1=>A_EX.In                                    Premise(F805)
	S842= LIMMEXT.Out=>B_EX.In                                  Premise(F806)
	S843= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F807)
	S844= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F808)
	S845= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F809)
	S846= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F810)
	S847= FU.Bub_ID=>CU_ID.Bub                                  Premise(F811)
	S848= FU.Halt_ID=>CU_ID.Halt                                Premise(F812)
	S849= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F813)
	S850= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F814)
	S851= FU.Bub_IF=>CU_IF.Bub                                  Premise(F815)
	S852= FU.Halt_IF=>CU_IF.Halt                                Premise(F816)
	S853= ICache.Hit=>CU_IF.ICacheHit                           Premise(F817)
	S854= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F818)
	S855= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F819)
	S856= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F820)
	S857= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F821)
	S858= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F822)
	S859= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F823)
	S860= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F824)
	S861= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F825)
	S862= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F826)
	S863= ICache.Hit=>FU.ICacheHit                              Premise(F827)
	S864= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F828)
	S865= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F829)
	S866= IR_ID.Out=>FU.IR_ID                                   Premise(F830)
	S867= FU.IR_ID={13,rS,rT,UIMM}                              Path(S827,S866)
	S868= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F831)
	S869= IR_WB.Out=>FU.IR_WB                                   Premise(F832)
	S870= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F833)
	S871= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F834)
	S872= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F835)
	S873= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F836)
	S874= GPR.Rdata1=>FU.InID1                                  Premise(F837)
	S875= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F838)
	S876= FU.InID1_RReg=rS                                      Path(S829,S875)
	S877= ALUOut_WB.Out=>FU.InWB                                Premise(F839)
	S878= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F840)
	S879= IR_ID.Out25_21=>GPR.RReg1                             Premise(F841)
	S880= GPR.RReg1=rS                                          Path(S829,S879)
	S881= GPR.Rdata1=a                                          GPR-Read(S880,S800)
	S882= FU.InID1=a                                            Path(S881,S874)
	S883= FU.OutID1=FU(a)                                       FU-Forward(S882)
	S884= A_EX.In=FU(a)                                         Path(S883,S841)
	S885= ALUOut_WB.Out=>GPR.WData                              Premise(F842)
	S886= IR_WB.Out20_16=>GPR.WReg                              Premise(F843)
	S887= IMMU.Addr=>IAddrReg.In                                Premise(F844)
	S888= PC.Out=>ICache.IEA                                    Premise(F845)
	S889= ICache.IEA=addr+4                                     Path(S837,S888)
	S890= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S889)
	S891= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S890,S853)
	S892= FU.ICacheHit=ICacheHit(addr+4)                        Path(S890,S863)
	S893= PC.Out=>ICache.IEA                                    Premise(F846)
	S894= IMem.MEM8WordOut=>ICache.WData                        Premise(F847)
	S895= ICache.Out=>ICacheReg.In                              Premise(F848)
	S896= PC.Out=>IMMU.IEA                                      Premise(F849)
	S897= IMMU.IEA=addr+4                                       Path(S837,S896)
	S898= CP0.ASID=>IMMU.PID                                    Premise(F850)
	S899= IMMU.PID=pid                                          Path(S838,S898)
	S900= IMMU.Addr={pid,addr+4}                                IMMU-Search(S899,S897)
	S901= IAddrReg.In={pid,addr+4}                              Path(S900,S887)
	S902= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S899,S897)
	S903= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S902,S854)
	S904= IAddrReg.Out=>IMem.RAddr                              Premise(F851)
	S905= IMem.RAddr={pid,addr}                                 Path(S832,S904)
	S906= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S905,S808)
	S907= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S905,S808)
	S908= ICache.WData=IMemGet8Word({pid,addr})                 Path(S907,S894)
	S909= ICacheReg.Out=>IRMux.CacheData                        Premise(F852)
	S910= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F853)
	S911= IMem.Out=>IRMux.MemData                               Premise(F854)
	S912= IRMux.MemData={13,rS,rT,UIMM}                         Path(S906,S911)
	S913= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S912)
	S914= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F855)
	S915= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F856)
	S916= IR_ID.Out=>IR_EX.In                                   Premise(F857)
	S917= IR_EX.In={13,rS,rT,UIMM}                              Path(S827,S916)
	S918= ICache.Out=>IR_ID.In                                  Premise(F858)
	S919= IRMux.Out=>IR_ID.In                                   Premise(F859)
	S920= IR_ID.In={13,rS,rT,UIMM}                              Path(S913,S919)
	S921= ICache.Out=>IR_IMMU.In                                Premise(F860)
	S922= IR_DMMU2.Out=>IR_WB.In                                Premise(F861)
	S923= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F862)
	S924= LIMMEXT.In=UIMM                                       Path(S831,S923)
	S925= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S924)
	S926= B_EX.In={16{0},UIMM}                                  Path(S925,S842)
	S927= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F863)
	S928= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F864)
	S929= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F865)
	S930= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F866)
	S931= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F867)
	S932= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F868)
	S933= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F869)
	S934= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F870)
	S935= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F871)
	S936= CU_EX.IRFunc1=rT                                      Path(S825,S935)
	S937= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F872)
	S938= CU_EX.IRFunc2=rS                                      Path(S824,S937)
	S939= IR_EX.Out31_26=>CU_EX.Op                              Premise(F873)
	S940= CU_EX.Op=13                                           Path(S823,S939)
	S941= CU_EX.Func=alu_add                                    CU_EX(S940)
	S942= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F874)
	S943= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F875)
	S944= CU_ID.IRFunc1=rT                                      Path(S830,S943)
	S945= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F876)
	S946= CU_ID.IRFunc2=rS                                      Path(S829,S945)
	S947= IR_ID.Out31_26=>CU_ID.Op                              Premise(F877)
	S948= CU_ID.Op=13                                           Path(S828,S947)
	S949= CU_ID.Func=alu_add                                    CU_ID(S948)
	S950= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F878)
	S951= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F879)
	S952= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F880)
	S953= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F881)
	S954= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F882)
	S955= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F883)
	S956= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F884)
	S957= IR_WB.Out31_26=>CU_WB.Op                              Premise(F885)
	S958= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F886)
	S959= CtrlA_EX=0                                            Premise(F887)
	S960= [A_EX]=FU(a)                                          A_EX-Hold(S776,S959)
	S961= CtrlB_EX=0                                            Premise(F888)
	S962= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S778,S961)
	S963= CtrlALUOut_MEM=0                                      Premise(F889)
	S964= CtrlALUOut_DMMU1=0                                    Premise(F890)
	S965= CtrlALUOut_DMMU2=0                                    Premise(F891)
	S966= CtrlALUOut_WB=0                                       Premise(F892)
	S967= CtrlA_MEM=0                                           Premise(F893)
	S968= CtrlA_WB=0                                            Premise(F894)
	S969= CtrlB_MEM=0                                           Premise(F895)
	S970= CtrlB_WB=0                                            Premise(F896)
	S971= CtrlICache=0                                          Premise(F897)
	S972= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S788,S971)
	S973= CtrlIMMU=0                                            Premise(F898)
	S974= CtrlIR_DMMU1=0                                        Premise(F899)
	S975= CtrlIR_DMMU2=0                                        Premise(F900)
	S976= CtrlIR_EX=0                                           Premise(F901)
	S977= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S793,S976)
	S978= CtrlIR_ID=0                                           Premise(F902)
	S979= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S795,S978)
	S980= CtrlIR_IMMU=0                                         Premise(F903)
	S981= CtrlIR_MEM=0                                          Premise(F904)
	S982= CtrlIR_WB=0                                           Premise(F905)
	S983= CtrlGPR=1                                             Premise(F906)
	S984= CtrlIAddrReg=0                                        Premise(F907)
	S985= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S802,S984)
	S986= CtrlPC=0                                              Premise(F908)
	S987= CtrlPCInc=0                                           Premise(F909)
	S988= PC[CIA]=addr                                          PC-Hold(S805,S987)
	S989= PC[Out]=addr+4                                        PC-Hold(S806,S986,S987)
	S990= CtrlIMem=0                                            Premise(F910)
	S991= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S808,S990)
	S992= CtrlICacheReg=0                                       Premise(F911)
	S993= CtrlASIDIn=0                                          Premise(F912)
	S994= CtrlCP0=0                                             Premise(F913)
	S995= CP0[ASID]=pid                                         CP0-Hold(S812,S994)
	S996= CtrlEPCIn=0                                           Premise(F914)
	S997= CtrlExCodeIn=0                                        Premise(F915)
	S998= CtrlIRMux=0                                           Premise(F916)

POST	S960= [A_EX]=FU(a)                                          A_EX-Hold(S776,S959)
	S962= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S778,S961)
	S972= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S788,S971)
	S977= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S793,S976)
	S979= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S795,S978)
	S985= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S802,S984)
	S988= PC[CIA]=addr                                          PC-Hold(S805,S987)
	S989= PC[Out]=addr+4                                        PC-Hold(S806,S986,S987)
	S991= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S808,S990)
	S995= CP0[ASID]=pid                                         CP0-Hold(S812,S994)

