
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001061                       # Number of seconds simulated
sim_ticks                                  1060955169                       # Number of ticks simulated
final_tick                               400557669567                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203010                       # Simulator instruction rate (inst/s)
host_op_rate                                   262570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36302                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341356                       # Number of bytes of host memory used
host_seconds                                 29225.47                       # Real time elapsed on the host
sim_insts                                  5933057049                       # Number of instructions simulated
sim_ops                                    7673741645                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        13184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        21248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        10624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        63616                       # Number of bytes read from this memory
system.physmem.bytes_read::total               197632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100736                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          117                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           83                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          497                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1544                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             787                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  787                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3498734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12426538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1689044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23767262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1689044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13753644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1689044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14115582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1689044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13994936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1809690                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     20027236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3136796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10013618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3016150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     59961063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186277428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3498734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1689044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1689044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1689044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1689044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1809690                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3136796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3016150                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18217546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94948404                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94948404                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94948404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3498734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12426538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1689044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23767262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1689044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13753644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1689044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14115582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1689044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13994936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1809690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     20027236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3136796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10013618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3016150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     59961063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              281225832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          211035                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172811                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22330                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86688                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80881                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21321                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1027                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2019867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1180723                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             211035                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102202                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               245340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62043                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41585                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125193                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2346229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2100889     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11360      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17800      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23880      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25083      1.07%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21426      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11643      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17685      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116463      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2346229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082946                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464074                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1999559                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        62345                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244709                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          386                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39228                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34438                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1448089                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1249                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39228                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2005509                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12395                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        37153                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           239139                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12801                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1446486                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1582                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2018317                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6726409                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6726409                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          303083                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40197                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72393                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          798                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1443093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1359303                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          386                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       180379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       439463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2346229                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1773287     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       234361      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       119198      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        90103      3.84%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        71274      3.04%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        29079      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18043      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9584      0.41%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1300      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2346229                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            322     12.81%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           947     37.67%     50.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1245     49.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1143380     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20215      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123531      9.09%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72009      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1359303                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534263                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2514                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001849                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5067734                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1623834                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1336482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1361817                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2762                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        25455                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1497                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39228                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9693                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1115                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1443448                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136906                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72393                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25313                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1338841                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115860                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187853                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71993                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526221                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1336573                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1336482                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           768609                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2072640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525293                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370836                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       213006                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22386                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2307001                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.382577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1802847     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       249725     10.82%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        94576      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44772      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37534      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21887      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        19613      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8376      0.36%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        27671      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2307001                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        27671                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3722765                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2926135                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 198029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544258                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544258                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393042                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393042                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6023740                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1863379                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1340561                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          200646                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       180667                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12317                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76306                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69647                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10850                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          508                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2101606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1260485                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             200646                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80497                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          38918                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         41097                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122333                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2417443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.947709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2169037     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8601      0.36%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18388      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7220      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40596      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36225      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6881      0.28%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14920      0.62%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          115575      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2417443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078862                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.495423                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2090349                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        52788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           247379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          765                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         26156                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17817                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1477831                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         26156                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2093134                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          34550                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        10951                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245414                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7232                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1475825                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2592                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1742907                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6945169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6945169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1508716                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          234191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20773                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       343885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       172702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1578                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8473                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1470332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1402799                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          910                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       133221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       325800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2417443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.377976                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1919665     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       148193      6.13%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122780      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        53008      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67356      2.79%     95.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        64654      2.67%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        37010      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2948      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1829      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2417443                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3590     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27373     86.14%     97.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          816      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       885269     63.11%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12280      0.88%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       333025     23.74%     87.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       172141     12.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1402799                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.551359                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31779                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022654                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5255730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1603775                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1388838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1434578                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2451                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16559                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1502                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         26156                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          30960                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1756                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1470507                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       343885                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       172702                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        14118                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1391384                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       331736                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11415                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              503845                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            172109                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1388956                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1388838                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           751925                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1487737                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545872                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.505415                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1118544                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1314626                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       156023                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2391287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.373052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1914210     80.05%     80.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       174445      7.30%     87.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81734      3.42%     90.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80592      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21772      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93593      3.91%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7249      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5146      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12546      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2391287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1118544                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1314626                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                498526                       # Number of memory references committed
system.switch_cpus1.commit.loads               327326                       # Number of loads committed
system.switch_cpus1.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173657                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1169070                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12782                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12546                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3849390                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2967468                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 126815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1118544                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1314626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1118544                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.274616                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.274616                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.439635                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.439635                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6868215                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1619798                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1749139                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          208457                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       170750                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22058                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        84528                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           79308                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21132                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1992093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1190223                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             208457                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       100440                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               260287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63439                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         54297                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124216                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2347710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.620746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.977629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2087423     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27645      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           32130      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17619      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           20089      0.86%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11478      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7681      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20423      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          123222      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2347710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081932                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467808                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1975901                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        71077                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           258016                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2033                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40678                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33858                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1452768                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40678                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1979379                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14561                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        47556                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           256611                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8920                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1450936                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1816                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2019115                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6755284                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6755284                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1692563                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          326547                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          379                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          214                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26148                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       139386                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1788                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16367                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1447110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1358673                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1982                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       199514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       465277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2347710                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578723                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1776742     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       228634      9.74%     85.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       123623      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85471      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        74904      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        38304      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9462      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6088      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4482      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2347710                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            335     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1438     46.18%     56.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1341     43.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1137597     83.73%     83.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21236      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       125676      9.25%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73999      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1358673                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534015                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002292                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5070152                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1647040                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1333722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1361787                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3330                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27420                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2278                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40678                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10591                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1038                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1447489                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       139386                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74688                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          214                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24945                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1336607                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       117412                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        22066                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              191369                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          186236                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73957                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525343                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1333803                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1333722                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           793699                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2081528                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524209                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381306                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       993704                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1218987                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       228511                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22028                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2307032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.528379                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.346844                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1808947     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       231056     10.02%     88.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97152      4.21%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57557      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40230      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        26096      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13791      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10814      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        21389      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2307032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       993704                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1218987                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                184374                       # Number of memory references committed
system.switch_cpus2.commit.loads               111964                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            174458                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1098954                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24786                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        21389                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3733141                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2935682                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 196548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             993704                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1218987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       993704                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.560378                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.560378                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.390567                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.390567                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6027376                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1854335                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1353588                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          208389                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170691                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22051                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84497                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79280                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21127                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1991464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1189839                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             208389                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100407                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               260204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63420                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         54390                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           124178                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2347079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2086875     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27640      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32116      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17615      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20076      0.86%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11474      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7682      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20417      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          123184      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2347079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081906                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467657                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1975267                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71173                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257933                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2035                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40666                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33849                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1452329                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40666                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1978748                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14543                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47661                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           256526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8930                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1450503                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1820                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2018512                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6753280                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6753280                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1692054                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          326458                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          379                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          214                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26188                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1788                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16365                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1446679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1358279                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1977                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       465102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2347079                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578710                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270203                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1776278     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228559      9.74%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123588      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85465      3.64%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74872      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38288      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9462      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6087      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4480      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2347079                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            335     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1441     46.23%     56.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1341     43.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1137251     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21232      1.56%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125645      9.25%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73986      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1358279                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533861                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3117                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002295                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5068731                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1646545                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1333333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1361396                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3349                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27413                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2280                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40666                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10602                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1034                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1447058                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139351                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74675                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          214                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12814                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24936                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1336215                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117379                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22064                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              191323                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          186173                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73944                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525188                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1333414                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1333333                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           793483                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2080885                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524056                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381320                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       993410                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1218635                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       228437                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22021                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2306413                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346913                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1808511     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230968     10.01%     88.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        97097      4.21%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57543      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40215      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26088      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13787      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10810      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21394      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2306413                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       993410                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1218635                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                184333                       # Number of memory references committed
system.switch_cpus3.commit.loads               111938                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            174400                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1098647                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24781                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21394                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3732091                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2934813                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 197179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             993410                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1218635                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       993410                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.561136                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.561136                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390452                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390452                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6025638                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1853784                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1353170                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          208310                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       170622                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22047                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        84472                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           79250                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21118                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1990870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1189455                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             208310                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       100368                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               260116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63410                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         54456                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124141                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21800                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2346456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.620687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.977566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2086340     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           27630      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           32105      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17606      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20065      0.86%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11472      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7680      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20408      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          123150      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2346456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081875                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467506                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1974667                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        71251                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           257842                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2033                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40658                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33840                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1451813                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40658                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1978150                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          14853                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        47430                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           256433                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8927                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1449968                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1821                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2017724                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6750803                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6750803                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1691303                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          326396                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          378                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            26184                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       139307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1786                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16356                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1446120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1357694                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       199415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       465262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2346456                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578615                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270123                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1775906     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       228450      9.74%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123536      5.26%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        85440      3.64%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74831      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        38272      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9458      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6084      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4479      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2346456                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            335     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1440     46.21%     56.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1341     43.04%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1136757     83.73%     83.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21219      1.56%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       125603      9.25%     94.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73950      5.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1357694                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533631                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3116                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002295                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5066941                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1645949                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1332752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1360810                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3336                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27411                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2290                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40658                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10950                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1043                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1446498                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       139307                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74661                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24931                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1335638                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       117340                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22056                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              191248                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          186096                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73908                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524962                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1332833                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1332752                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           793117                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2079936                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523827                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381318                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       992982                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1218111                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       228397                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22017                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2305798                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.528282                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1808078     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       230890     10.01%     88.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97074      4.21%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        57516      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40203      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26074      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13779      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10803      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        21381      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2305798                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       992982                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1218111                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                184267                       # Number of memory references committed
system.switch_cpus4.commit.loads               111896                       # Number of loads committed
system.switch_cpus4.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            174326                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1098175                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24771                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        21381                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3730925                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2933684                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 197802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             992982                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1218111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       992982                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.562240                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.562240                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.390284                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.390284                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6023019                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1852968                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1352722                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2544254                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          196028                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       174146                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17070                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       128261                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          123193                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11862                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          562                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2042406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1110629                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             196028                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       135055                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55519                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         31071                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124730                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2358523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.530860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2111838     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           36950      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19148      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36104      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11858      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33412      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5341      0.23%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9026      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           94846      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2358523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077047                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.436524                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1964406                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       109773                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246068                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          260                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38015                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19301                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1247933                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38015                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1973024                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          72913                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13316                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           239541                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        21713                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1245323                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           912                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        20007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1639887                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5648961                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5648961                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1303881                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          336006                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            38079                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       219397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        36677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          209                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1236973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1149214                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1113                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       238237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       501932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2358523                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.487260                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.102179                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1851948     78.52%     78.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       168616      7.15%     85.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       159441      6.76%     92.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98564      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        50760      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        13124      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15420      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          356      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2358523                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2089     58.43%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           821     22.97%     81.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          665     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       904983     78.75%     78.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9220      0.80%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       198659     17.29%     96.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        36269      3.16%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1149214                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.451690                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3575                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003111                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4661639                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1475382                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1118145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1152789                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          912                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46792                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1103                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38015                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34314                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2806                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1237138                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       219397                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        36677                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           386                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18039                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1132624                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       195358                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16590                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              231623                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171764                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             36265                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445169                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1118537                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1118145                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           676473                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1491469                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439479                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.453562                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       882498                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       996519                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       240684                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16807                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2320508                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.429440                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297407                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1947998     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       147254      6.35%     90.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        94089      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        29148      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        48778      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         9753      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6297      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5544      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31647      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2320508                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       882498                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        996519                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                208179                       # Number of memory references committed
system.switch_cpus5.commit.loads               172605                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            152996                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           871234                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12659                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31647                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3526064                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2512446                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 185731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             882498                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               996519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       882498                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.883014                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.883014                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.346859                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.346859                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5253963                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1463393                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1313932                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          230962                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       192428                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22739                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89618                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           82102                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24312                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1041                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1998394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1266112                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             230962                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       106414                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64412                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         61460                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125803                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2364244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.658653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.038532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2101314     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15922      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20104      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32228      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13114      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17139      0.72%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19881      0.84%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9370      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          135172      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2364244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090778                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497635                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1986651                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        74549                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           261635                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          160                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41243                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34850                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1546862                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41243                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1989138                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6348                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        62178                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           259270                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6061                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1536978                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           851                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2147625                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7142114                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7142114                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1759703                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          387865                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22352                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       145580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          869                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16801                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1498453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1425426                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2004                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       204387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       432502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2364244                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.602910                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.325612                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1761898     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       273646     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       112238      4.75%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63618      2.69%     93.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84683      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27043      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26430      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13581      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1107      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2364244                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10038     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1405     11.03%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1293     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1201073     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19252      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       131168      9.20%     94.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73759      5.17%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1425426                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560252                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12736                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008935                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5229836                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1703227                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1385885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1438162                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1133                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31172                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1421                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41243                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4739                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          646                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1498821                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       145580                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74082                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25876                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1398978                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       128414                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26448                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              202149                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          197221                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73735                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549857                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1385921                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1385885                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           829958                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2231755                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544711                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371886                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1023597                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1261260                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       237499                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22721                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2323001                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542944                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362650                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1788847     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       271059     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        98217      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48734      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44605      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18910      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18757      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8923      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24949      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2323001                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1023597                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1261260                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                187044                       # Number of memory references committed
system.switch_cpus6.commit.loads               114394                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182802                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1135560                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26037                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24949                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3796798                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3038836                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 180014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1023597                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1261260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1023597                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.485605                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.485605                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402317                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402317                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6291966                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1939021                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1428457                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2544258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          199417                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       162623                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21317                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        80353                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75716                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19717                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1930227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1179103                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             199417                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95433                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               241927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          67242                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         62216                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           120812                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2279538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.629275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.997028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2037611     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12767      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20117      0.88%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           30376      1.33%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13015      0.57%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           15121      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15323      0.67%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10939      0.48%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          124269      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2279538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078379                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463437                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1905787                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        87459                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           240062                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1453                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44772                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32319                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1429815                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1392                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44772                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1910836                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          40079                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        31830                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           236592                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        15424                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1426470                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          820                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2684                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         8011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1124                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1949707                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6649272                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6649272                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1599108                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          350581                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          317                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          169                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45048                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       145552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        79733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         4116                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15971                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1421368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1323485                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2229                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       224784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       521438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2279538                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580594                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265974                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1716299     75.29%     75.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       228048     10.00%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       126401      5.55%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        82633      3.62%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        76192      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23328      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16964      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5840      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3833      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2279538                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            378     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1429     42.58%     53.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1549     46.16%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1089136     82.29%     82.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        24310      1.84%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       131824      9.96%     94.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        78069      5.90%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1323485                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520185                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3356                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002536                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4932092                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1646546                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1298202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1326841                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6368                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        32021                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         5427                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1066                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44772                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          29229                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1797                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1421692                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       145552                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        79733                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           85                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24704                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1303618                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       124701                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19866                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              202614                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          176735                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             77913                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.512376                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1298368                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1298202                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767960                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1950286                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.510248                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393768                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       958644                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1169190                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       253627                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21673                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2234766                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.523182                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.373965                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1761183     78.81%     78.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       225470     10.09%     88.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93677      4.19%     93.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        47854      2.14%     95.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35704      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20363      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12743      0.57%     98.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10461      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27311      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2234766                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       958644                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1169190                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                187834                       # Number of memory references committed
system.switch_cpus7.commit.loads               113528                       # Number of loads committed
system.switch_cpus7.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            162490                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1056911                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22800                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27311                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3630259                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2890431                       # The number of ROB writes
system.switch_cpus7.timesIdled                  34881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 264720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             958644                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1169190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       958644                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.654018                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.654018                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.376787                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.376787                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5917321                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1772952                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1354145                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           296                       # number of misc regfile writes
system.l2.replacements                           1548                       # number of replacements
system.l2.tagsinuse                      32757.082449                       # Cycle average of tags in use
system.l2.total_refs                          1074004                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34304                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.308419                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1767.040841                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.065588                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     54.003054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.385868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     87.029596                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.773330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     48.715477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.773504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     49.444520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.773898                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     49.865324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     14.000860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     76.546950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.815427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     41.664377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     17.963146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    218.044433                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2818.521687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4788.865745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3506.649324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3494.605971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3466.059374                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4336.334530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2186.889200                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5644.250425                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.053926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001509                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006654                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.086014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146145                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.107014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.106647                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.105776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.132334                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.066739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.172249                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999667                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          297                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          549                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          379                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          348                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          307                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          635                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3274                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1653                       # number of Writeback hits
system.l2.Writeback_hits::total                  1653                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          638                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3282                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          300                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          549                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          379                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          377                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          377                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          348                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          309                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          638                       # number of overall hits
system.l2.overall_hits::total                    3282                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          116                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          432                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1479                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  65                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          497                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1544                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          103                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          197                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          117                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          116                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          166                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           83                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          497                       # number of overall misses
system.l2.overall_misses::total                  1544                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4427886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     15457103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2115664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     29942477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2207473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17071025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2188922                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     17618113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2106560                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17297473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2293482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     25006343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4065077                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     12510647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3688220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     65995513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       223991978                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      9835266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9835266                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4427886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     15457103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2115664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     29942477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2207473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17071025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2188922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     17618113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2106560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17297473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2293482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     25006343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4065077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     12510647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3688220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     75830779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        233827244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4427886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     15457103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2115664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     29942477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2207473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17071025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2188922                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     17618113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2106560                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17297473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2293482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     25006343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4065077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     12510647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3688220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     75830779                       # number of overall miss cycles
system.l2.overall_miss_latency::total       233827244                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4753                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1653                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1653                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                73                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          746                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4826                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          746                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4826                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.257500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.264075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.231237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.235294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.322957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.212821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.404873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.311172                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.955882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890411                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.231237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.236842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.322957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.211735                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.437885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.319934                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.231237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.236842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.322957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.211735                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.437885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.319934                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152685.724138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150068.961165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151118.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151992.269036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 157676.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149745.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156351.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150582.162393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150468.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149116.146552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152898.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150640.620482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156349.115385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150730.686747                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147528.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152767.391204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151448.260987                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 151311.784615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151311.784615                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152685.724138                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150068.961165                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151118.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151992.269036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 157676.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149745.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156351.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150582.162393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150468.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149116.146552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152898.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150640.620482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156349.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150730.686747                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147528.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152577.020121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151442.515544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152685.724138                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150068.961165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151118.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151992.269036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 157676.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149745.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156351.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150582.162393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150468.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149116.146552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152898.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150640.620482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156349.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150730.686747                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147528.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152577.020121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151442.515544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  787                       # number of writebacks
system.l2.writebacks::total                       787                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1479                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             65                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1544                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2737297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9455761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1299633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18471153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1393275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10435173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1374762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10806715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1292778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10547475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1421289                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     15331853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2551706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      7679998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2232307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     40842532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    137873707                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      6051463                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6051463                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2737297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9455761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1299633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     18471153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1393275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10435173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1374762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10806715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1292778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10547475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1421289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     15331853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2551706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      7679998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2232307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     46893995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143925170                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2737297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9455761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1299633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     18471153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1393275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10435173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1374762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10806715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1292778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10547475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1421289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     15331853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2551706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      7679998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2232307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     46893995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143925170                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.264075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.231237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.235294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.322957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.212821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.404873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.311172                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.955882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890411                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.231237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.236842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.322957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.211735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.437885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.319934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.231237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.236842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.322957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.211735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.437885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.319934                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94389.551724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91803.504854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92830.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93762.197970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 99519.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91536.605263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98197.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92365.085470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92341.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90926.508621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94752.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92360.560241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98142.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92530.096386                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89292.280000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94542.898148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93220.897228                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 93099.430769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93099.430769                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94389.551724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91803.504854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92830.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93762.197970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 99519.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91536.605263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98197.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92365.085470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92341.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90926.508621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94752.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92360.560241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98142.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92530.096386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89292.280000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94354.114688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93215.783679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94389.551724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91803.504854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92830.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93762.197970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 99519.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91536.605263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98197.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92365.085470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92341.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90926.508621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94752.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92360.560241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98142.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92530.096386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89292.280000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94354.114688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93215.783679                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.325190                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133118                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1482476.517787                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.325190                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038983                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.800201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125154                       # number of overall hits
system.cpu0.icache.overall_hits::total         125154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5890624                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5890624                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5890624                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5890624                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5890624                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5890624                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125193                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000312                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151041.641026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151041.641026                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151041.641026                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151041.641026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151041.641026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151041.641026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4883256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4883256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4883256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4883256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4883256                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4883256                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157524.387097                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157524.387097                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157524.387097                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157524.387097                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157524.387097                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157524.387097                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   403                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322805                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              171961.767830                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.483529                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.516471                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.560483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.439517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        85093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          85093                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155647                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155647                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155647                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1249                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1249                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1265                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1265                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    136677550                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    136677550                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266926                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    137944476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    137944476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    137944476                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    137944476                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156912                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156912                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156912                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014466                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008062                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008062                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008062                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008062                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109429.583667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109429.583667                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79182.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79182.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109047.016601                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109047.016601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109047.016601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109047.016601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu0.dcache.writebacks::total               94                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          862                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          400                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          403                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     36241727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     36241727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     36434027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     36434027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     36434027                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     36434027                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002568                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002568                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90604.317500                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90604.317500                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90407.014888                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90407.014888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90407.014888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90407.014888                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.385053                       # Cycle average of tags in use
system.cpu1.icache.total_refs               769307033                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1381161.639138                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.385053                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021450                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891643                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122316                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122316                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122316                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122316                       # number of overall hits
system.cpu1.icache.overall_hits::total         122316                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2810653                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2810653                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2810653                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2810653                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2810653                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2810653                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122333                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122333                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165332.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165332.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165332.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165332.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165332.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165332.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2308846                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2308846                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2308846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2308846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2308846                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2308846                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164917.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164917.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164917.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164917.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164917.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164917.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   746                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289563735                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1002                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              288985.763473                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   100.789351                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   155.210649                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.393708                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.606292                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       313250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         313250                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       171032                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        171032                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           84                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       484282                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          484282                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       484282                       # number of overall hits
system.cpu1.dcache.overall_hits::total         484282                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2639                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2639                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2639                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    270927781                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    270927781                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    270927781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    270927781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    270927781                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    270927781                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       315889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       315889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       171032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       171032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       486921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       486921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       486921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       486921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008354                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005420                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102663.046987                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102663.046987                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102663.046987                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102663.046987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102663.046987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102663.046987                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          181                       # number of writebacks
system.cpu1.dcache.writebacks::total              181                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1893                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1893                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          746                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          746                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     69816344                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     69816344                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     69816344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     69816344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     69816344                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     69816344                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001532                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001532                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001532                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001532                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93587.592493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93587.592493                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93587.592493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93587.592493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93587.592493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93587.592493                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.772515                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750707927                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1513524.046371                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.772515                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022071                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794507                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124197                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124197                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124197                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124197                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124197                       # number of overall hits
system.cpu2.icache.overall_hits::total         124197                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2914286                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2914286                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2914286                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2914286                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2914286                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2914286                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124216                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124216                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124216                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124216                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124216                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124216                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153383.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153383.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153383.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153383.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153383.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153383.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2383723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2383723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2383723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2383723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2383723                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2383723                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170265.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170265.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170265.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170265.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170265.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170265.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   493                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118290501                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              157931.242991                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   160.851541                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    95.148459                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.628326                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.371674                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86120                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86120                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71987                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71987                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       158107                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          158107                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       158107                       # number of overall hits
system.cpu2.dcache.overall_hits::total         158107                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1758                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1758                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    188271767                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    188271767                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7237582                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7237582                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    195509349                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    195509349                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    195509349                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    195509349                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       159865                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       159865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       159865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       159865                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019246                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019246                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010997                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010997                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010997                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010997                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111403.412426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111403.412426                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 106435.029412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106435.029412                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111211.233788                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111211.233788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111211.233788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111211.233788                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          213                       # number of writebacks
system.cpu2.dcache.writebacks::total              213                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     44128707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     44128707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     44128707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     44128707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     44128707                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     44128707                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003084                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003084                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003084                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003084                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89510.561866                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89510.561866                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89510.561866                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89510.561866                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89510.561866                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89510.561866                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.772702                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707889                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.969758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.772702                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022072                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       124159                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         124159                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       124159                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          124159                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       124159                       # number of overall hits
system.cpu3.icache.overall_hits::total         124159                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2946741                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2946741                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2946741                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2946741                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2946741                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2946741                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       124178                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       124178                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       124178                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       124178                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       124178                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       124178                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155091.631579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155091.631579                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155091.631579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155091.631579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155091.631579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155091.631579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2345885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2345885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2345885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2345885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2345885                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2345885                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167563.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 167563.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 167563.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 167563.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 167563.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 167563.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   494                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118290441                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              157720.588000                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.844571                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.155429                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.628299                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.371701                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        86076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          86076                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71972                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71972                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          167                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       158048                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          158048                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       158048                       # number of overall hits
system.cpu3.dcache.overall_hits::total         158048                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1692                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1692                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1760                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    190076112                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    190076112                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6864772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6864772                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    196940884                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    196940884                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    196940884                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    196940884                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72040                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72040                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159808                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159808                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159808                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159808                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019278                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000944                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000944                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011013                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011013                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011013                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011013                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112338.127660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112338.127660                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 100952.529412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100952.529412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111898.229545                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111898.229545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111898.229545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111898.229545                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu3.dcache.writebacks::total              212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1198                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1266                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          494                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          494                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          494                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     44342401                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     44342401                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     44342401                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     44342401                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     44342401                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     44342401                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003091                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003091                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003091                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003091                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89761.945344                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89761.945344                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89761.945344                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89761.945344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89761.945344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89761.945344                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.773070                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750707852                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1513523.895161                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.773070                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022072                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124122                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124122                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124122                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124122                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124122                       # number of overall hits
system.cpu4.icache.overall_hits::total         124122                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2909919                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2909919                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2909919                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2909919                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2909919                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2909919                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124141                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124141                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124141                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124141                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124141                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124141                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000153                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153153.631579                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153153.631579                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153153.631579                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153153.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153153.631579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153153.631579                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2296374                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2296374                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2296374                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2296374                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2296374                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2296374                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164026.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164026.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164026.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164026.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164026.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164026.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   493                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               118290408                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              157931.118825                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.830895                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.169105                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.628246                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.371754                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86066                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86066                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71948                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71948                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          168                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          164                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       158014                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          158014                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       158014                       # number of overall hits
system.cpu4.dcache.overall_hits::total         158014                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1690                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1758                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1758                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    191026904                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    191026904                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6645540                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6645540                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    197672444                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    197672444                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    197672444                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    197672444                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72016                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72016                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       159772                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       159772                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       159772                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       159772                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019258                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019258                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000944                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000944                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011003                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011003                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011003                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011003                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113033.671006                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113033.671006                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 97728.529412                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 97728.529412                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112441.663254                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112441.663254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112441.663254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112441.663254                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          209                       # number of writebacks
system.cpu4.dcache.writebacks::total              209                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1197                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1265                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1265                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          493                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          493                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     44624582                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     44624582                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     44624582                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     44624582                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     44624582                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     44624582                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005618                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003086                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003086                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003086                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003086                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90516.393509                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90516.393509                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90516.393509                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90516.393509                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90516.393509                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90516.393509                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               540.000024                       # Cycle average of tags in use
system.cpu5.icache.total_refs               647141785                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1196195.536044                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.000024                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.022436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.865385                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124713                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124713                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124713                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124713                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124713                       # number of overall hits
system.cpu5.icache.overall_hits::total         124713                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2775254                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2775254                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2775254                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2775254                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2775254                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2775254                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124730                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124730                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124730                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124730                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 163250.235294                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 163250.235294                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 163250.235294                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 163250.235294                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 163250.235294                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 163250.235294                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2433293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2433293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2433293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2433293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2433293                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2433293                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162219.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162219.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162219.533333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162219.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162219.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162219.533333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   514                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151390115                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   770                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              196610.538961                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   132.042330                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   123.957670                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.515790                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.484210                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       177918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         177918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35409                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35409                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       213327                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          213327                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       213327                       # number of overall hits
system.cpu5.dcache.overall_hits::total         213327                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1787                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1787                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1787                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1787                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1787                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    185344942                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    185344942                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    185344942                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    185344942                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    185344942                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    185344942                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       179705                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       179705                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35409                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35409                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       215114                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       215114                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       215114                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       215114                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009944                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009944                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008307                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008307                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008307                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008307                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 103718.490207                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 103718.490207                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 103718.490207                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 103718.490207                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 103718.490207                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 103718.490207                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu5.dcache.writebacks::total               75                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1273                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1273                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1273                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1273                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1273                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          514                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49662655                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49662655                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     49662655                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     49662655                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     49662655                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     49662655                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002389                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002389                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002389                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002389                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96619.951362                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96619.951362                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96619.951362                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96619.951362                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96619.951362                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96619.951362                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               467.060599                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753575108                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1560196.910973                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.060599                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019328                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.748495                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125767                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125767                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125767                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125767                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125767                       # number of overall hits
system.cpu6.icache.overall_hits::total         125767                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.cpu6.icache.overall_misses::total           36                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5660473                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5660473                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5660473                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5660473                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5660473                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5660473                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125803                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125803                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125803                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125803                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125803                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125803                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000286                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000286                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157235.361111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157235.361111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157235.361111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157235.361111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157235.361111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157235.361111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4481948                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4481948                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4481948                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4481948                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4481948                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4481948                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160069.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160069.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160069.571429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160069.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160069.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160069.571429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420830                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169120.293663                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.541750                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.458250                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552897                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447103                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98454                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98454                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72284                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72284                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170738                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170738                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170738                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170738                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1003                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1003                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     96488797                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     96488797                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       565382                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       565382                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     97054179                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     97054179                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     97054179                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     97054179                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72291                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72291                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171748                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171748                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171748                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171748                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010085                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010085                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96200.196411                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96200.196411                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80768.857143                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80768.857143                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96093.246535                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96093.246535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96093.246535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96093.246535                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu6.dcache.writebacks::total               96                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          613                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          613                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          618                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          618                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          390                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          392                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          392                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     33538871                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33538871                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     33667071                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     33667071                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     33667071                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     33667071                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 85997.105128                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 85997.105128                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 85885.385204                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 85885.385204                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 85885.385204                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 85885.385204                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               508.417386                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753891918                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1461030.848837                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.417386                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.029515                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.814771                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       120781                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         120781                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       120781                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          120781                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       120781                       # number of overall hits
system.cpu7.icache.overall_hits::total         120781                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.cpu7.icache.overall_misses::total           31                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4780695                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4780695                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4780695                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4780695                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4780695                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4780695                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       120812                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       120812                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       120812                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       120812                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       120812                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       120812                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000257                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000257                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 154215.967742                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 154215.967742                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 154215.967742                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 154215.967742                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 154215.967742                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 154215.967742                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4063096                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4063096                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4063096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4063096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4063096                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4063096                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156272.923077                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156272.923077                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156272.923077                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156272.923077                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156272.923077                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156272.923077                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1135                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125626822                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1391                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              90314.034508                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   189.832941                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    66.167059                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.741535                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.258465                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        91530                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          91530                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        73411                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         73411                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          155                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          148                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       164941                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          164941                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       164941                       # number of overall hits
system.cpu7.dcache.overall_hits::total         164941                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2527                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2527                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          494                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3021                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3021                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3021                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3021                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    310468050                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    310468050                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     87859438                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     87859438                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    398327488                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    398327488                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    398327488                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    398327488                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        94057                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        94057                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        73905                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        73905                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       167962                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       167962                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       167962                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       167962                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026867                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026867                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006684                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006684                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017986                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017986                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017986                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017986                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 122860.328453                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 122860.328453                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 177853.113360                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 177853.113360                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 131852.859318                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 131852.859318                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 131852.859318                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 131852.859318                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          573                       # number of writebacks
system.cpu7.dcache.writebacks::total              573                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1460                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          426                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1886                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1886                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1886                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1886                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1067                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           68                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1135                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1135                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1135                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    112919518                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    112919518                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10640625                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10640625                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    123560143                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    123560143                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    123560143                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    123560143                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011344                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011344                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000920                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000920                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006757                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006757                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006757                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006757                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105828.976570                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 105828.976570                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 156479.779412                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 156479.779412                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 108863.562115                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 108863.562115                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 108863.562115                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 108863.562115                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
