REG(v0,		32, 0, NULL)
REG(v1,		32, 1, NULL)
REG(v2,		32, 2, NULL)
REG(v3,		32, 3, NULL)
REG(v4,		32, 4, NULL)
REG(v5,		32, 5, NULL)
REG(v6,		32, 6, NULL)
REG(v7,		32, 7, NULL)
REG(v8,		32, 8, NULL)
REG(v9,		32, 9, NULL)
REG(v10,	32, 10, NULL)
REG(v11,	32, 11, NULL)
REG(v12,	32, 12, NULL)
REG(v13,	32, 13, NULL)
REG(v14,	32, 14, NULL)
REG(v15,	32, 15, NULL)
REG(v16,	32, 16, NULL)
REG(v17,	32, 17, NULL)
REG(v18,	32, 18, NULL)
REG(v19,	32, 19, NULL)
REG(v20,	32, 20, NULL)
REG(v21,	32, 21, NULL)
REG(v22,	32, 22, NULL)
REG(v23,	32, 23, NULL)
REG(v24,	32, 24, NULL)
REG(v25,	32, 25, NULL)
REG(v26,	32, 26, NULL)
REG(v27,	32, 27, NULL)
REG(v28,	32, 28, NULL)
REG(v29,	32, 29, NULL)
REG(v30,	32, 30, NULL)
REG(v31,	32, 31, NULL)
REG(v32,	32, 32, NULL)
REG(v33,	32, 33, NULL)
REG(v34,	32, 34, NULL)
REG(v35,	32, 35, NULL)
REG(v36,	32, 36, NULL)
REG(v37,	32, 37, NULL)
REG(v38,	32, 38, NULL)
REG(v39,	32, 39, NULL)
REG(v40,	32, 40, NULL)
REG(v41,	32, 41, NULL)
REG(v42,	32, 42, NULL)
REG(v43,	32, 43, NULL)
REG(v44,	32, 44, NULL)
REG(v45,	32, 45, NULL)
REG(v46,	32, 46, NULL)
REG(v47,	32, 47, NULL)
REG(v48,	32, 48, NULL)
REG(v49,	32, 49, NULL)
REG(v50,	32, 50, NULL)
REG(v51,	32, 51, NULL)
REG(v52,	32, 52, NULL)
REG(v53,	32, 53, NULL)
REG(v54,	32, 54, NULL)
REG(v55,	32, 55, NULL)
REG(v56,	32, 56, NULL)
REG(v57,	32, 57, NULL)
REG(v58,	32, 58, NULL)
REG(v59,	32, 59, NULL)
REG(v60,	32, 60, NULL)
REG(v61,	32, 61, NULL)
REG(v62,	32, 62, NULL)
REG(v63,	32, 63, NULL)
REG(v64,	32, 64, NULL)
REG(v65,	32, 65, NULL)
REG(v66,	32, 66, NULL)
REG(v67,	32, 67, NULL)
REG(v68,	32, 68, NULL)
REG(v69,	32, 69, NULL)
REG(v70,	32, 70, NULL)
REG(v71,	32, 71, NULL)
REG(v72,	32, 72, NULL)
REG(v73,	32, 73, NULL)
REG(v74,	32, 74, NULL)
REG(v75,	32, 75, NULL)
REG(v76,	32, 76, NULL)
REG(v77,	32, 77, NULL)
REG(v78,	32, 78, NULL)
REG(v79,	32, 79, NULL)
REG(v80,	32, 80, NULL)
REG(v81,	32, 81, NULL)
REG(v82,	32, 82, NULL)
REG(v83,	32, 83, NULL)
REG(v84,	32, 84, NULL)
REG(v85,	32, 85, NULL)
REG(v86,	32, 86, NULL)
REG(v87,	32, 87, NULL)
REG(v88,	32, 88, NULL)
REG(v89,	32, 89, NULL)
REG(v90,	32, 90, NULL)
REG(v91,	32, 91, NULL)
REG(v92,	32, 92, NULL)
REG(v93,	32, 93, NULL)
REG(v94,	32, 94, NULL)
REG(v95,	32, 95, NULL)
REG(v96,	32, 96, NULL)
REG(v97,	32, 97, NULL)
REG(v98,	32, 98, NULL)
REG(v99,	32, 99, NULL)
REG(v100,	32, 100, NULL)
REG(v101,	32, 101, NULL)
REG(v102,	32, 102, NULL)
REG(v103,	32, 103, NULL)
REG(v104,	32, 104, NULL)
REG(v105,	32, 105, NULL)
REG(v106,	32, 106, NULL)
REG(v107,	32, 107, NULL)
REG(v108,	32, 108, NULL)
REG(v109,	32, 109, NULL)
REG(v110,	32, 110, NULL)
REG(v111,	32, 111, NULL)
REG(v112,	32, 112, NULL)
REG(v113,	32, 113, NULL)
REG(v114,	32, 114, NULL)
REG(v115,	32, 115, NULL)
REG(v116,	32, 116, NULL)
REG(v117,	32, 117, NULL)
REG(v118,	32, 118, NULL)
REG(v119,	32, 119, NULL)
REG(v120,	32, 120, NULL)
REG(v121,	32, 121, NULL)
REG(v122,	32, 122, NULL)
REG(v123,	32, 123, NULL)
REG(v124,	32, 124, NULL)
REG(v125,	32, 125, NULL)
REG(v126,	32, 126, NULL)
REG(v127,	32, 127, NULL)
REG(v128,	32, 128, NULL)
REG(v129,	32, 129, NULL)
REG(v130,	32, 130, NULL)
REG(v131,	32, 131, NULL)
REG(v132,	32, 132, NULL)
REG(v133,	32, 133, NULL)
REG(v134,	32, 134, NULL)
REG(v135,	32, 135, NULL)
REG(v136,	32, 136, NULL)
REG(v137,	32, 137, NULL)
REG(v138,	32, 138, NULL)
REG(v139,	32, 139, NULL)
REG(v140,	32, 140, NULL)
REG(v141,	32, 141, NULL)
REG(v142,	32, 142, NULL)
REG(v143,	32, 143, NULL)
REG(v144,	32, 144, NULL)
REG(v145,	32, 145, NULL)
REG(v146,	32, 146, NULL)
REG(v147,	32, 147, NULL)
REG(v148,	32, 148, NULL)
REG(v149,	32, 149, NULL)
REG(v150,	32, 150, NULL)
REG(v151,	32, 151, NULL)
REG(v152,	32, 152, NULL)
REG(v153,	32, 153, NULL)
REG(v154,	32, 154, NULL)
REG(v155,	32, 155, NULL)
REG(v156,	32, 156, NULL)
REG(v157,	32, 157, NULL)
REG(v158,	32, 158, NULL)
REG(v159,	32, 159, NULL)
REG(v160,	32, 160, NULL)
REG(v161,	32, 161, NULL)
REG(v162,	32, 162, NULL)
REG(v163,	32, 163, NULL)
REG(v164,	32, 164, NULL)
REG(v165,	32, 165, NULL)
REG(v166,	32, 166, NULL)
REG(v167,	32, 167, NULL)
REG(v168,	32, 168, NULL)
REG(v169,	32, 169, NULL)
REG(v170,	32, 170, NULL)
REG(v171,	32, 171, NULL)
REG(v172,	32, 172, NULL)
REG(v173,	32, 173, NULL)
REG(v174,	32, 174, NULL)
REG(v175,	32, 175, NULL)
REG(v176,	32, 176, NULL)
REG(v177,	32, 177, NULL)
REG(v178,	32, 178, NULL)
REG(v179,	32, 179, NULL)
REG(v180,	32, 180, NULL)
REG(v181,	32, 181, NULL)
REG(v182,	32, 182, NULL)
REG(v183,	32, 183, NULL)
REG(v184,	32, 184, NULL)
REG(v185,	32, 185, NULL)
REG(v186,	32, 186, NULL)
REG(v187,	32, 187, NULL)
REG(v188,	32, 188, NULL)
REG(v189,	32, 189, NULL)
REG(v190,	32, 190, NULL)
REG(v191,	32, 191, NULL)
REG(v192,	32, 192, NULL)
REG(v193,	32, 193, NULL)
REG(v194,	32, 194, NULL)
REG(v195,	32, 195, NULL)
REG(v196,	32, 196, NULL)
REG(v197,	32, 197, NULL)
REG(v198,	32, 198, NULL)
REG(v199,	32, 199, NULL)
REG(v200,	32, 200, NULL)
REG(v201,	32, 201, NULL)
REG(v202,	32, 202, NULL)
REG(v203,	32, 203, NULL)
REG(v204,	32, 204, NULL)
REG(v205,	32, 205, NULL)
REG(v206,	32, 206, NULL)
REG(v207,	32, 207, NULL)
REG(v208,	32, 208, NULL)
REG(v209,	32, 209, NULL)
REG(v210,	32, 210, NULL)
REG(v211,	32, 211, NULL)
REG(v212,	32, 212, NULL)
REG(v213,	32, 213, NULL)
REG(v214,	32, 214, NULL)
REG(v215,	32, 215, NULL)
REG(v216,	32, 216, NULL)
REG(v217,	32, 217, NULL)
REG(v218,	32, 218, NULL)
REG(v219,	32, 219, NULL)
REG(v220,	32, 220, NULL)
REG(v221,	32, 221, NULL)
REG(v222,	32, 222, NULL)
REG(v223,	32, 223, NULL)
REG(v224,	32, 224, NULL)
REG(v225,	32, 225, NULL)
REG(v226,	32, 226, NULL)
REG(v227,	32, 227, NULL)
REG(v228,	32, 228, NULL)
REG(v229,	32, 229, NULL)
REG(v230,	32, 230, NULL)
REG(v231,	32, 231, NULL)
REG(v232,	32, 232, NULL)
REG(v233,	32, 233, NULL)
REG(v234,	32, 234, NULL)
REG(v235,	32, 235, NULL)
REG(v236,	32, 236, NULL)
REG(v237,	32, 237, NULL)
REG(v238,	32, 238, NULL)
REG(v239,	32, 239, NULL)
REG(v240,	32, 240, NULL)
REG(v241,	32, 241, NULL)
REG(v242,	32, 242, NULL)
REG(v243,	32, 243, NULL)
REG(v244,	32, 244, NULL)
REG(v245,	32, 245, NULL)
REG(v246,	32, 246, NULL)
REG(v247,	32, 247, NULL)
REG(v248,	32, 248, NULL)
REG(v249,	32, 249, NULL)
REG(v250,	32, 250, NULL)
REG(v251,	32, 251, NULL)
REG(v252,	32, 252, NULL)
REG(v253,	32, 253, NULL)
REG(v254,	32, 254, NULL)
REG(v255,	32, 255, NULL)
