`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: ACCESS Inc.
// Engineer: Noel A. Rios
// 
// Create Date:    11:07:50 07/04/2022 
// Design Name: 
// Module Name:    Delay_test 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module Delay_test(

    input CLK,
	// input [8:0] data,
    output reg LED1,
    output reg LED2,
    output reg LED3,
    output reg LED4,
    output [7:0] SEG,
	 output SCL,
	 inout SDA,
	 output [3:0] DIGIT,
	 input rst_n
    	 );

reg LED_status=0;
reg [4:0] LED_pos=0;
reg [8:0] units=0;
reg [8:0] tens=0;
reg [8:0] hundreds=0;
reg [8:0] thousands=0;
reg [8:0] decimal=0;
reg [8:0] number1;
reg [8:0] number2;
reg [8:0] remainder;
wire [15:0] data;


reg [15:0] result;
reg [1:0] timer2_flag;
reg [26:0] timer2_reg;

display_7_seg display(.CLK (CLK), 
		.units (units), .tens (tens), .hundreds (hundreds),.thousands(thousands),
		.SEG (SEG), .DIGIT (DIGIT));

I2C_master I2C(.CLK(CLK),.SDA(SDA),.SCL(SCL),.data(data)); 


task timer2;
 begin
 timer2_flag<=0;
 timer2_reg=timer2_reg+26'd1;
 if(timer2_reg==26'd50000000)
 begin
 timer2_reg=0;
 timer2_flag<=1;
 end

 end
 endtask


always@(posedge CLK)
begin

//	number1=70;
//	number2=8;
	
//	result=number1/number2;
//	remainder=(number1 % number2)*10;
//	decimal=remainder/number2;
	
//	result<=10'd111;  //data;
	
	
	result=data;
	
//	result=result>>8;
	
	result=result & 16'h00FF;
	
//	hundreds=(result/8'd100)%8'd10;
//	tens=(result/8'd10)%8'd10; 
//	units=(result%8'd10);

				
	hundreds=(result/10)%10; 
	tens=(result%10);
	units=decimal;

	
//	hundreds=3;
//	tens=2;
//	units=7;
	
	thousands=0;
	
	
	
	//	delay<=delay+ 32'd1;
	//	if(delay==32'd50000000)	
		timer2();
		if(timer2_flag==1)
		begin
			case(LED_pos)
			4'd0:	
			begin
				//LED_status=~LED_status;
				LED1<=LED_status;
				LED_pos<=1;
				end
			4'd1:	
			begin
				//LED_status=~LED_status;
				LED2<=LED_status;
				LED_pos<=2;
				end
			4'd2:	
			begin
				//LED_status=~LED_status;
				LED3<=LED_status;
				LED_pos<=3;
				end
			4'd3:	
			begin
				//LED_status=~LED_status;
				LED4<=LED_status;
				LED_pos<=4;
				end
			4'd4:
				begin
				LED_status=~LED_status;
				LED_pos<=0;
				end
			
			endcase 
			
			end
			
end

endmodule
