Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 28 17:12:36 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequencer_timing_summary_routed.rpt -pb sequencer_timing_summary_routed.pb -rpx sequencer_timing_summary_routed.rpx -warn_on_violation
| Design       : sequencer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: second_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.879        0.000                      0                   53        0.253        0.000                      0                   53        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys.clk.pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys.clk.pin         5.879        0.000                      0                   53        0.253        0.000                      0                   53        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys.clk.pin
  To Clock:  sys.clk.pin

Setup :            0  Failing Endpoints,  Worst Slack        5.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.779%)  route 3.196ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          1.212     9.119    count[25]_i_8_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.243 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.243    p_1_in[1]
    SLICE_X58Y36         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.029    15.122    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.890ns (21.818%)  route 3.189ns (78.182%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          1.205     9.111    count[25]_i_8_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.235 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.235    p_1_in[2]
    SLICE_X58Y36         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.031    15.124    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.890ns (21.978%)  route 3.159ns (78.022%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          1.175     9.082    count[25]_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.206 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.206    p_1_in[8]
    SLICE_X60Y37         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.077    15.171    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.675%)  route 3.035ns (77.325%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          1.051     8.957    count[25]_i_8_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.124     9.081 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.081    p_1_in[23]
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.031    15.128    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.704ns (20.465%)  route 2.736ns (79.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  count_reg[23]/Q
                         net (fo=3, routed)           1.026     6.639    count[23]
    SLICE_X58Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  count[25]_i_5/O
                         net (fo=1, routed)           0.829     7.592    count[25]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.716 r  count[25]_i_1/O
                         net (fo=27, routed)          0.882     8.597    second_clk
    SLICE_X58Y38         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X58Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.777%)  route 3.017ns (77.223%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          1.033     8.940    count[25]_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.064 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.064    p_1_in[0]
    SLICE_X60Y37         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)        0.081    15.175    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.704ns (21.599%)  route 2.555ns (78.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  count_reg[23]/Q
                         net (fo=3, routed)           1.026     6.639    count[23]
    SLICE_X58Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  count[25]_i_5/O
                         net (fo=1, routed)           0.829     7.592    count[25]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.716 r  count[25]_i_1/O
                         net (fo=27, routed)          0.701     8.417    second_clk
    SLICE_X60Y40         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.572    count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.704ns (21.599%)  route 2.555ns (78.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  count_reg[23]/Q
                         net (fo=3, routed)           1.026     6.639    count[23]
    SLICE_X58Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.763 r  count[25]_i_5/O
                         net (fo=1, routed)           0.829     7.592    count[25]_i_5_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.716 r  count[25]_i_1/O
                         net (fo=27, routed)          0.701     8.417    second_clk
    SLICE_X60Y40         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.572    count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.890ns (23.034%)  route 2.974ns (76.966%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          0.990     8.896    count[25]_i_8_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.020 r  count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.020    p_1_in[13]
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X60Y39         FDRE (Setup_fdre_C_D)        0.077    15.198    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.890ns (23.051%)  route 2.971ns (76.949%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  count_reg[13]/Q
                         net (fo=2, routed)           0.808     6.483    count[13]
    SLICE_X60Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.607 r  count[25]_i_6/O
                         net (fo=2, routed)           1.176     7.783    count[25]_i_6_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.907 r  count[25]_i_8/O
                         net (fo=26, routed)          0.987     8.893    count[25]_i_8_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.017 r  count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.017    p_1_in[14]
    SLICE_X60Y39         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X60Y39         FDRE (Setup_fdre_C_D)        0.081    15.202    count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.458%)  route 0.175ns (48.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.175     1.793    count[24]
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.838    p_1_in[20]
    SLICE_X58Y40         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.092     1.584    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.316%)  route 0.176ns (48.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.176     1.794    count[24]
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.839    p_1_in[19]
    SLICE_X58Y40         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.091     1.583    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 second_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  second_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  second_clk_reg/Q
                         net (fo=3, routed)           0.175     1.808    second_clk_reg_n_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  second_clk_i_1/O
                         net (fo=1, routed)           0.000     1.853    second_clk_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  second_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  second_clk_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.120     1.589    second_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.140%)  route 0.209ns (52.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[25]/Q
                         net (fo=28, routed)          0.209     1.826    count[25]
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  count[25]_i_2/O
                         net (fo=1, routed)           0.000     1.871    p_1_in[25]
    SLICE_X58Y41         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.092     1.568    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.803%)  route 0.211ns (53.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[25]/Q
                         net (fo=28, routed)          0.211     1.829    count[25]
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.874 r  count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.874    p_1_in[24]
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.092     1.568    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.871    count[0]
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.916 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    p_1_in[0]
    SLICE_X60Y37         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.121     1.595    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.039%)  route 0.256ns (57.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.256     1.874    count[24]
    SLICE_X58Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.919 r  count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.919    p_1_in[16]
    SLICE_X58Y39         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.092     1.583    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.944%)  route 0.257ns (58.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.257     1.875    count[24]
    SLICE_X58Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.920 r  count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_1_in[15]
    SLICE_X58Y39         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.091     1.582    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.568%)  route 0.261ns (58.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.261     1.879    count[24]
    SLICE_X58Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.924 r  count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.924    p_1_in[22]
    SLICE_X58Y40         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.092     1.584    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  count_reg[24]/Q
                         net (fo=28, routed)          0.257     1.874    count[24]
    SLICE_X58Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.919 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.919    p_1_in[23]
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.092     1.568    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys.clk.pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y37   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y38   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y38   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y39   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y39   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y40   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y38   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y38   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y39   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y39   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y38   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y38   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y38   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y39   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y39   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.520ns (61.469%)  route 2.833ns (38.531%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.713     1.191    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.327     1.518 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.120     3.638    Cth_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     7.353 r  Cth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.353    Cth[0]
    W7                                                                r  Cth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.538ns (62.766%)  route 2.692ns (37.234%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.713     1.191    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.327     1.518 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.979     3.497    Cth_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         3.733     7.230 r  Cth_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.230    Cth[1]
    W6                                                                r  Cth[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.544ns (64.134%)  route 2.541ns (35.866%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.713     1.191    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.327     1.518 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.828     3.346    Cth_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         3.739     7.085 r  Cth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.085    Cth[2]
    U8                                                                r  Cth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 4.283ns (61.079%)  route 2.729ns (38.921%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.713     1.191    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     1.492 r  Cth_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.016     3.508    Cth_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.013 r  Cth_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.013    Cth[5]
    V5                                                                r  Cth[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.299ns (62.408%)  route 2.589ns (37.592%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.713     1.191    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     1.492 r  Cth_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.876     3.368    Cth_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.888 r  Cth_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.888    Cth[4]
    U5                                                                r  Cth[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 4.178ns (61.944%)  route 2.567ns (38.056%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.882     1.400    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  Cth_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.685     3.209    Cth_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.744 r  Cth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.744    Cth[3]
    V8                                                                r  Cth[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 En
                            (input port)
  Destination:            FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.883ns  (logic 1.603ns (32.827%)  route 3.280ns (67.173%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  En (IN)
                         net (fo=0)                   0.000     0.000    En
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  En_IBUF_inst/O
                         net (fo=2, routed)           3.280     4.733    En_IBUF
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.150     4.883 r  FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     4.883    NS[1]
    SLICE_X60Y21         FDCE                                         r  FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 En
                            (input port)
  Destination:            FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 1.577ns (32.467%)  route 3.280ns (67.533%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  En (IN)
                         net (fo=0)                   0.000     0.000    En
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  En_IBUF_inst/O
                         net (fo=2, routed)           3.280     4.733    En_IBUF
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.857 r  FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     4.857    NS[0]
    SLICE_X60Y21         FDCE                                         r  FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_sequential_PS_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 1.451ns (33.405%)  route 2.893ns (66.595%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=2, routed)           2.893     4.344    RST_IBUF
    SLICE_X60Y21         FDCE                                         f  FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_sequential_PS_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 1.451ns (33.405%)  route 2.893ns (66.595%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RST_IBUF_inst/O
                         net (fo=2, routed)           2.893     4.344    RST_IBUF
    SLICE_X60Y21         FDCE                                         f  FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.243     0.407    PS[0]
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.044     0.451 r  FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.451    NS[1]
    SLICE_X60Y21         FDCE                                         r  FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.243     0.407    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.452    NS[0]
    SLICE_X60Y21         FDCE                                         r  FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_sequential_PS_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.561ns  (logic 0.219ns (14.057%)  route 1.341ns (85.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.341     1.561    RST_IBUF
    SLICE_X60Y21         FDCE                                         f  FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_sequential_PS_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.561ns  (logic 0.219ns (14.057%)  route 1.341ns (85.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RST_IBUF_inst/O
                         net (fo=2, routed)           1.341     1.561    RST_IBUF
    SLICE_X60Y21         FDCE                                         f  FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.483ns (76.558%)  route 0.454ns (23.442%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.122     0.270    PS[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.099     0.369 r  Cth_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.332     0.701    Cth_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.938 r  Cth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.938    Cth[3]
    V8                                                                r  Cth[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.430ns (68.345%)  route 0.662ns (31.655%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.245     0.409    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.454 r  Cth_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.417     0.871    Cth_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.092 r  Cth_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.092    Cth[4]
    U5                                                                r  Cth[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.415ns (66.415%)  route 0.715ns (33.585%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.245     0.409    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.454 r  Cth_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.470     0.924    Cth_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.130 r  Cth_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.130    Cth[5]
    V5                                                                r  Cth[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.510ns (70.134%)  route 0.643ns (29.866%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.245     0.409    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.044     0.453 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.398     0.851    Cth_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         1.302     2.153 r  Cth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.153    Cth[2]
    U8                                                                r  Cth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.504ns (67.996%)  route 0.708ns (32.004%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.245     0.409    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.044     0.453 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.463     0.916    Cth_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         1.296     2.212 r  Cth_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.212    Cth[1]
    W6                                                                r  Cth[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Cth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.486ns (66.071%)  route 0.763ns (33.929%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=5, routed)           0.245     0.409    PS[0]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.044     0.453 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.518     0.971    Cth_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.249 r  Cth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.249    Cth[0]
    W7                                                                r  Cth[0] (OUT)
  -------------------------------------------------------------------    -------------------





