

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Fri Mar 24 23:26:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      591|      591|  5.910 us|  5.910 us|  591|  591|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      589|      589|         3|          1|          1|   588|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    219|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    354|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_288_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln76_fu_391_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln79_1_fu_350_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln79_fu_448_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln82_1_fu_336_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln82_fu_494_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln85_fu_526_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln87_1_fu_565_p2       |         +|   0|  0|   7|           7|           7|
    |add_ln87_fu_472_p2         |         +|   0|  0|  14|           7|           7|
    |sub_ln87_1_fu_557_p2       |         -|   0|  0|   7|           7|           7|
    |sub_ln87_fu_427_p2         |         -|   0|  0|  14|           6|           6|
    |and_ln76_1_fu_318_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln76_fu_443_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln79_fu_488_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_282_p2        |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln79_fu_300_p2        |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln82_fu_312_p2        |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln85_fu_437_p2        |      icmp|   0|  0|   8|           3|           2|
    |or_ln79_1_fu_483_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_324_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln82_1_fu_505_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln82_fu_500_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_404_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln76_fu_397_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln79_1_fu_461_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln79_2_fu_356_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln79_fu_454_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln82_1_fu_518_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln82_2_fu_342_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln82_fu_510_p3      |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_306_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_478_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 219|         108|          86|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten201_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten201_load_1  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten223_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load       |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load_1     |   9|          2|    6|         12|
    |c_fu_116                                   |   9|          2|    2|          4|
    |f_fu_124                                   |   9|          2|    3|          6|
    |indvar_flatten201_fu_120                   |   9|          2|    8|         16|
    |indvar_flatten223_fu_128                   |   9|          2|   10|         20|
    |indvar_flatten_fu_112                      |   9|          2|    6|         12|
    |kh_fu_108                                  |   9|          2|    3|          6|
    |kw_fu_104                                  |   9|          2|    3|          6|
    |wt_blk_n_R                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 135|         30|   76|        152|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln87_reg_671                  |   7|   0|    7|          0|
    |and_ln76_1_reg_660                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_116                          |   2|   0|    2|          0|
    |f_fu_124                          |   3|   0|    3|          0|
    |icmp_ln79_reg_642                 |   1|   0|    1|          0|
    |icmp_ln82_reg_655                 |   1|   0|    1|          0|
    |indvar_flatten201_fu_120          |   8|   0|    8|          0|
    |indvar_flatten223_fu_128          |  10|   0|   10|          0|
    |indvar_flatten_fu_112             |   6|   0|    6|          0|
    |kh_fu_108                         |   3|   0|    3|          0|
    |kw_fu_104                         |   3|   0|    3|          0|
    |or_ln79_reg_666                   |   1|   0|    1|          0|
    |select_ln82_1_reg_682             |   3|   0|    3|          0|
    |select_ln82_reg_677               |   3|   0|    3|          0|
    |wt_addr_read_reg_686              |  16|   0|   16|          0|
    |xor_ln76_reg_650                  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|   74|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|m_axi_wt_AWVALID          |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWREADY          |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWADDR           |  out|   64|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWID             |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWLEN            |  out|   32|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWSIZE           |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWBURST          |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWLOCK           |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWCACHE          |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWPROT           |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWQOS            |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWREGION         |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWUSER           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WVALID           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WREADY           |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WDATA            |  out|   16|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WSTRB            |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WLAST            |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WID              |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WUSER            |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARVALID          |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARREADY          |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARADDR           |  out|   64|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARID             |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARLEN            |  out|   32|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARSIZE           |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARBURST          |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARLOCK           |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARCACHE          |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARPROT           |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARQOS            |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARREGION         |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARUSER           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RVALID           |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RREADY           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RDATA            |   in|   16|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RLAST            |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RID              |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RFIFONUM         |   in|   10|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RUSER            |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RRESP            |   in|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BVALID           |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BREADY           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BRESP            |   in|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BID              |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BUSER            |   in|    1|       m_axi|                                                                              wt|       pointer|
|sext_ln76                 |   in|   63|     ap_none|                                                                       sext_ln76|        scalar|
|conv_wt_buf_V_address0    |  out|    7|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_ce0         |  out|    1|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_we0         |  out|    1|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_d0          |  out|   16|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_1_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_1|         array|
|conv_wt_buf_V_1_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_1|         array|
|conv_wt_buf_V_1_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_1|         array|
|conv_wt_buf_V_1_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_1|         array|
|conv_wt_buf_V_2_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_2|         array|
|conv_wt_buf_V_2_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_2|         array|
|conv_wt_buf_V_2_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_2|         array|
|conv_wt_buf_V_2_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_2|         array|
|conv_wt_buf_V_3_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_3|         array|
|conv_wt_buf_V_3_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_3|         array|
|conv_wt_buf_V_3_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_3|         array|
|conv_wt_buf_V_3_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_3|         array|
|conv_wt_buf_V_4_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_4|         array|
|conv_wt_buf_V_4_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_4|         array|
|conv_wt_buf_V_4_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_4|         array|
|conv_wt_buf_V_4_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_4|         array|
|conv_wt_buf_V_5_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_5|         array|
|conv_wt_buf_V_5_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_5|         array|
|conv_wt_buf_V_5_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_5|         array|
|conv_wt_buf_V_5_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_5|         array|
|conv_wt_buf_V_6_address0  |  out|    7|   ap_memory|                                                                 conv_wt_buf_V_6|         array|
|conv_wt_buf_V_6_ce0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_6|         array|
|conv_wt_buf_V_6_we0       |  out|    1|   ap_memory|                                                                 conv_wt_buf_V_6|         array|
|conv_wt_buf_V_6_d0        |  out|   16|   ap_memory|                                                                 conv_wt_buf_V_6|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten201 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 11 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten223 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln76"   --->   Operation 13 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i63 %sext_ln76_read"   --->   Operation 14 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 1, void @empty_16, void @empty, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten223"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten201"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten223_load = load i10 %indvar_flatten223" [utils.cpp:76]   --->   Operation 24 'load' 'indvar_flatten223_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln76_cast" [utils.cpp:76]   --->   Operation 26 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten223_load, i10 588" [utils.cpp:76]   --->   Operation 28 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln76_1 = add i10 %indvar_flatten223_load, i10 1" [utils.cpp:76]   --->   Operation 29 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc33.i, void %BIAS.i.exitStub" [utils.cpp:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [utils.cpp:82]   --->   Operation 31 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten201_load_1 = load i8 %indvar_flatten201" [utils.cpp:79]   --->   Operation 32 'load' 'indvar_flatten201_load_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_eq  i8 %indvar_flatten201_load_1, i8 147" [utils.cpp:79]   --->   Operation 33 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 34 'xor' 'xor_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln82 = icmp_eq  i6 %indvar_flatten_load_1, i6 49" [utils.cpp:82]   --->   Operation 35 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln76)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln76_1 = and i1 %icmp_ln82, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 36 'and' 'and_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln79 = or i1 %and_ln76_1, i1 %icmp_ln79" [utils.cpp:79]   --->   Operation 37 'or' 'or_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [utils.cpp:82]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten201_load = load i8 %indvar_flatten201" [utils.cpp:79]   --->   Operation 39 'load' 'indvar_flatten201_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln82_1 = add i6 %indvar_flatten_load, i6 1" [utils.cpp:82]   --->   Operation 40 'add' 'add_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.18ns)   --->   "%select_ln82_2 = select i1 %or_ln79, i6 1, i6 %add_ln82_1" [utils.cpp:82]   --->   Operation 41 'select' 'select_ln82_2' <Predicate = (!icmp_ln76)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln79_1 = add i8 %indvar_flatten201_load, i8 1" [utils.cpp:79]   --->   Operation 42 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln79_2 = select i1 %icmp_ln79, i8 1, i8 %add_ln79_1" [utils.cpp:79]   --->   Operation 43 'select' 'select_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln85 = store i10 %add_ln76_1, i10 %indvar_flatten223" [utils.cpp:85]   --->   Operation 44 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %select_ln79_2, i8 %indvar_flatten201" [utils.cpp:85]   --->   Operation 45 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln85 = store i6 %select_ln82_2, i6 %indvar_flatten" [utils.cpp:85]   --->   Operation 46 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [utils.cpp:82]   --->   Operation 47 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [utils.cpp:79]   --->   Operation 48 'load' 'kh_load' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:76]   --->   Operation 49 'load' 'c_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [utils.cpp:76]   --->   Operation 50 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %f_load, i3 1" [utils.cpp:76]   --->   Operation 51 'add' 'add_ln76' <Predicate = (icmp_ln79)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln76 = select i1 %icmp_ln79, i2 0, i2 %c_load" [utils.cpp:76]   --->   Operation 52 'select' 'select_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.98ns)   --->   "%select_ln76_1 = select i1 %icmp_ln79, i3 %add_ln76, i3 %f_load" [utils.cpp:76]   --->   Operation 53 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %select_ln76_1" [utils.cpp:87]   --->   Operation 54 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln76_1, i2 0" [utils.cpp:87]   --->   Operation 55 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %tmp_8" [utils.cpp:87]   --->   Operation 56 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%sub_ln87 = sub i6 %zext_ln87_1, i6 %zext_ln87" [utils.cpp:87]   --->   Operation 57 'sub' 'sub_ln87' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i6 %sub_ln87" [utils.cpp:79]   --->   Operation 58 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln85 = icmp_eq  i3 %kw_load, i3 7" [utils.cpp:85]   --->   Operation 59 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%and_ln76 = and i1 %icmp_ln85, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 60 'and' 'and_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.56ns)   --->   "%add_ln79 = add i2 %select_ln76, i2 1" [utils.cpp:79]   --->   Operation 61 'add' 'add_ln79' <Predicate = (and_ln76_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.98ns)   --->   "%select_ln79 = select i1 %or_ln79, i3 0, i3 %kh_load" [utils.cpp:79]   --->   Operation 62 'select' 'select_ln79' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln79_1 = select i1 %and_ln76_1, i2 %add_ln79, i2 %select_ln76" [utils.cpp:79]   --->   Operation 63 'select' 'select_ln79_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i2 %select_ln79_1" [utils.cpp:87]   --->   Operation 64 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln87 = add i7 %sext_ln79, i7 %zext_ln87_2" [utils.cpp:87]   --->   Operation 65 'add' 'add_ln87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln82, i1 1" [utils.cpp:79]   --->   Operation 66 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%or_ln79_1 = or i1 %icmp_ln79, i1 %xor_ln79" [utils.cpp:79]   --->   Operation 67 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %and_ln76, i1 %or_ln79_1" [utils.cpp:79]   --->   Operation 68 'and' 'and_ln79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 69 'add' 'add_ln82' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82 = or i1 %and_ln79, i1 %and_ln76_1" [utils.cpp:82]   --->   Operation 70 'or' 'or_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln79" [utils.cpp:82]   --->   Operation 71 'or' 'or_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln82 = select i1 %or_ln82_1, i3 0, i3 %kw_load" [utils.cpp:82]   --->   Operation 72 'select' 'select_ln82' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.98ns)   --->   "%select_ln82_1 = select i1 %and_ln79, i3 %add_ln82, i3 %select_ln79" [utils.cpp:82]   --->   Operation 73 'select' 'select_ln82_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [utils.cpp:87]   --->   Operation 74 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln87 = switch i3 %select_ln82_1, void %arrayidx266.0.0.05.i69.case.6, i3 0, void %arrayidx266.0.0.05.i69.case.0, i3 1, void %arrayidx266.0.0.05.i69.case.1, i3 2, void %arrayidx266.0.0.05.i69.case.2, i3 3, void %arrayidx266.0.0.05.i69.case.3, i3 4, void %arrayidx266.0.0.05.i69.case.4, i3 5, void %arrayidx266.0.0.05.i69.case.5" [utils.cpp:87]   --->   Operation 75 'switch' 'switch_ln87' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 76 [1/1] (1.65ns)   --->   "%add_ln85 = add i3 %select_ln82, i3 1" [utils.cpp:85]   --->   Operation 76 'add' 'add_ln85' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln76_1, i3 %f" [utils.cpp:85]   --->   Operation 77 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 %select_ln79_1, i2 %c" [utils.cpp:85]   --->   Operation 78 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln82_1, i3 %kh" [utils.cpp:85]   --->   Operation 79 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %add_ln85, i3 %kw" [utils.cpp:85]   --->   Operation 80 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc.i" [utils.cpp:85]   --->   Operation 81 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln87 = shl i7 %add_ln87, i7 3" [utils.cpp:87]   --->   Operation 86 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87_1 = sub i7 %shl_ln87, i7 %add_ln87" [utils.cpp:87]   --->   Operation 87 'sub' 'sub_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i3 %select_ln82" [utils.cpp:87]   --->   Operation 91 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i7 %sub_ln87_1, i7 %zext_ln87_3" [utils.cpp:87]   --->   Operation 92 'add' 'add_ln87_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i7 %add_ln87_1" [utils.cpp:87]   --->   Operation 93 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 94 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_1_addr = getelementptr i16 %conv_wt_buf_V_1, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 95 'getelementptr' 'conv_wt_buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_2_addr = getelementptr i16 %conv_wt_buf_V_2, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 96 'getelementptr' 'conv_wt_buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_3_addr = getelementptr i16 %conv_wt_buf_V_3, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 97 'getelementptr' 'conv_wt_buf_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_4_addr = getelementptr i16 %conv_wt_buf_V_4, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 98 'getelementptr' 'conv_wt_buf_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_5_addr = getelementptr i16 %conv_wt_buf_V_5, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 99 'getelementptr' 'conv_wt_buf_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_6_addr = getelementptr i16 %conv_wt_buf_V_6, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 100 'getelementptr' 'conv_wt_buf_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [utils.cpp:85]   --->   Operation 101 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_5_addr" [utils.cpp:87]   --->   Operation 102 'store' 'store_ln87' <Predicate = (select_ln82_1 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 103 'br' 'br_ln87' <Predicate = (select_ln82_1 == 5)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_4_addr" [utils.cpp:87]   --->   Operation 104 'store' 'store_ln87' <Predicate = (select_ln82_1 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 105 'br' 'br_ln87' <Predicate = (select_ln82_1 == 4)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_3_addr" [utils.cpp:87]   --->   Operation 106 'store' 'store_ln87' <Predicate = (select_ln82_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 107 'br' 'br_ln87' <Predicate = (select_ln82_1 == 3)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_2_addr" [utils.cpp:87]   --->   Operation 108 'store' 'store_ln87' <Predicate = (select_ln82_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 109 'br' 'br_ln87' <Predicate = (select_ln82_1 == 2)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_1_addr" [utils.cpp:87]   --->   Operation 110 'store' 'store_ln87' <Predicate = (select_ln82_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 111 'br' 'br_ln87' <Predicate = (select_ln82_1 == 1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_addr" [utils.cpp:87]   --->   Operation 112 'store' 'store_ln87' <Predicate = (select_ln82_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 113 'br' 'br_ln87' <Predicate = (select_ln82_1 == 0)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 %wt_addr_read, i7 %conv_wt_buf_V_6_addr" [utils.cpp:87]   --->   Operation 114 'store' 'store_ln87' <Predicate = (select_ln82_1 == 7) | (select_ln82_1 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx266.0.0.05.i69.exit" [utils.cpp:87]   --->   Operation 115 'br' 'br_ln87' <Predicate = (select_ln82_1 == 7) | (select_ln82_1 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_wt_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ conv_wt_buf_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                       (alloca           ) [ 0110]
kh                       (alloca           ) [ 0110]
indvar_flatten           (alloca           ) [ 0100]
c                        (alloca           ) [ 0110]
indvar_flatten201        (alloca           ) [ 0100]
f                        (alloca           ) [ 0110]
indvar_flatten223        (alloca           ) [ 0100]
sext_ln76_read           (read             ) [ 0000]
sext_ln76_cast           (sext             ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
indvar_flatten223_load   (load             ) [ 0000]
specbitsmap_ln0          (specbitsmap      ) [ 0000]
wt_addr                  (getelementptr    ) [ 0110]
specpipeline_ln0         (specpipeline     ) [ 0000]
icmp_ln76                (icmp             ) [ 0110]
add_ln76_1               (add              ) [ 0000]
br_ln76                  (br               ) [ 0000]
indvar_flatten_load_1    (load             ) [ 0000]
indvar_flatten201_load_1 (load             ) [ 0000]
icmp_ln79                (icmp             ) [ 0110]
xor_ln76                 (xor              ) [ 0110]
icmp_ln82                (icmp             ) [ 0110]
and_ln76_1               (and              ) [ 0110]
or_ln79                  (or               ) [ 0110]
indvar_flatten_load      (load             ) [ 0000]
indvar_flatten201_load   (load             ) [ 0000]
add_ln82_1               (add              ) [ 0000]
select_ln82_2            (select           ) [ 0000]
add_ln79_1               (add              ) [ 0000]
select_ln79_2            (select           ) [ 0000]
store_ln85               (store            ) [ 0000]
store_ln85               (store            ) [ 0000]
store_ln85               (store            ) [ 0000]
kw_load                  (load             ) [ 0000]
kh_load                  (load             ) [ 0000]
c_load                   (load             ) [ 0000]
f_load                   (load             ) [ 0000]
add_ln76                 (add              ) [ 0000]
select_ln76              (select           ) [ 0000]
select_ln76_1            (select           ) [ 0000]
zext_ln87                (zext             ) [ 0000]
tmp_8                    (bitconcatenate   ) [ 0000]
zext_ln87_1              (zext             ) [ 0000]
sub_ln87                 (sub              ) [ 0000]
sext_ln79                (sext             ) [ 0000]
icmp_ln85                (icmp             ) [ 0000]
and_ln76                 (and              ) [ 0000]
add_ln79                 (add              ) [ 0000]
select_ln79              (select           ) [ 0000]
select_ln79_1            (select           ) [ 0000]
zext_ln87_2              (zext             ) [ 0000]
add_ln87                 (add              ) [ 0101]
xor_ln79                 (xor              ) [ 0000]
or_ln79_1                (or               ) [ 0000]
and_ln79                 (and              ) [ 0000]
add_ln82                 (add              ) [ 0000]
or_ln82                  (or               ) [ 0000]
or_ln82_1                (or               ) [ 0000]
select_ln82              (select           ) [ 0101]
select_ln82_1            (select           ) [ 0101]
wt_addr_read             (read             ) [ 0101]
switch_ln87              (switch           ) [ 0000]
add_ln85                 (add              ) [ 0000]
store_ln85               (store            ) [ 0000]
store_ln85               (store            ) [ 0000]
store_ln85               (store            ) [ 0000]
store_ln85               (store            ) [ 0000]
br_ln85                  (br               ) [ 0000]
specloopname_ln0         (specloopname     ) [ 0000]
empty                    (speclooptripcount) [ 0000]
specpipeline_ln0         (specpipeline     ) [ 0000]
specloopname_ln0         (specloopname     ) [ 0000]
shl_ln87                 (shl              ) [ 0000]
sub_ln87_1               (sub              ) [ 0000]
specpipeline_ln0         (specpipeline     ) [ 0000]
specloopname_ln0         (specloopname     ) [ 0000]
specpipeline_ln0         (specpipeline     ) [ 0000]
zext_ln87_3              (zext             ) [ 0000]
add_ln87_1               (add              ) [ 0000]
zext_ln87_4              (zext             ) [ 0000]
conv_wt_buf_V_addr       (getelementptr    ) [ 0000]
conv_wt_buf_V_1_addr     (getelementptr    ) [ 0000]
conv_wt_buf_V_2_addr     (getelementptr    ) [ 0000]
conv_wt_buf_V_3_addr     (getelementptr    ) [ 0000]
conv_wt_buf_V_4_addr     (getelementptr    ) [ 0000]
conv_wt_buf_V_5_addr     (getelementptr    ) [ 0000]
conv_wt_buf_V_6_addr     (getelementptr    ) [ 0000]
specloopname_ln85        (specloopname     ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
store_ln87               (store            ) [ 0000]
br_ln87                  (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_wt_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_wt_buf_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_wt_buf_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_wt_buf_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_wt_buf_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_wt_buf_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_wt_buf_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="kw_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kh_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten201_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten201/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten223_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten223/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln76_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="63" slack="0"/>
<pin id="134" dir="0" index="1" bw="63" slack="0"/>
<pin id="135" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln76_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wt_addr_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="1"/>
<pin id="141" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv_wt_buf_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_wt_buf_V_1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_1_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_wt_buf_V_2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_2_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv_wt_buf_V_3_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_3_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="conv_wt_buf_V_4_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_4_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_wt_buf_V_5_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_5_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv_wt_buf_V_6_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_6_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln87_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln87_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln87_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="1"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln87_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln87_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln87_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln87_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln76_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvar_flatten223_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten223_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="wt_addr_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln76_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln76_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_load_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten201_load_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten201_load_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln79_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln76_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln82_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln76_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln79_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten201_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten201_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln82_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln82_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_2/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln79_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln79_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln85_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln85_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln85_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="kw_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="1"/>
<pin id="381" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kh_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="c_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="f_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln76_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln76_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="2" slack="0"/>
<pin id="400" dir="0" index="2" bw="2" slack="0"/>
<pin id="401" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln76_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln87_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln87_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln87_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln79_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln85_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln76_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln79_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln79_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="0" index="2" bw="3" slack="0"/>
<pin id="458" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln79_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="0" index="2" bw="2" slack="0"/>
<pin id="465" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln87_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln87_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln79_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln79_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln79_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln82_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln82_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln82_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="1"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln82_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="0" index="2" bw="3" slack="0"/>
<pin id="514" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln82_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="0" index="2" bw="3" slack="0"/>
<pin id="522" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln85_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln85_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="1"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln85_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="1"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln85_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="1"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln85_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="1"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln87_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="1"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_ln87_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="1"/>
<pin id="560" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87_1/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln87_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_3/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln87_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln87_4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_4/3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="kw_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="589" class="1005" name="kh_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="596" class="1005" name="indvar_flatten_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="604" class="1005" name="c_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="611" class="1005" name="indvar_flatten201_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten201 "/>
</bind>
</comp>

<comp id="619" class="1005" name="f_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="626" class="1005" name="indvar_flatten223_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten223 "/>
</bind>
</comp>

<comp id="633" class="1005" name="wt_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln76_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln79_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="650" class="1005" name="xor_ln76_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln76 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln82_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="660" class="1005" name="and_ln76_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln76_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="or_ln79_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln79 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln87_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="1"/>
<pin id="673" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="677" class="1005" name="select_ln82_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="682" class="1005" name="select_ln82_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="1"/>
<pin id="684" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="wt_addr_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="100" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="100" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="100" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="100" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="100" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="171" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="164" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="157" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="150" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="143" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="185" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="132" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="234" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="273" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="294" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="306" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="300" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="324" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="333" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="300" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="288" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="356" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="342" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="385" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="391" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="388" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="404" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="411" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="379" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="72" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="397" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="382" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="448" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="397" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="433" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="443" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="454" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="488" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="40" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="379" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="488" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="494" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="454" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="510" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="404" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="461" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="518" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="526" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="585"><net_src comp="104" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="592"><net_src comp="108" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="599"><net_src comp="112" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="607"><net_src comp="116" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="614"><net_src comp="120" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="622"><net_src comp="124" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="629"><net_src comp="128" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="636"><net_src comp="276" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="641"><net_src comp="282" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="300" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="653"><net_src comp="306" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="658"><net_src comp="312" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="663"><net_src comp="318" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="669"><net_src comp="324" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="674"><net_src comp="472" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="680"><net_src comp="510" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="685"><net_src comp="518" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="138" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="228" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: conv_wt_buf_V | {3 }
	Port: conv_wt_buf_V_1 | {3 }
	Port: conv_wt_buf_V_2 | {3 }
	Port: conv_wt_buf_V_3 | {3 }
	Port: conv_wt_buf_V_4 | {3 }
	Port: conv_wt_buf_V_5 | {3 }
	Port: conv_wt_buf_V_6 | {3 }
 - Input state : 
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : wt | {2 }
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : sext_ln76 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten223_load : 1
		wt_addr : 1
		icmp_ln76 : 2
		add_ln76_1 : 2
		br_ln76 : 3
		indvar_flatten_load_1 : 1
		indvar_flatten201_load_1 : 1
		icmp_ln79 : 2
		xor_ln76 : 3
		icmp_ln82 : 2
		and_ln76_1 : 3
		or_ln79 : 3
		indvar_flatten_load : 1
		indvar_flatten201_load : 1
		add_ln82_1 : 2
		select_ln82_2 : 3
		add_ln79_1 : 2
		select_ln79_2 : 3
		store_ln85 : 3
		store_ln85 : 4
		store_ln85 : 4
	State 2
		add_ln76 : 1
		select_ln76 : 1
		select_ln76_1 : 2
		zext_ln87 : 3
		tmp_8 : 3
		zext_ln87_1 : 4
		sub_ln87 : 5
		sext_ln79 : 6
		icmp_ln85 : 1
		and_ln76 : 2
		add_ln79 : 2
		select_ln79 : 1
		select_ln79_1 : 3
		zext_ln87_2 : 4
		add_ln87 : 7
		and_ln79 : 2
		add_ln82 : 2
		or_ln82 : 2
		or_ln82_1 : 2
		select_ln82 : 2
		select_ln82_1 : 2
		switch_ln87 : 3
		add_ln85 : 3
		store_ln85 : 3
		store_ln85 : 4
		store_ln85 : 3
		store_ln85 : 4
	State 3
		add_ln87_1 : 1
		zext_ln87_4 : 2
		conv_wt_buf_V_addr : 3
		conv_wt_buf_V_1_addr : 3
		conv_wt_buf_V_2_addr : 3
		conv_wt_buf_V_3_addr : 3
		conv_wt_buf_V_4_addr : 3
		conv_wt_buf_V_5_addr : 3
		conv_wt_buf_V_6_addr : 3
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln76_1_fu_288     |    0    |    13   |
|          |      add_ln82_1_fu_336     |    0    |    14   |
|          |      add_ln79_1_fu_350     |    0    |    15   |
|          |       add_ln76_fu_391      |    0    |    11   |
|    add   |       add_ln79_fu_448      |    0    |    10   |
|          |       add_ln87_fu_472      |    0    |    14   |
|          |       add_ln82_fu_494      |    0    |    11   |
|          |       add_ln85_fu_526      |    0    |    11   |
|          |      add_ln87_1_fu_565     |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln76_fu_282      |    0    |    11   |
|   icmp   |      icmp_ln79_fu_300      |    0    |    11   |
|          |      icmp_ln82_fu_312      |    0    |    10   |
|          |      icmp_ln85_fu_437      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |    select_ln82_2_fu_342    |    0    |    6    |
|          |    select_ln79_2_fu_356    |    0    |    8    |
|          |     select_ln76_fu_397     |    0    |    2    |
|  select  |    select_ln76_1_fu_404    |    0    |    3    |
|          |     select_ln79_fu_454     |    0    |    3    |
|          |    select_ln79_1_fu_461    |    0    |    2    |
|          |     select_ln82_fu_510     |    0    |    3    |
|          |    select_ln82_1_fu_518    |    0    |    3    |
|----------|----------------------------|---------|---------|
|    sub   |       sub_ln87_fu_427      |    0    |    13   |
|          |      sub_ln87_1_fu_557     |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |       or_ln79_fu_324       |    0    |    2    |
|    or    |      or_ln79_1_fu_483      |    0    |    2    |
|          |       or_ln82_fu_500       |    0    |    2    |
|          |      or_ln82_1_fu_505      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      and_ln76_1_fu_318     |    0    |    2    |
|    and   |       and_ln76_fu_443      |    0    |    2    |
|          |       and_ln79_fu_488      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln76_fu_306      |    0    |    2    |
|          |       xor_ln79_fu_478      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln76_read_read_fu_132 |    0    |    0    |
|          |  wt_addr_read_read_fu_138  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln76_cast_fu_234   |    0    |    0    |
|          |      sext_ln79_fu_433      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln87_fu_411      |    0    |    0    |
|          |     zext_ln87_1_fu_423     |    0    |    0    |
|   zext   |     zext_ln87_2_fu_468     |    0    |    0    |
|          |     zext_ln87_3_fu_562     |    0    |    0    |
|          |     zext_ln87_4_fu_571     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_8_fu_415        |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln87_fu_552      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   214   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln87_reg_671    |    7   |
|    and_ln76_1_reg_660   |    1   |
|        c_reg_604        |    2   |
|        f_reg_619        |    3   |
|    icmp_ln76_reg_638    |    1   |
|    icmp_ln79_reg_642    |    1   |
|    icmp_ln82_reg_655    |    1   |
|indvar_flatten201_reg_611|    8   |
|indvar_flatten223_reg_626|   10   |
|  indvar_flatten_reg_596 |    6   |
|        kh_reg_589       |    3   |
|        kw_reg_582       |    3   |
|     or_ln79_reg_666     |    1   |
|  select_ln82_1_reg_682  |    3   |
|   select_ln82_reg_677   |    3   |
|   wt_addr_read_reg_686  |   16   |
|     wt_addr_reg_633     |   16   |
|     xor_ln76_reg_650    |    1   |
+-------------------------+--------+
|          Total          |   86   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   214  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   86   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   214  |
+-----------+--------+--------+
