--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (0.643 - 0.777)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        0.615   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.812ns (1.197ns logic, 0.615ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.180ns (0.802 - 0.622)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        0.492   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.883ns logic, 0.492ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 187584 paths analyzed, 4942 endpoints analyzed, 1395 failing endpoints
 1395 timing errors detected. (1385 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.955ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.898ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.604 - 0.661)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y166.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X97Y168.F1     net (fanout=2)        0.998   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.F1     net (fanout=1)        0.386   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.898ns (6.145ns logic, 6.753ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.670ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y168.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X98Y168.F2     net (fanout=2)        0.587   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X98Y168.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.F2     net (fanout=1)        0.559   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.670ns (6.155ns logic, 6.515ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.633ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y169.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X98Y168.F4     net (fanout=4)        0.449   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X98Y168.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.F2     net (fanout=1)        0.559   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.633ns (6.256ns logic, 6.377ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.655ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.604 - 0.694)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y167.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X97Y168.F3     net (fanout=4)        0.683   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.F1     net (fanout=1)        0.386   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.655ns (6.217ns logic, 6.438ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (0.332 - 0.499)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y169.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X98Y168.F1     net (fanout=4)        0.439   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X98Y168.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.F2     net (fanout=1)        0.559   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.551ns (6.184ns logic, 6.367ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.678ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.060 - 0.056)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X94Y168.F4     net (fanout=4)        1.031   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X94Y168.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288120
    SLICE_X95Y168.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288120
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.678ns (6.256ns logic, 6.422ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.463ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y168.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X98Y168.F3     net (fanout=2)        0.351   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X98Y168.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.F2     net (fanout=1)        0.559   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (6.184ns logic, 6.279ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.327ns (Levels of Logic = 9)
  Clock Path Skew:      -0.174ns (0.332 - 0.506)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y169.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X98Y168.G2     net (fanout=6)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.G4     net (fanout=1)        0.337   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X96Y169.F3     net (fanout=5)        0.034   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.327ns (6.253ns logic, 6.074ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.288ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.332 - 0.506)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y169.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X98Y168.G2     net (fanout=6)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.G4     net (fanout=1)        0.337   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X97Y167.F4     net (fanout=5)        0.273   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X97Y167.X      Tilo                  0.562   ftop/gbe0/N5
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request11
    SLICE_X97Y170.G2     net (fanout=1)        0.745   ftop/gbe0/N5
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.288ns (5.613ns logic, 6.675ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.307ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y168.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X98Y168.G4     net (fanout=2)        0.646   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.G4     net (fanout=1)        0.337   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X96Y169.F3     net (fanout=5)        0.034   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.307ns (6.253ns logic, 6.054ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.279ns (Levels of Logic = 9)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y169.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X97Y168.F4     net (fanout=4)        0.379   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.F1     net (fanout=1)        0.386   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
    SLICE_X95Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10288136
    SLICE_X96Y169.F2     net (fanout=3)        0.332   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.279ns (6.145ns logic, 6.134ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.282ns (Levels of Logic = 9)
  Clock Path Skew:      -0.144ns (0.332 - 0.476)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X95Y170.F3     net (fanout=6)        0.556   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X95Y170.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027826
    SLICE_X96Y169.G1     net (fanout=1)        0.384   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027826
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X96Y169.F3     net (fanout=5)        0.034   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (6.271ns logic, 6.011ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.268ns (Levels of Logic = 8)
  Clock Path Skew:      -0.151ns (0.332 - 0.483)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y168.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X98Y168.G4     net (fanout=2)        0.646   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.G4     net (fanout=1)        0.337   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027893
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X97Y167.F4     net (fanout=5)        0.273   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X97Y167.X      Tilo                  0.562   ftop/gbe0/N5
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request11
    SLICE_X97Y170.G2     net (fanout=1)        0.745   ftop/gbe0/N5
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.268ns (5.613ns logic, 6.655ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.359ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.604 - 0.661)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y166.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X97Y168.G1     net (fanout=2)        1.002   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X97Y168.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1028853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027853
    SLICE_X96Y169.G2     net (fanout=1)        0.088   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027853
    SLICE_X96Y169.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10278136
    SLICE_X96Y169.F3     net (fanout=5)        0.034   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1027
    SLICE_X96Y169.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.F1     net (fanout=1)        0.359   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y170.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X93Y154.G3     net (fanout=15)       0.862   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y154.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.F3     net (fanout=58)       0.195   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X93Y154.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X94Y140.G3     net (fanout=7)        0.831   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y137.F3     net (fanout=43)       1.216   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y137.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y170.SR     net (fanout=1)        1.550   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y170.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.359ns (6.198ns logic, 6.161ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/rxDCPmt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.220ns (Levels of Logic = 17)
  Clock Path Skew:      -0.190ns (0.726 - 0.916)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/rxDCPmt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y95.F4     net (fanout=3)        1.082   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y95.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X102Y146.CE    net (fanout=4)        0.750   ftop/gbe0/rxDCPmt_EN
    SLICE_X102Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_3
    -------------------------------------------------  ---------------------------
    Total                                     12.220ns (6.115ns logic, 6.105ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/rxDCPmt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.220ns (Levels of Logic = 17)
  Clock Path Skew:      -0.190ns (0.726 - 0.916)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/rxDCPmt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y95.F4     net (fanout=3)        1.082   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y95.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X102Y146.CE    net (fanout=4)        0.750   ftop/gbe0/rxDCPmt_EN
    SLICE_X102Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_2
    -------------------------------------------------  ---------------------------
    Total                                     12.220ns (6.115ns logic, 6.105ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/rxDCPmt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.227ns (Levels of Logic = 17)
  Clock Path Skew:      -0.169ns (0.747 - 0.916)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/rxDCPmt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y95.F4     net (fanout=3)        1.082   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y95.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X104Y146.CE    net (fanout=4)        0.757   ftop/gbe0/rxDCPmt_EN
    SLICE_X104Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<1>
                                                       ftop/gbe0/rxDCPmt_0
    -------------------------------------------------  ---------------------------
    Total                                     12.227ns (6.115ns logic, 6.112ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/rxDCPmt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.227ns (Levels of Logic = 17)
  Clock Path Skew:      -0.169ns (0.747 - 0.916)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/rxDCPmt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y100.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y95.F4     net (fanout=3)        1.082   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y95.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<1>
    SLICE_X103Y96.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X104Y146.CE    net (fanout=4)        0.757   ftop/gbe0/rxDCPmt_EN
    SLICE_X104Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<1>
                                                       ftop/gbe0/rxDCPmt_1
    -------------------------------------------------  ---------------------------
    Total                                     12.227ns (6.115ns logic, 6.112ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/rxDCPmt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.193ns (Levels of Logic = 16)
  Clock Path Skew:      -0.195ns (0.726 - 0.921)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/rxDCPmt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y103.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X103Y96.F1     net (fanout=3)        1.188   ftop/gbe0/rxHdr_sV<69>
    SLICE_X103Y96.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X102Y146.CE    net (fanout=4)        0.750   ftop/gbe0/rxDCPmt_EN
    SLICE_X102Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_3
    -------------------------------------------------  ---------------------------
    Total                                     12.193ns (5.982ns logic, 6.211ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/rxDCPmt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.193ns (Levels of Logic = 16)
  Clock Path Skew:      -0.195ns (0.726 - 0.921)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/rxDCPmt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y103.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X103Y96.F1     net (fanout=3)        1.188   ftop/gbe0/rxHdr_sV<69>
    SLICE_X103Y96.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<3>
    SLICE_X103Y97.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<5>
    SLICE_X103Y98.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<7>
    SLICE_X103Y99.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<9>
    SLICE_X103Y100.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<11>
    SLICE_X103Y101.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<13>
    SLICE_X103Y102.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<15>
    SLICE_X103Y103.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<17>
    SLICE_X103Y104.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<19>
    SLICE_X103Y105.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<21>
    SLICE_X103Y106.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.F4    net (fanout=3)        1.360   ftop/gbe0/Mcompar_rxHdr_sV_75_BITS_111_TO_64_80_EQ_macAddress_00___d483_cy<23>
    SLICE_X102Y118.X     Tilo                  0.601   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
                                                       ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d4871
    SLICE_X102Y127.F1    net (fanout=2)        0.623   ftop/gbe0/rxHdr_sV_75_BIT_112_76_OR_NOT_rxHdr_sV_75_BITS_ETC___d487
    SLICE_X102Y127.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.G2    net (fanout=14)       0.878   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y135.Y     Tilo                  0.616   ftop/gbe0/rxDCPMesgPos_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X105Y145.G4    net (fanout=35)       1.060   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X105Y145.Y     Tilo                  0.561   ftop/gbe0/rxDCPtag_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X102Y145.F3    net (fanout=11)       0.352   ftop/gbe0/N28
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/rxDCPmt_EN1
    SLICE_X102Y146.CE    net (fanout=4)        0.750   ftop/gbe0/rxDCPmt_EN
    SLICE_X102Y146.CLK   Tceck                 0.155   ftop/gbe0/rxDCPmt<3>
                                                       ftop/gbe0/rxDCPmt_2
    -------------------------------------------------  ---------------------------
    Total                                     12.193ns (5.982ns logic, 6.211ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      6.356ns (7.193 - 0.837)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X102Y187.BX    net (fanout=1)        0.685   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.252ns logic, 0.685ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 0)
  Clock Path Skew:      6.455ns (7.220 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X104Y186.BX    net (fanout=1)        0.883   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X104Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (1.252ns logic, 0.883ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.217ns (Levels of Logic = 0)
  Clock Path Skew:      6.455ns (7.220 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X104Y187.BY    net (fanout=1)        0.930   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (1.287ns logic, 0.930ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 0)
  Clock Path Skew:      6.369ns (7.220 - 0.851)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X104Y186.BY    net (fanout=1)        0.880   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X104Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (1.287ns logic, 0.880ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 0)
  Clock Path Skew:      6.344ns (7.181 - 0.837)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y173.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X100Y198.BX    net (fanout=1)        0.945   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X100Y198.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.252ns logic, 0.945ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 0)
  Clock Path Skew:      6.347ns (7.193 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X102Y187.BY    net (fanout=1)        0.915   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.287ns logic, 0.915ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Skew:      6.383ns (7.220 - 0.837)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X104Y187.BX    net (fanout=1)        1.060   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (1.252ns logic, 1.060ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 0)
  Clock Path Skew:      6.409ns (7.202 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y195.BY    net (fanout=1)        1.117   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y195.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (1.287ns logic, 1.117ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.414ns (Levels of Logic = 0)
  Clock Path Skew:      6.335ns (7.181 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y171.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X100Y198.BY    net (fanout=1)        1.127   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X100Y198.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (1.287ns logic, 1.127ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 0)
  Clock Path Skew:      6.409ns (7.202 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y195.BX    net (fanout=1)        1.462   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y195.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (1.252ns logic, 1.462ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.047 - 0.048)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y142.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X106Y145.BX    net (fanout=3)        0.330   ftop/gbe0/rxDCPMesg<25>
    SLICE_X106Y145.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.265ns logic, 0.330ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.725 - 0.530)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_3 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y169.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<3>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_3
    SLICE_X93Y166.BX     net (fanout=2)        0.325   ftop/gbe0/dcp_cpRespAF_dD_OUT<3>
    SLICE_X93Y166.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<3>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_13 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.725 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_13 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y169.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<13>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_13
    SLICE_X92Y167.BX     net (fanout=2)        0.314   ftop/gbe0/dcp_cpRespAF_dD_OUT<13>
    SLICE_X92Y167.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y189.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    SLICE_X94Y186.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
    SLICE_X94Y186.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.347ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.019 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y189.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    SLICE_X94Y186.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
    SLICE_X94Y186.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.348ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.047 - 0.048)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y142.YQ    Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X106Y145.BY    net (fanout=3)        0.333   ftop/gbe0/rxDCPMesg<24>
    SLICE_X106Y145.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y187.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    SLICE_X90Y186.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
    SLICE_X90Y186.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<16>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y187.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    SLICE_X90Y186.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
    SLICE_X90Y186.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<16>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.492 - 0.378)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X108Y131.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X108Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_11 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.423 - 0.335)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_11 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y165.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<11>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_11
    SLICE_X93Y164.BX     net (fanout=2)        0.334   ftop/gbe0/dcp_cpRespAF_dD_OUT<11>
    SLICE_X93Y164.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<11>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.458ns logic, 0.334ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X100Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.378ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (0.595 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y155.G2    net (fanout=4)        1.194   ftop/gbe0/gmac/N31
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       2.380   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (2.627ns logic, 4.505ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.080ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (2.876ns logic, 4.204ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (2.875ns logic, 4.204ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.701 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y146.G3    net (fanout=9)        1.076   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y136.BY    net (fanout=1)        0.585   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y136.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (2.876ns logic, 4.157ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (0.595 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X115Y177.G1    net (fanout=3)        0.447   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y155.G2    net (fanout=4)        1.194   ftop/gbe0/gmac/N31
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       2.380   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (2.555ns logic, 4.372ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.701 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y146.G3    net (fanout=9)        1.076   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y136.BY    net (fanout=1)        0.585   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y136.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (2.875ns logic, 4.157ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.701 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y146.F2    net (fanout=9)        0.648   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X110Y137.BY    net (fanout=1)        1.019   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X110Y137.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (2.861ns logic, 4.163ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.023ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.701 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y177.G1    net (fanout=3)        0.909   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y177.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y146.F2    net (fanout=9)        0.648   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X110Y137.BY    net (fanout=1)        1.019   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X110Y137.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (2.860ns logic, 4.163ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (0.595 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X115Y177.G3    net (fanout=3)        0.415   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y155.G2    net (fanout=4)        1.194   ftop/gbe0/gmac/N31
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       2.380   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (2.552ns logic, 4.340ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (0.595 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X115Y177.G2    net (fanout=3)        0.437   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y155.G2    net (fanout=4)        1.194   ftop/gbe0/gmac/N31
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       2.380   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.526ns logic, 4.362ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X115Y177.G1    net (fanout=3)        0.447   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (2.804ns logic, 4.071ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.204ns (0.595 - 0.799)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X115Y177.G4    net (fanout=3)        0.362   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X112Y155.G2    net (fanout=4)        1.194   ftop/gbe0/gmac/N31
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       2.380   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (2.627ns logic, 4.287ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X115Y177.G1    net (fanout=3)        0.447   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (2.803ns logic, 4.071ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 9)
  Clock Path Skew:      -0.110ns (0.688 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y183.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X111Y181.F2    net (fanout=8)        1.741   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X111Y181.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y182.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y182.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y183.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y183.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y184.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y184.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y185.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y185.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y186.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y186.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y187.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y187.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y155.F1    net (fanout=1)        1.589   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X110Y141.BY    net (fanout=1)        0.863   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X110Y141.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.814ns logic, 4.193ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.110ns (0.688 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y183.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X111Y181.F2    net (fanout=8)        1.741   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X111Y181.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y182.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y182.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y183.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y183.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y184.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y184.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y185.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y185.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y186.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y186.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y187.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y187.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y155.F1    net (fanout=1)        1.589   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X111Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X110Y141.BY    net (fanout=1)        0.863   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X110Y141.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (2.813ns logic, 4.193ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X115Y177.G3    net (fanout=3)        0.415   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (2.801ns logic, 4.039ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X115Y177.G3    net (fanout=3)        0.415   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (2.800ns logic, 4.039ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X115Y177.G2    net (fanout=3)        0.437   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (2.775ns logic, 4.061ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.243ns (0.598 - 0.841)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X115Y177.G2    net (fanout=3)        0.437   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X115Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y154.G4    net (fanout=4)        1.565   ftop/gbe0/gmac/N31
    SLICE_X110Y154.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y147.G2    net (fanout=9)        0.684   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X110Y135.BY    net (fanout=1)        1.024   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X110Y135.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (2.774ns logic, 4.061ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.399 - 0.454)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y148.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y174.F3    net (fanout=5)        1.992   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y174.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X115Y172.F2    net (fanout=1)        0.349   ftop/gbe0/gmac/N20
    SLICE_X115Y172.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X114Y173.G3    net (fanout=14)       0.052   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X114Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X114Y173.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X114Y173.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y161.CE    net (fanout=2)        1.537   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (3.017ns logic, 3.992ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.020 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X111Y179.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X111Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.439 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X111Y150.BX    net (fanout=2)        0.370   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X111Y150.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.479ns logic, 0.370ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.059 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y146.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X110Y144.BX    net (fanout=4)        0.358   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X110Y144.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.498ns logic, 0.358ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.033 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y140.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X113Y138.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X113Y138.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X112Y183.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X112Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.429 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y182.BX    net (fanout=2)        0.387   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.519ns logic, 0.387ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y148.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y148.BX    net (fanout=6)        0.378   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y148.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.478ns logic, 0.378ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.020 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X111Y179.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X111Y179.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.094 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y139.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y139.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.094 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y139.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y139.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.094 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y138.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y138.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.094 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y138.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y138.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.477 - 0.398)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y185.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X113Y182.BY    net (fanout=2)        0.372   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X113Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.599ns logic, 0.372ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.429 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X110Y182.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.085 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y140.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y140.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.085 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y140.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y140.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.085 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y141.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y141.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.085 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y141.G3    net (fanout=13)       0.456   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y141.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.476ns logic, 0.456ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.439 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y153.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X111Y150.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X111Y150.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.599ns logic, 0.371ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.059 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y146.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X110Y144.BY    net (fanout=6)        0.371   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X110Y144.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.556ns logic, 0.371ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y144.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y144.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y144.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y144.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X111Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X111Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X111Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X111Y146.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X113Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X113Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X111Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X111Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 1305 failing endpoints
 1305 timing errors detected. (1305 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.576ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.472ns (Levels of Logic = 16)
  Clock Path Skew:      -0.104ns (0.578 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y173.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y173.Y      Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X77Y173.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X77Y173.CLK    Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.472ns (7.267ns logic, 9.205ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.471ns (Levels of Logic = 16)
  Clock Path Skew:      -0.104ns (0.578 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y172.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y172.Y      Tilo                  0.561   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X77Y172.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X77Y172.CLK    Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.471ns (7.267ns logic, 9.204ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.459ns (Levels of Logic = 16)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y172.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y172.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X78Y172.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X78Y172.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.459ns (7.376ns logic, 9.083ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.445ns (Levels of Logic = 16)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y173.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y173.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X78Y173.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X78Y173.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.445ns (7.376ns logic, 9.069ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.329ns (Levels of Logic = 16)
  Clock Path Skew:      -0.093ns (0.589 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y174.G1     net (fanout=40)       1.088   ftop/cp/cpRespF/d0h
    SLICE_X80Y174.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X80Y174.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X80Y174.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.329ns (7.376ns logic, 8.953ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.307ns (Levels of Logic = 16)
  Clock Path Skew:      -0.104ns (0.578 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y129.G1     net (fanout=11)       0.789   ftop/cp/cpReq<21>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y173.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y173.Y      Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X77Y173.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X77Y173.CLK    Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.307ns (7.192ns logic, 9.115ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.306ns (Levels of Logic = 16)
  Clock Path Skew:      -0.104ns (0.578 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y129.G1     net (fanout=11)       0.789   ftop/cp/cpReq<21>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y172.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y172.Y      Tilo                  0.561   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X77Y172.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X77Y172.CLK    Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.306ns (7.192ns logic, 9.114ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.294ns (Levels of Logic = 16)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y129.G1     net (fanout=11)       0.789   ftop/cp/cpReq<21>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y172.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y172.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X78Y172.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X78Y172.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.294ns (7.301ns logic, 8.993ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.280ns (Levels of Logic = 16)
  Clock Path Skew:      -0.079ns (0.603 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y129.G1     net (fanout=11)       0.789   ftop/cp/cpReq<21>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y173.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y173.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X78Y173.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X78Y173.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.280ns (7.301ns logic, 8.979ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.164ns (Levels of Logic = 16)
  Clock Path Skew:      -0.093ns (0.589 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y133.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X68Y129.G1     net (fanout=11)       0.789   ftop/cp/cpReq<21>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y174.G1     net (fanout=40)       1.088   ftop/cp/cpRespF/d0h
    SLICE_X80Y174.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X80Y174.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X80Y174.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.164ns (7.301ns logic, 8.863ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.077ns (Levels of Logic = 16)
  Clock Path Skew:      -0.133ns (0.578 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y134.XQ     Tcko                  0.521   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X69Y134.F1     net (fanout=4)        0.853   ftop/cp/cpReq<27>
    SLICE_X69Y134.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X68Y130.G1     net (fanout=2)        0.580   ftop/cp/N679
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X64Y134.G3     net (fanout=7)        0.981   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y173.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y173.Y      Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X77Y173.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X77Y173.CLK    Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.077ns (7.153ns logic, 8.924ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.076ns (Levels of Logic = 16)
  Clock Path Skew:      -0.133ns (0.578 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y134.XQ     Tcko                  0.521   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X69Y134.F1     net (fanout=4)        0.853   ftop/cp/cpReq<27>
    SLICE_X69Y134.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X68Y130.G1     net (fanout=2)        0.580   ftop/cp/N679
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X64Y134.G3     net (fanout=7)        0.981   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y172.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y172.Y      Tilo                  0.561   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X77Y172.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X77Y172.CLK    Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.076ns (7.153ns logic, 8.923ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.110ns (Levels of Logic = 16)
  Clock Path Skew:      -0.093ns (0.589 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X81Y175.G4     net (fanout=40)       0.991   ftop/cp/cpRespF/d0h
    SLICE_X81Y175.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X81Y175.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X81Y175.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.110ns (7.267ns logic, 8.843ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.064ns (Levels of Logic = 16)
  Clock Path Skew:      -0.108ns (0.603 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y134.XQ     Tcko                  0.521   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X69Y134.F1     net (fanout=4)        0.853   ftop/cp/cpReq<27>
    SLICE_X69Y134.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X68Y130.G1     net (fanout=2)        0.580   ftop/cp/N679
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X64Y134.G3     net (fanout=7)        0.981   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y172.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y172.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X78Y172.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X78Y172.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.064ns (7.262ns logic, 8.802ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.076ns (Levels of Logic = 16)
  Clock Path Skew:      -0.088ns (0.594 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y166.G3     net (fanout=40)       0.835   ftop/cp/cpRespF/d0h
    SLICE_X78Y166.Y      Tilo                  0.616   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X78Y166.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X78Y166.CLK    Tfck                  0.656   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.076ns (7.376ns logic, 8.700ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.050ns (Levels of Logic = 16)
  Clock Path Skew:      -0.108ns (0.603 - 0.711)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y134.XQ     Tcko                  0.521   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X69Y134.F1     net (fanout=4)        0.853   ftop/cp/cpReq<27>
    SLICE_X69Y134.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X68Y130.G1     net (fanout=2)        0.580   ftop/cp/N679
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X64Y134.G3     net (fanout=7)        0.981   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y173.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y173.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X78Y173.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X78Y173.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.050ns (7.262ns logic, 8.788ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.058ns (Levels of Logic = 16)
  Clock Path Skew:      -0.089ns (0.593 - 0.682)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.YQ     Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X68Y129.G2     net (fanout=10)       0.879   ftop/cp/cpReq<22>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y168.G3     net (fanout=40)       0.817   ftop/cp/cpRespF/d0h
    SLICE_X76Y168.Y      Tilo                  0.616   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X76Y168.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X76Y168.CLK    Tfck                  0.656   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     16.058ns (7.376ns logic, 8.682ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.004ns (Levels of Logic = 16)
  Clock Path Skew:      -0.122ns (0.578 - 0.700)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X68Y129.G3     net (fanout=13)       0.483   ftop/cp/cpReq<20>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y173.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y173.Y      Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X77Y173.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X77Y173.CLK    Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.004ns (7.195ns logic, 8.809ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.003ns (Levels of Logic = 16)
  Clock Path Skew:      -0.122ns (0.578 - 0.700)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X68Y129.G3     net (fanout=13)       0.483   ftop/cp/cpReq<20>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y172.G4     net (fanout=40)       1.353   ftop/cp/cpRespF/d0h
    SLICE_X77Y172.Y      Tilo                  0.561   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X77Y172.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X77Y172.CLK    Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.003ns (7.195ns logic, 8.808ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 16)
  Clock Path Skew:      -0.097ns (0.603 - 0.700)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y131.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X68Y129.G3     net (fanout=13)       0.483   ftop/cp/cpReq<20>
    SLICE_X68Y129.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X68Y131.F4     net (fanout=3)        0.539   ftop/cp/wn__h36490<2>
    SLICE_X68Y131.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X64Y134.G4     net (fanout=7)        1.277   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X64Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y138.F2     net (fanout=13)       0.919   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y138.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X71Y130.F2     net (fanout=1)        0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X71Y130.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X71Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X71Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X73Y161.G3     net (fanout=12)       2.079   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X80Y171.G3     net (fanout=7)        1.232   ftop/cp/cpRespF_ENQ
    SLICE_X80Y171.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y172.G1     net (fanout=40)       1.218   ftop/cp/cpRespF/d0h
    SLICE_X78Y172.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X78Y172.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X78Y172.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (7.304ns logic, 8.687ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.801 - 0.666)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y190.XQ     Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X64Y192.BY     net (fanout=2)        0.318   ftop/cp/td<3>
    SLICE_X64Y192.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.801 - 0.666)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y190.XQ     Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X64Y192.BY     net (fanout=2)        0.318   ftop/cp/td<3>
    SLICE_X64Y192.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_fracSeconds_29 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.273ns (0.943 - 0.670)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_fracSeconds_29 to ftop/cp/timeServ_nowInCC/sDataSyncIn_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y167.XQ     Tcko                  0.417   ftop/cp/timeServ_fracSeconds<29>
                                                       ftop/cp/timeServ_fracSeconds_29
    SLICE_X57Y169.BX     net (fanout=2)        0.312   ftop/cp/timeServ_fracSeconds<29>
    SLICE_X57Y169.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<13>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_13
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_27 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.128 - 0.087)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_27 to ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_27
    SLICE_X40Y111.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<27>
    SLICE_X40Y111.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_27 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.128 - 0.087)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_27 to ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_27
    SLICE_X40Y111.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<27>
    SLICE_X40Y111.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.476 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y192.YQ     Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X64Y193.BY     net (fanout=2)        0.344   ftop/cp/td<4>
    SLICE_X64Y193.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.470 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y197.YQ     Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X58Y196.BY     net (fanout=2)        0.327   ftop/cp/td<8>
    SLICE_X58Y196.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.289ns logic, 0.327ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.476 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y192.YQ     Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X64Y193.BY     net (fanout=2)        0.344   ftop/cp/td<4>
    SLICE_X64Y193.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.470 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y197.YQ     Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X58Y196.BY     net (fanout=2)        0.327   ftop/cp/td<8>
    SLICE_X58Y196.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.290ns logic, 0.327ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.561 - 0.501)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y174.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X44Y175.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X44Y175.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_28 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.561 - 0.501)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_28 to ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y174.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_28
    SLICE_X44Y175.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<28>
    SLICE_X44Y175.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y101.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X62Y98.BY      net (fanout=2)        0.297   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X62Y98.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.266ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y101.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X62Y98.BY      net (fanout=2)        0.297   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X62Y98.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.267ns logic, 0.297ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.023 - 0.007)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X76Y53.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X76Y53.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.023 - 0.007)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_15
    SLICE_X76Y53.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X76Y53.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_10 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.118 - 0.081)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_10 to ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y176.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_10
    SLICE_X40Y175.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<10>
    SLICE_X40Y175.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_10 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.118 - 0.081)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_10 to ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y176.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_10
    SLICE_X40Y175.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<10>
    SLICE_X40Y175.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.438 - 0.397)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y205.XQ     Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X66Y207.BY     net (fanout=2)        0.318   ftop/cp/td<31>
    SLICE_X66Y207.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.438 - 0.397)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y205.XQ     Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X66Y207.BY     net (fanout=2)        0.318   ftop/cp/td<31>
    SLICE_X66Y207.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.384 - 0.322)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y128.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X30Y128.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X30Y128.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.287ns logic, 0.342ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/sToggleReg/SR
  Location pin: SLICE_X24Y82.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sync/sToggleReg/SR
  Location pin: SLICE_X24Y82.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X102Y157.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X102Y157.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X102Y157.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X102Y157.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y150.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y150.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y150.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y150.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X4Y66.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X4Y66.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_111/SR
  Location pin: SLICE_X10Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_111/SR
  Location pin: SLICE_X10Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_110/SR
  Location pin: SLICE_X10Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_110/SR
  Location pin: SLICE_X10Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.576ns|            0|         1305|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.576ns|          N/A|         1305|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.955|         |    3.737|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.576|         |         |         |
sys0_clkp      |   16.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.576|         |         |         |
sys0_clkp      |   16.576|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2700  Score: 3379768  (Setup/Max: 3338605, Hold: 41163)

Constraints cover 2775687 paths, 0 nets, and 82510 connections

Design statistics:
   Minimum period:  16.576ns{1}   (Maximum frequency:  60.328MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 28 16:03:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



