Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jul 21 16:16:56 2021
| Host         : esteban-HP-Pavilion-Gaming-Laptop-15-dk0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bloqueultrasonido_timing_summary_routed.rpt -pb bloqueultrasonido_timing_summary_routed.pb -rpx bloqueultrasonido_timing_summary_routed.rpx -warn_on_violation
| Design       : bloqueultrasonido
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: maquinadeestados0/divisorfrecme0/CLKOUT2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ultrasonido0/divisorfrec0/CLKOUT_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ultrasonido0/divisorfrecd0/CLKOUTD_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ultrasonido0/divisorfrecgen0/CLKOUT1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                  138        0.205        0.000                      0                  138        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.818        0.000                      0                  138        0.205        0.000                      0                  138        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.897ns (24.939%)  route 2.700ns (75.061%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.909     8.926    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.606    15.029    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    ultrasonido0/divisorfrecd0/count_1462_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.897ns (24.939%)  route 2.700ns (75.061%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.909     8.926    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.606    15.029    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    ultrasonido0/divisorfrecd0/count_1462_reg[7]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.897ns (24.939%)  route 2.700ns (75.061%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.909     8.926    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.606    15.029    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ultrasonido0/divisorfrecd0/count_1462_reg[10]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.897ns (24.939%)  route 2.700ns (75.061%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.909     8.926    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.606    15.029    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ultrasonido0/divisorfrecd0/count_1462_reg[8]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.897ns (24.939%)  route 2.700ns (75.061%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.909     8.926    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.606    15.029    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDRE (Setup_fdre_C_R)       -0.429    14.839    ultrasonido0/divisorfrecd0/count_1462_reg[9]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.359%)  route 2.382ns (72.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.591     8.608    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.607    15.030    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[0]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    ultrasonido0/divisorfrecd0/count_1462_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.359%)  route 2.382ns (72.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.591     8.608    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.607    15.030    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    ultrasonido0/divisorfrecd0/count_1462_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.359%)  route 2.382ns (72.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.591     8.608    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.607    15.030    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[3]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    ultrasonido0/divisorfrecd0/count_1462_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.359%)  route 2.382ns (72.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.591     8.608    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.607    15.030    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[4]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    ultrasonido0/divisorfrecd0/count_1462_reg[4]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.897ns (27.359%)  route 2.382ns (72.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.727     5.330    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.478     5.808 r  ultrasonido0/divisorfrecd0/count_1462_reg[1]/Q
                         net (fo=9, routed)           1.114     6.922    ultrasonido0/divisorfrecd0/count_1462[1]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.295     7.217 f  ultrasonido0/divisorfrecd0/count_1462[10]_i_4/O
                         net (fo=1, routed)           0.676     7.893    ultrasonido0/divisorfrecd0/count_1462[10]_i_4_n_0
    SLICE_X88Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.017 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_1/O
                         net (fo=11, routed)          0.591     8.608    ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.607    15.030    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[5]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    ultrasonido0/divisorfrecd0/count_1462_reg[5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrec0/count_2924_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrec0/count_2924_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    ultrasonido0/divisorfrec0/clk_IBUF_BUFG
    SLICE_X85Y67         FDRE                                         r  ultrasonido0/divisorfrec0/count_2924_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ultrasonido0/divisorfrec0/count_2924_reg[10]/Q
                         net (fo=4, routed)           0.152     1.813    ultrasonido0/divisorfrec0/count_2924[10]
    SLICE_X84Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  ultrasonido0/divisorfrec0/count_2924[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    ultrasonido0/divisorfrec0/count_2924_0[0]
    SLICE_X84Y67         FDRE                                         r  ultrasonido0/divisorfrec0/count_2924_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    ultrasonido0/divisorfrec0/clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  ultrasonido0/divisorfrec0/count_2924_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X84Y67         FDRE (Hold_fdre_C_D)         0.120     1.652    ultrasonido0/divisorfrec0/count_2924_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/Q
                         net (fo=7, routed)           0.128     1.814    ultrasonido0/divisorfrecd0/count_1462[6]
    SLICE_X89Y65         LUT5 (Prop_lut5_I2_O)        0.048     1.862 r  ultrasonido0/divisorfrecd0/count_1462[9]_i_1/O
                         net (fo=1, routed)           0.000     1.862    ultrasonido0/divisorfrecd0/count_1462[9]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.107     1.642    ultrasonido0/divisorfrecd0/count_1462_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/Q
                         net (fo=7, routed)           0.129     1.815    ultrasonido0/divisorfrecd0/count_1462[6]
    SLICE_X89Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  ultrasonido0/divisorfrecd0/count_1462[10]_i_2/O
                         net (fo=1, routed)           0.000     1.860    ultrasonido0/divisorfrecd0/count_1462[10]_i_2_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[10]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.092     1.627    ultrasonido0/divisorfrecd0/count_1462_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ultrasonido0/divisorfrecd0/count_1462_reg[6]/Q
                         net (fo=7, routed)           0.128     1.814    ultrasonido0/divisorfrecd0/count_1462[6]
    SLICE_X89Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  ultrasonido0/divisorfrecd0/count_1462[8]_i_1/O
                         net (fo=1, routed)           0.000     1.859    ultrasonido0/divisorfrecd0/count_1462[8]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[8]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X89Y65         FDRE (Hold_fdre_C_D)         0.091     1.626    ultrasonido0/divisorfrecd0/count_1462_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 frec/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frec/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    frec/clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  frec/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  frec/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    frec/counter_reg_n_0_[3]
    SLICE_X87Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  frec/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.878    frec/counter_reg[0]_i_2_n_4
    SLICE_X87Y67         FDRE                                         r  frec/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.871     2.036    frec/clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  frec/counter_reg[3]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y67         FDRE (Hold_fdre_C_D)         0.105     1.625    frec/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 frec/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frec/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    frec/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frec/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.769    frec/counter_reg_n_0_[7]
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  frec/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    frec/counter_reg[4]_i_1_n_4
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    frec/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    frec/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maquinadeestados0/divisorfrecme0/count_3000_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maquinadeestados0/divisorfrecme0/count_3000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    maquinadeestados0/divisorfrecme0/clk_IBUF_BUFG
    SLICE_X83Y68         FDRE                                         r  maquinadeestados0/divisorfrecme0/count_3000_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  maquinadeestados0/divisorfrecme0/count_3000_reg[10]/Q
                         net (fo=4, routed)           0.171     1.831    maquinadeestados0/divisorfrecme0/count_3000[10]
    SLICE_X82Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  maquinadeestados0/divisorfrecme0/count_3000[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    maquinadeestados0/divisorfrecme0/count_3000_0[0]
    SLICE_X82Y68         FDRE                                         r  maquinadeestados0/divisorfrecme0/count_3000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.869     2.034    maquinadeestados0/divisorfrecme0/clk_IBUF_BUFG
    SLICE_X82Y68         FDRE                                         r  maquinadeestados0/divisorfrecme0/count_3000_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X82Y68         FDRE (Hold_fdre_C_D)         0.092     1.623    maquinadeestados0/divisorfrecme0/count_3000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/CLKOUTD_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.847%)  route 0.159ns (41.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X89Y65         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ultrasonido0/divisorfrecd0/count_1462_reg[9]/Q
                         net (fo=4, routed)           0.159     1.809    ultrasonido0/divisorfrecd0/count_1462[9]
    SLICE_X88Y66         LUT6 (Prop_lut6_I3_O)        0.099     1.908 r  ultrasonido0/divisorfrecd0/CLKOUTD_i_1/O
                         net (fo=1, routed)           0.000     1.908    ultrasonido0/divisorfrecd0/CLKOUTD_i_1_n_0
    SLICE_X88Y66         FDRE                                         r  ultrasonido0/divisorfrecd0/CLKOUTD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  ultrasonido0/divisorfrecd0/CLKOUTD_reg/C
                         clock pessimism             -0.501     1.535    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.120     1.655    ultrasonido0/divisorfrecd0/CLKOUTD_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ultrasonido0/divisorfrecd0/count_1462_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultrasonido0/divisorfrecd0/count_1462_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ultrasonido0/divisorfrecd0/count_1462_reg[3]/Q
                         net (fo=7, routed)           0.166     1.853    ultrasonido0/divisorfrecd0/count_1462[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.898 r  ultrasonido0/divisorfrecd0/count_1462[5]_i_1/O
                         net (fo=1, routed)           0.000     1.898    ultrasonido0/divisorfrecd0/count_1462[5]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.874     2.039    ultrasonido0/divisorfrecd0/clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  ultrasonido0/divisorfrecd0/count_1462_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y64         FDRE (Hold_fdre_C_D)         0.121     1.643    ultrasonido0/divisorfrecd0/count_1462_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 frec/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frec/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    frec/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  frec/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.766    frec/counter_reg_n_0_[4]
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  frec/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    frec/counter_reg[4]_i_1_n_7
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    frec/clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  frec/counter_reg[4]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    frec/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y70    frec/clk_1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y67    frec/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y69    frec/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y69    frec/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    frec/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    frec/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    frec/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    frec/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y71    frec/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    ultrasonido0/divisorfrecd0/count_1462_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    ultrasonido0/divisorfrecd0/count_1462_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    ultrasonido0/divisorfrecd0/count_1462_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    ultrasonido0/divisorfrecd0/count_1462_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    ultrasonido0/divisorfrecd0/count_1462_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    ultrasonido0/divisorfrecd0/count_1462_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    frec/clk_1hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    frec/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    frec/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    frec/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    frec/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    frec/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    frec/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    frec/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y68    maquinadeestados0/divisorfrecme0/CLKOUT2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y68    maquinadeestados0/divisorfrecme0/count_3000_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    maquinadeestados0/divisorfrecme0/count_3000_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    maquinadeestados0/divisorfrecme0/count_3000_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    maquinadeestados0/divisorfrecme0/count_3000_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y68    ultrasonido0/divisorfrec0/CLKOUT_reg/C



