{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608391524844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608391524851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 23:25:24 2020 " "Processing started: Sat Dec 19 23:25:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608391524851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391524851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FakeCPU -c FakeCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FakeCPU -c FakeCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391524851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608391525198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608391525198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reciver " "Found entity 1: Instr_Reciver" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fakecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fakecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FakeCPU " "Found entity 1: FakeCPU" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file mmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMemory " "Found entity 1: MMemory" {  } { { "MMemory.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/PC_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file mm_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_Manager " "Found entity 1: MM_Manager" {  } { { "MM_Manager.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MM_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fib_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file fib_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fib_rom " "Found entity 1: fib_rom" {  } { { "fib_rom.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/fib_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391531957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391531957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FakeCPU " "Elaborating entity \"FakeCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608391532003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:instr_clkgen " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:instr_clkgen\"" {  } { { "FakeCPU.v" "instr_clkgen" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fib_rom fib_rom:fib " "Elaborating entity \"fib_rom\" for hierarchy \"fib_rom:fib\"" {  } { { "FakeCPU.v" "fib" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fib_rom:fib\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fib_rom:fib\|altsyncram:altsyncram_component\"" {  } { { "fib_rom.v" "altsyncram_component" { Text "D:/Programming/DigitExp/exp12/FakeCPU/fib_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fib_rom:fib\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fib_rom:fib\|altsyncram:altsyncram_component\"" {  } { { "fib_rom.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/fib_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fib_rom:fib\|altsyncram:altsyncram_component " "Instantiated megafunction \"fib_rom:fib\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fib.mif " "Parameter \"init_file\" = \"fib.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532045 ""}  } { { "fib_rom.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/fib_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608391532045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tf1 " "Found entity 1: altsyncram_9tf1" {  } { { "db/altsyncram_9tf1.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_9tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391532083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391532083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tf1 fib_rom:fib\|altsyncram:altsyncram_component\|altsyncram_9tf1:auto_generated " "Elaborating entity \"altsyncram_9tf1\" for hierarchy \"fib_rom:fib\|altsyncram:altsyncram_component\|altsyncram_9tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_Manager MM_Manager:mm_m " "Elaborating entity \"MM_Manager\" for hierarchy \"MM_Manager:mm_m\"" {  } { { "FakeCPU.v" "mm_m" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMemory MM_Manager:mm_m\|MMemory:mm_ram " "Elaborating entity \"MMemory\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\"" {  } { { "MM_Manager.v" "mm_ram" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MM_Manager.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\"" {  } { { "MMemory.v" "altsyncram_component" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MMemory.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\"" {  } { { "MMemory.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MMemory.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 524288 " "Parameter \"numwords_a\" = \"524288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 524288 " "Parameter \"numwords_b\" = \"524288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391532101 ""}  } { { "MMemory.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MMemory.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608391532101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7qu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7qu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7qu1 " "Found entity 1: altsyncram_7qu1" {  } { { "db/altsyncram_7qu1.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_7qu1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391532209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391532209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7qu1 MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated " "Elaborating entity \"altsyncram_7qu1\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2na " "Found entity 1: decode_2na" {  } { { "db/decode_2na.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/decode_2na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391532253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391532253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2na MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|decode_2na:decode2 " "Elaborating entity \"decode_2na\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|decode_2na:decode2\"" {  } { { "db/altsyncram_7qu1.tdf" "decode2" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_7qu1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r2a " "Found entity 1: decode_r2a" {  } { { "db/decode_r2a.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/decode_r2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391532290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391532290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r2a MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|decode_r2a:rden_decode_b " "Elaborating entity \"decode_r2a\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|decode_r2a:rden_decode_b\"" {  } { { "db/altsyncram_7qu1.tdf" "rden_decode_b" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_7qu1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ihb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ihb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ihb " "Found entity 1: mux_ihb" {  } { { "db/mux_ihb.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/mux_ihb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391532333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391532333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ihb MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|mux_ihb:mux3 " "Elaborating entity \"mux_ihb\" for hierarchy \"MM_Manager:mm_m\|MMemory:mm_ram\|altsyncram:altsyncram_component\|altsyncram_7qu1:auto_generated\|mux_ihb:mux3\"" {  } { { "db/altsyncram_7qu1.tdf" "mux3" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_7qu1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:register " "Elaborating entity \"REG\" for hierarchy \"REG:register\"" {  } { { "FakeCPU.v" "register" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc\"" {  } { { "FakeCPU.v" "pc" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reciver Instr_Reciver:i_r " "Elaborating entity \"Instr_Reciver\" for hierarchy \"Instr_Reciver:i_r\"" {  } { { "FakeCPU.v" "i_r" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Instr_Reciver:i_r\|Decode:dc " "Elaborating entity \"Decode\" for hierarchy \"Instr_Reciver:i_r\|Decode:dc\"" {  } { { "Instr_Reciver.v" "dc" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt Decode.v(27) " "Verilog HDL or VHDL warning at Decode.v(27): object \"shamt\" assigned a value but never read" {  } { { "Decode.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608391532345 "|FakeCPU|Instr_Reciver:i_r|Decode:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Instr_Reciver:i_r\|Decode:dc\|ALU:a " "Elaborating entity \"ALU\" for hierarchy \"Instr_Reciver:i_r\|Decode:dc\|ALU:a\"" {  } { { "Decode.v" "a" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391532396 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "REG:register\|register_rtl_0 " "Inferred dual-clock RAM node \"REG:register\|register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608391532893 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REG:register\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"REG:register\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608391533145 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608391533145 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608391533145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REG:register\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"REG:register\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391533162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REG:register\|altsyncram:register_rtl_0 " "Instantiated megafunction \"REG:register\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608391533162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608391533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blk1 " "Found entity 1: altsyncram_blk1" {  } { { "db/altsyncram_blk1.tdf" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/db/altsyncram_blk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608391533201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391533201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[8\] GND " "Pin \"test_mmemory_data\[8\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[9\] GND " "Pin \"test_mmemory_data\[9\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[10\] GND " "Pin \"test_mmemory_data\[10\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[11\] GND " "Pin \"test_mmemory_data\[11\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[12\] GND " "Pin \"test_mmemory_data\[12\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[13\] GND " "Pin \"test_mmemory_data\[13\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[14\] GND " "Pin \"test_mmemory_data\[14\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[15\] GND " "Pin \"test_mmemory_data\[15\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[16\] GND " "Pin \"test_mmemory_data\[16\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[17\] GND " "Pin \"test_mmemory_data\[17\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[18\] GND " "Pin \"test_mmemory_data\[18\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[19\] GND " "Pin \"test_mmemory_data\[19\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[20\] GND " "Pin \"test_mmemory_data\[20\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[21\] GND " "Pin \"test_mmemory_data\[21\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[22\] GND " "Pin \"test_mmemory_data\[22\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[23\] GND " "Pin \"test_mmemory_data\[23\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[24\] GND " "Pin \"test_mmemory_data\[24\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[25\] GND " "Pin \"test_mmemory_data\[25\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[26\] GND " "Pin \"test_mmemory_data\[26\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[27\] GND " "Pin \"test_mmemory_data\[27\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[28\] GND " "Pin \"test_mmemory_data\[28\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[29\] GND " "Pin \"test_mmemory_data\[29\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[30\] GND " "Pin \"test_mmemory_data\[30\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_mmemory_data\[31\] GND " "Pin \"test_mmemory_data\[31\]\" is stuck at GND" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608391533684 "|FakeCPU|test_mmemory_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608391533684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608391533792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608391534319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608391534806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608391534806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[19\] " "No output dependent on input pin \"test_mmemory_addr\[19\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[20\] " "No output dependent on input pin \"test_mmemory_addr\[20\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[21\] " "No output dependent on input pin \"test_mmemory_addr\[21\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[22\] " "No output dependent on input pin \"test_mmemory_addr\[22\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[23\] " "No output dependent on input pin \"test_mmemory_addr\[23\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[24\] " "No output dependent on input pin \"test_mmemory_addr\[24\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[25\] " "No output dependent on input pin \"test_mmemory_addr\[25\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[26\] " "No output dependent on input pin \"test_mmemory_addr\[26\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[27\] " "No output dependent on input pin \"test_mmemory_addr\[27\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[28\] " "No output dependent on input pin \"test_mmemory_addr\[28\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[29\] " "No output dependent on input pin \"test_mmemory_addr\[29\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[30\] " "No output dependent on input pin \"test_mmemory_addr\[30\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_mmemory_addr\[31\] " "No output dependent on input pin \"test_mmemory_addr\[31\]\"" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608391534997 "|FakeCPU|test_mmemory_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608391534997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1803 " "Implemented 1803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608391535000 ""} { "Info" "ICUT_CUT_TM_OPINS" "180 " "Implemented 180 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608391535000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1003 " "Implemented 1003 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608391535000 ""} { "Info" "ICUT_CUT_TM_RAMS" "552 " "Implemented 552 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608391535000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608391535000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608391535055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 23:25:35 2020 " "Processing ended: Sat Dec 19 23:25:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608391535055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608391535055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608391535055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608391535055 ""}
