# 1 "../bouffalo_drivers/lhal/include/hardware/usb_v1_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/lhal/include/hardware/usb_v1_reg.h" 2
/**
  ******************************************************************************
  * @file    usb_v1_reg.h
  * @version V1.0
  * @date    2022-08-15
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __HARDWARE_USB_V1_H__ 

/****************************************************************************
 * Pre-processor Definitions
****************************************************************************/

/* Register offsets *********************************************************/

#define USB_CONFIG_OFFSET (0x0)
#define USB_LPM_CONFIG_OFFSET (0x4)
#define USB_RESUME_CONFIG_OFFSET (0x8)
#define USB_SETUP_DATA_0_OFFSET (0x10)
#define USB_SETUP_DATA_1_OFFSET (0x14)
#define USB_FRAME_NO_OFFSET (0x18)
#define USB_ERROR_OFFSET (0x1C)
#define USB_INT_EN_OFFSET (0x20)
#define USB_INT_STS_OFFSET (0x24)
#define USB_INT_MASK_OFFSET (0x28)
#define USB_INT_CLEAR_OFFSET (0x2C)
#define USB_EP1_CONFIG_OFFSET (0x40)
#define USB_EP2_CONFIG_OFFSET (0x44)
#define USB_EP3_CONFIG_OFFSET (0x48)
#define USB_EP4_CONFIG_OFFSET (0x4C)
#define USB_EP5_CONFIG_OFFSET (0x50)
#define USB_EP6_CONFIG_OFFSET (0x54)
#define USB_EP7_CONFIG_OFFSET (0x58)
#define USB_EP0_FIFO_CONFIG_OFFSET (0x100)
#define USB_EP0_FIFO_STATUS_OFFSET (0x104)
#define USB_EP0_TX_FIFO_WDATA_OFFSET (0x108)
#define USB_EP0_RX_FIFO_RDATA_OFFSET (0x10C)
#define USB_EP1_FIFO_CONFIG_OFFSET (0x110)
#define USB_EP1_FIFO_STATUS_OFFSET (0x114)
#define USB_EP1_TX_FIFO_WDATA_OFFSET (0x118)
#define USB_EP1_RX_FIFO_RDATA_OFFSET (0x11C)
#define USB_EP2_FIFO_CONFIG_OFFSET (0x120)
#define USB_EP2_FIFO_STATUS_OFFSET (0x124)
#define USB_EP2_TX_FIFO_WDATA_OFFSET (0x128)
#define USB_EP2_RX_FIFO_RDATA_OFFSET (0x12C)
#define USB_EP3_FIFO_CONFIG_OFFSET (0x130)
#define USB_EP3_FIFO_STATUS_OFFSET (0x134)
#define USB_EP3_TX_FIFO_WDATA_OFFSET (0x138)
#define USB_EP3_RX_FIFO_RDATA_OFFSET (0x13C)
#define USB_EP4_FIFO_CONFIG_OFFSET (0x140)
#define USB_EP4_FIFO_STATUS_OFFSET (0x144)
#define USB_EP4_TX_FIFO_WDATA_OFFSET (0x148)
#define USB_EP4_RX_FIFO_RDATA_OFFSET (0x14C)
#define USB_EP5_FIFO_CONFIG_OFFSET (0x150)
#define USB_EP5_FIFO_STATUS_OFFSET (0x154)
#define USB_EP5_TX_FIFO_WDATA_OFFSET (0x158)
#define USB_EP5_RX_FIFO_RDATA_OFFSET (0x15C)
#define USB_EP6_FIFO_CONFIG_OFFSET (0x160)
#define USB_EP6_FIFO_STATUS_OFFSET (0x164)
#define USB_EP6_TX_FIFO_WDATA_OFFSET (0x168)
#define USB_EP6_RX_FIFO_RDATA_OFFSET (0x16C)
#define USB_EP7_FIFO_CONFIG_OFFSET (0x170)
#define USB_EP7_FIFO_STATUS_OFFSET (0x174)
#define USB_EP7_TX_FIFO_WDATA_OFFSET (0x178)
#define USB_EP7_RX_FIFO_RDATA_OFFSET (0x17C)
#define USB_RSVD_0_OFFSET (0x1F0)
#define USB_RSVD_1_OFFSET (0x1F4)
#define USB_XCVR_IF_CONFIG_OFFSET (0x1FC)

/* Register Bitfield definitions *****************************************************/

/* 0x0 : usb_config */
#define USB_CR_USB_EN (1 << 0U)
#define USB_CR_USB_ROM_DCT_EN (1 << 4U)
#define USB_CR_USB_EP0_SW_CTRL (1 << 8U)
#define USB_CR_USB_EP0_SW_ADDR_SHIFT (9U)
#define USB_CR_USB_EP0_SW_ADDR_MASK (0x7f << USB_CR_USB_EP0_SW_ADDR_SHIFT)
#define USB_CR_USB_EP0_SW_SIZE_SHIFT (16U)
#define USB_CR_USB_EP0_SW_SIZE_MASK (0xff << USB_CR_USB_EP0_SW_SIZE_SHIFT)
#define USB_CR_USB_EP0_SW_STALL (1 << 24U)
#define USB_CR_USB_EP0_SW_NACK_IN (1 << 25U)
#define USB_CR_USB_EP0_SW_NACK_OUT (1 << 26U)
#define USB_CR_USB_EP0_SW_RDY (1 << 27U)
#define USB_STS_USB_EP0_SW_RDY (1 << 28U)

/* 0x4 : usb_lpm_config */
#define USB_CR_LPM_EN (1 << 0U)
#define USB_CR_LPM_RESP_UPD (1 << 1U)
#define USB_CR_LPM_RESP_SHIFT (2U)
#define USB_CR_LPM_RESP_MASK (0x3 << USB_CR_LPM_RESP_SHIFT)
#define USB_STS_LPM_ATTR_SHIFT (20U)
#define USB_STS_LPM_ATTR_MASK (0x7ff << USB_STS_LPM_ATTR_SHIFT)
#define USB_STS_LPM (1 << 31U)

/* 0x8 : usb_resume_config */
#define USB_CR_RES_WIDTH_SHIFT (0U)
#define USB_CR_RES_WIDTH_MASK (0x7ff << USB_CR_RES_WIDTH_SHIFT)
#define USB_CR_RES_TRIG (1 << 12U)
#define USB_CR_RES_FORCE (1 << 31U)

/* 0x10 : usb_setup_data_0 */
#define USB_STS_SETUP_DATA_B0_SHIFT (0U)
#define USB_STS_SETUP_DATA_B0_MASK (0xff << USB_STS_SETUP_DATA_B0_SHIFT)
#define USB_STS_SETUP_DATA_B1_SHIFT (8U)
#define USB_STS_SETUP_DATA_B1_MASK (0xff << USB_STS_SETUP_DATA_B1_SHIFT)
#define USB_STS_SETUP_DATA_B2_SHIFT (16U)
#define USB_STS_SETUP_DATA_B2_MASK (0xff << USB_STS_SETUP_DATA_B2_SHIFT)
#define USB_STS_SETUP_DATA_B3_SHIFT (24U)
#define USB_STS_SETUP_DATA_B3_MASK (0xff << USB_STS_SETUP_DATA_B3_SHIFT)

/* 0x14 : usb_setup_data_1 */
#define USB_STS_SETUP_DATA_B4_SHIFT (0U)
#define USB_STS_SETUP_DATA_B4_MASK (0xff << USB_STS_SETUP_DATA_B4_SHIFT)
#define USB_STS_SETUP_DATA_B5_SHIFT (8U)
#define USB_STS_SETUP_DATA_B5_MASK (0xff << USB_STS_SETUP_DATA_B5_SHIFT)
#define USB_STS_SETUP_DATA_B6_SHIFT (16U)
#define USB_STS_SETUP_DATA_B6_MASK (0xff << USB_STS_SETUP_DATA_B6_SHIFT)
#define USB_STS_SETUP_DATA_B7_SHIFT (24U)
#define USB_STS_SETUP_DATA_B7_MASK (0xff << USB_STS_SETUP_DATA_B7_SHIFT)

/* 0x18 : usb_frame_no */
#define USB_STS_FRAME_NO_SHIFT (0U)
#define USB_STS_FRAME_NO_MASK (0x7ff << USB_STS_FRAME_NO_SHIFT)
#define USB_STS_PID_SHIFT (12U)
#define USB_STS_PID_MASK (0xf << USB_STS_PID_SHIFT)
#define USB_STS_EP_NO_SHIFT (16U)
#define USB_STS_EP_NO_MASK (0xf << USB_STS_EP_NO_SHIFT)

/* 0x1C : usb_error */
#define USB_UTMI_RX_ERR (1 << 0U)
#define USB_XFER_TO_ERR (1 << 1U)
#define USB_IVLD_EP_ERR (1 << 2U)
#define USB_PID_SEQ_ERR (1 << 3U)
#define USB_PID_CKS_ERR (1 << 4U)
#define USB_CRC5_ERR (1 << 5U)
#define USB_CRC16_ERR (1 << 6U)

/* 0x20 : USB interrupt enable */
#define USB_CR_SOF_EN (1 << 0U)
#define USB_CR_USB_RESET_EN (1 << 1U)
#define USB_CR_VBUS_TGL_EN (1 << 2U)
#define USB_CR_GET_DCT_CMD_EN (1 << 3U)
#define USB_CR_EP0_SETUP_CMD_EN (1 << 4U)
#define USB_CR_EP0_SETUP_DONE_EN (1 << 5U)
#define USB_CR_EP0_IN_CMD_EN (1 << 6U)
#define USB_CR_EP0_IN_DONE_EN (1 << 7U)
#define USB_CR_EP0_OUT_CMD_EN (1 << 8U)
#define USB_CR_EP0_OUT_DONE_EN (1 << 9U)
#define USB_CR_EP1_CMD_EN (1 << 10U)
#define USB_CR_EP1_DONE_EN (1 << 11U)
#define USB_CR_EP2_CMD_EN (1 << 12U)
#define USB_CR_EP2_DONE_EN (1 << 13U)
#define USB_CR_EP3_CMD_EN (1 << 14U)
#define USB_CR_EP3_DONE_EN (1 << 15U)
#define USB_CR_EP4_CMD_EN (1 << 16U)
#define USB_CR_EP4_DONE_EN (1 << 17U)
#define USB_CR_EP5_CMD_EN (1 << 18U)
#define USB_CR_EP5_DONE_EN (1 << 19U)
#define USB_CR_EP6_CMD_EN (1 << 20U)
#define USB_CR_EP6_DONE_EN (1 << 21U)
#define USB_CR_EP7_CMD_EN (1 << 22U)
#define USB_CR_EP7_DONE_EN (1 << 23U)
#define USB_CR_USB_REND_EN (1 << 27U)
#define USB_CR_LPM_WKUP_EN (1 << 28U)
#define USB_CR_LPM_PKT_EN (1 << 29U)
#define USB_CR_SOF_3MS_EN (1 << 30U)
#define USB_CR_USB_ERR_EN (1 << 31U)

/* 0x24 : USB interrupt status */
#define USB_SOF_INT (1 << 0U)
#define USB_RESET_INT (1 << 1U)
#define USB_VBUS_TGL_INT (1 << 2U)
#define USB_GET_DCT_CMD_INT (1 << 3U)
#define USB_EP0_SETUP_CMD_INT (1 << 4U)
#define USB_EP0_SETUP_DONE_INT (1 << 5U)
#define USB_EP0_IN_CMD_INT (1 << 6U)
#define USB_EP0_IN_DONE_INT (1 << 7U)
#define USB_EP0_OUT_CMD_INT (1 << 8U)
#define USB_EP0_OUT_DONE_INT (1 << 9U)
#define USB_EP1_CMD_INT (1 << 10U)
#define USB_EP1_DONE_INT (1 << 11U)
#define USB_EP2_CMD_INT (1 << 12U)
#define USB_EP2_DONE_INT (1 << 13U)
#define USB_EP3_CMD_INT (1 << 14U)
#define USB_EP3_DONE_INT (1 << 15U)
#define USB_EP4_CMD_INT (1 << 16U)
#define USB_EP4_DONE_INT (1 << 17U)
#define USB_EP5_CMD_INT (1 << 18U)
#define USB_EP5_DONE_INT (1 << 19U)
#define USB_EP6_CMD_INT (1 << 20U)
#define USB_EP6_DONE_INT (1 << 21U)
#define USB_EP7_CMD_INT (1 << 22U)
#define USB_EP7_DONE_INT (1 << 23U)
#define USB_REND_INT (1 << 27U)
#define USB_LPM_WKUP_INT (1 << 28U)
#define USB_LPM_PKT_INT (1 << 29U)
#define USB_SOF_3MS_INT (1 << 30U)
#define USB_ERR_INT (1 << 31U)

/* 0x28 : USB interrupt mask */
#define USB_CR_SOF_MASK (1 << 0U)
#define USB_CR_USB_RESET_MASK (1 << 1U)
#define USB_CR_VBUS_TGL_MASK (1 << 2U)
#define USB_CR_GET_DCT_CMD_MASK (1 << 3U)
#define USB_CR_EP0_SETUP_CMD_MASK (1 << 4U)
#define USB_CR_EP0_SETUP_DONE_MASK (1 << 5U)
#define USB_CR_EP0_IN_CMD_MASK (1 << 6U)
#define USB_CR_EP0_IN_DONE_MASK (1 << 7U)
#define USB_CR_EP0_OUT_CMD_MASK (1 << 8U)
#define USB_CR_EP0_OUT_DONE_MASK (1 << 9U)
#define USB_CR_EP1_CMD_MASK (1 << 10U)
#define USB_CR_EP1_DONE_MASK (1 << 11U)
#define USB_CR_EP2_CMD_MASK (1 << 12U)
#define USB_CR_EP2_DONE_MASK (1 << 13U)
#define USB_CR_EP3_CMD_MASK (1 << 14U)
#define USB_CR_EP3_DONE_MASK (1 << 15U)
#define USB_CR_EP4_CMD_MASK (1 << 16U)
#define USB_CR_EP4_DONE_MASK (1 << 17U)
#define USB_CR_EP5_CMD_MASK (1 << 18U)
#define USB_CR_EP5_DONE_MASK (1 << 19U)
#define USB_CR_EP6_CMD_MASK (1 << 20U)
#define USB_CR_EP6_DONE_MASK (1 << 21U)
#define USB_CR_EP7_CMD_MASK (1 << 22U)
#define USB_CR_EP7_DONE_MASK (1 << 23U)
#define USB_CR_USB_REND_MASK (1 << 27U)
#define USB_CR_LPM_WKUP_MASK (1 << 28U)
#define USB_CR_LPM_PKT_MASK (1 << 29U)
#define USB_CR_SOF_3MS_MASK (1 << 30U)
#define USB_CR_USB_ERR_MASK (1 << 31U)

/* 0x2C : USB interrupt clear */
#define USB_CR_SOF_CLR (1 << 0U)
#define USB_CR_USB_RESET_CLR (1 << 1U)
#define USB_CR_VBUS_TGL_CLR (1 << 2U)
#define USB_CR_GET_DCT_CMD_CLR (1 << 3U)
#define USB_CR_EP0_SETUP_CMD_CLR (1 << 4U)
#define USB_CR_EP0_SETUP_DONE_CLR (1 << 5U)
#define USB_CR_EP0_IN_CMD_CLR (1 << 6U)
#define USB_CR_EP0_IN_DONE_CLR (1 << 7U)
#define USB_CR_EP0_OUT_CMD_CLR (1 << 8U)
#define USB_CR_EP0_OUT_DONE_CLR (1 << 9U)
#define USB_CR_EP1_CMD_CLR (1 << 10U)
#define USB_CR_EP1_DONE_CLR (1 << 11U)
#define USB_CR_EP2_CMD_CLR (1 << 12U)
#define USB_CR_EP2_DONE_CLR (1 << 13U)
#define USB_CR_EP3_CMD_CLR (1 << 14U)
#define USB_CR_EP3_DONE_CLR (1 << 15U)
#define USB_CR_EP4_CMD_CLR (1 << 16U)
#define USB_CR_EP4_DONE_CLR (1 << 17U)
#define USB_CR_EP5_CMD_CLR (1 << 18U)
#define USB_CR_EP5_DONE_CLR (1 << 19U)
#define USB_CR_EP6_CMD_CLR (1 << 20U)
#define USB_CR_EP6_DONE_CLR (1 << 21U)
#define USB_CR_EP7_CMD_CLR (1 << 22U)
#define USB_CR_EP7_DONE_CLR (1 << 23U)
#define USB_CR_USB_REND_CLR (1 << 27U)
#define USB_CR_LPM_WKUP_CLR (1 << 28U)
#define USB_CR_LPM_PKT_CLR (1 << 29U)
#define USB_CR_SOF_3MS_CLR (1 << 30U)
#define USB_CR_USB_ERR_CLR (1 << 31U)

/* 0x40 : ep1_config */
#define USB_CR_EP1_SIZE_SHIFT (0U)
#define USB_CR_EP1_SIZE_MASK (0x7ff << USB_CR_EP1_SIZE_SHIFT)
#define USB_CR_EP1_DIR_SHIFT (11U)
#define USB_CR_EP1_DIR_MASK (0x3 << USB_CR_EP1_DIR_SHIFT)
#define USB_CR_EP1_TYPE_SHIFT (13U)
#define USB_CR_EP1_TYPE_MASK (0x7 << USB_CR_EP1_TYPE_SHIFT)
#define USB_CR_EP1_STALL (1 << 16U)
#define USB_CR_EP1_NACK (1 << 17U)
#define USB_CR_EP1_RDY (1 << 18U)
#define USB_STS_EP1_RDY (1 << 19U)

/* 0x44 : ep2_config */
#define USB_CR_EP2_SIZE_SHIFT (0U)
#define USB_CR_EP2_SIZE_MASK (0x7ff << USB_CR_EP2_SIZE_SHIFT)
#define USB_CR_EP2_DIR_SHIFT (11U)
#define USB_CR_EP2_DIR_MASK (0x3 << USB_CR_EP2_DIR_SHIFT)
#define USB_CR_EP2_TYPE_SHIFT (13U)
#define USB_CR_EP2_TYPE_MASK (0x7 << USB_CR_EP2_TYPE_SHIFT)
#define USB_CR_EP2_STALL (1 << 16U)
#define USB_CR_EP2_NACK (1 << 17U)
#define USB_CR_EP2_RDY (1 << 18U)
#define USB_STS_EP2_RDY (1 << 19U)

/* 0x48 : ep3_config */
#define USB_CR_EP3_SIZE_SHIFT (0U)
#define USB_CR_EP3_SIZE_MASK (0x7ff << USB_CR_EP3_SIZE_SHIFT)
#define USB_CR_EP3_DIR_SHIFT (11U)
#define USB_CR_EP3_DIR_MASK (0x3 << USB_CR_EP3_DIR_SHIFT)
#define USB_CR_EP3_TYPE_SHIFT (13U)
#define USB_CR_EP3_TYPE_MASK (0x7 << USB_CR_EP3_TYPE_SHIFT)
#define USB_CR_EP3_STALL (1 << 16U)
#define USB_CR_EP3_NACK (1 << 17U)
#define USB_CR_EP3_RDY (1 << 18U)
#define USB_STS_EP3_RDY (1 << 19U)

/* 0x4C : ep4_config */
#define USB_CR_EP4_SIZE_SHIFT (0U)
#define USB_CR_EP4_SIZE_MASK (0x7ff << USB_CR_EP4_SIZE_SHIFT)
#define USB_CR_EP4_DIR_SHIFT (11U)
#define USB_CR_EP4_DIR_MASK (0x3 << USB_CR_EP4_DIR_SHIFT)
#define USB_CR_EP4_TYPE_SHIFT (13U)
#define USB_CR_EP4_TYPE_MASK (0x7 << USB_CR_EP4_TYPE_SHIFT)
#define USB_CR_EP4_STALL (1 << 16U)
#define USB_CR_EP4_NACK (1 << 17U)
#define USB_CR_EP4_RDY (1 << 18U)
#define USB_STS_EP4_RDY (1 << 19U)

/* 0x50 : ep5_config */
#define USB_CR_EP5_SIZE_SHIFT (0U)
#define USB_CR_EP5_SIZE_MASK (0x7ff << USB_CR_EP5_SIZE_SHIFT)
#define USB_CR_EP5_DIR_SHIFT (11U)
#define USB_CR_EP5_DIR_MASK (0x3 << USB_CR_EP5_DIR_SHIFT)
#define USB_CR_EP5_TYPE_SHIFT (13U)
#define USB_CR_EP5_TYPE_MASK (0x7 << USB_CR_EP5_TYPE_SHIFT)
#define USB_CR_EP5_STALL (1 << 16U)
#define USB_CR_EP5_NACK (1 << 17U)
#define USB_CR_EP5_RDY (1 << 18U)
#define USB_STS_EP5_RDY (1 << 19U)

/* 0x54 : ep6_config */
#define USB_CR_EP6_SIZE_SHIFT (0U)
#define USB_CR_EP6_SIZE_MASK (0x7ff << USB_CR_EP6_SIZE_SHIFT)
#define USB_CR_EP6_DIR_SHIFT (11U)
#define USB_CR_EP6_DIR_MASK (0x3 << USB_CR_EP6_DIR_SHIFT)
#define USB_CR_EP6_TYPE_SHIFT (13U)
#define USB_CR_EP6_TYPE_MASK (0x7 << USB_CR_EP6_TYPE_SHIFT)
#define USB_CR_EP6_STALL (1 << 16U)
#define USB_CR_EP6_NACK (1 << 17U)
#define USB_CR_EP6_RDY (1 << 18U)
#define USB_STS_EP6_RDY (1 << 19U)

/* 0x58 : ep7_config */
#define USB_CR_EP7_SIZE_SHIFT (0U)
#define USB_CR_EP7_SIZE_MASK (0x7ff << USB_CR_EP7_SIZE_SHIFT)
#define USB_CR_EP7_DIR_SHIFT (11U)
#define USB_CR_EP7_DIR_MASK (0x3 << USB_CR_EP7_DIR_SHIFT)
#define USB_CR_EP7_TYPE_SHIFT (13U)
#define USB_CR_EP7_TYPE_MASK (0x7 << USB_CR_EP7_TYPE_SHIFT)
#define USB_CR_EP7_STALL (1 << 16U)
#define USB_CR_EP7_NACK (1 << 17U)
#define USB_CR_EP7_RDY (1 << 18U)
#define USB_STS_EP7_RDY (1 << 19U)

/* 0x100 : ep0_fifo_config */
#define USB_EP0_DMA_TX_EN (1 << 0U)
#define USB_EP0_DMA_RX_EN (1 << 1U)
#define USB_EP0_TX_FIFO_CLR (1 << 2U)
#define USB_EP0_RX_FIFO_CLR (1 << 3U)
#define USB_EP0_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP0_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP0_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP0_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x104 : ep0_fifo_status */
#define USB_EP0_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP0_TX_FIFO_CNT_MASK (0x7f << USB_EP0_TX_FIFO_CNT_SHIFT)
#define USB_EP0_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP0_TX_FIFO_FULL (1 << 15U)
#define USB_EP0_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP0_RX_FIFO_CNT_MASK (0x7f << USB_EP0_RX_FIFO_CNT_SHIFT)
#define USB_EP0_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP0_RX_FIFO_FULL (1 << 31U)

/* 0x108 : ep0_tx_fifo_wdata */
#define USB_EP0_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP0_TX_FIFO_WDATA_MASK (0xff << USB_EP0_TX_FIFO_WDATA_SHIFT)

/* 0x10C : ep0_rx_fifo_rdata */
#define USB_EP0_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP0_RX_FIFO_RDATA_MASK (0xff << USB_EP0_RX_FIFO_RDATA_SHIFT)

/* 0x110 : ep1_fifo_config */
#define USB_EP1_DMA_TX_EN (1 << 0U)
#define USB_EP1_DMA_RX_EN (1 << 1U)
#define USB_EP1_TX_FIFO_CLR (1 << 2U)
#define USB_EP1_RX_FIFO_CLR (1 << 3U)
#define USB_EP1_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP1_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP1_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP1_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x114 : ep1_fifo_status */
#define USB_EP1_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP1_TX_FIFO_CNT_MASK (0x7f << USB_EP1_TX_FIFO_CNT_SHIFT)
#define USB_EP1_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP1_TX_FIFO_FULL (1 << 15U)
#define USB_EP1_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP1_RX_FIFO_CNT_MASK (0x7f << USB_EP1_RX_FIFO_CNT_SHIFT)
#define USB_EP1_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP1_RX_FIFO_FULL (1 << 31U)

/* 0x118 : ep1_tx_fifo_wdata */
#define USB_EP1_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP1_TX_FIFO_WDATA_MASK (0xff << USB_EP1_TX_FIFO_WDATA_SHIFT)

/* 0x11C : ep1_rx_fifo_rdata */
#define USB_EP1_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP1_RX_FIFO_RDATA_MASK (0xff << USB_EP1_RX_FIFO_RDATA_SHIFT)

/* 0x120 : ep2_fifo_config */
#define USB_EP2_DMA_TX_EN (1 << 0U)
#define USB_EP2_DMA_RX_EN (1 << 1U)
#define USB_EP2_TX_FIFO_CLR (1 << 2U)
#define USB_EP2_RX_FIFO_CLR (1 << 3U)
#define USB_EP2_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP2_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP2_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP2_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x124 : ep2_fifo_status */
#define USB_EP2_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP2_TX_FIFO_CNT_MASK (0x7f << USB_EP2_TX_FIFO_CNT_SHIFT)
#define USB_EP2_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP2_TX_FIFO_FULL (1 << 15U)
#define USB_EP2_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP2_RX_FIFO_CNT_MASK (0x7f << USB_EP2_RX_FIFO_CNT_SHIFT)
#define USB_EP2_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP2_RX_FIFO_FULL (1 << 31U)

/* 0x128 : ep2_tx_fifo_wdata */
#define USB_EP2_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP2_TX_FIFO_WDATA_MASK (0xff << USB_EP2_TX_FIFO_WDATA_SHIFT)

/* 0x12C : ep2_rx_fifo_rdata */
#define USB_EP2_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP2_RX_FIFO_RDATA_MASK (0xff << USB_EP2_RX_FIFO_RDATA_SHIFT)

/* 0x130 : ep3_fifo_config */
#define USB_EP3_DMA_TX_EN (1 << 0U)
#define USB_EP3_DMA_RX_EN (1 << 1U)
#define USB_EP3_TX_FIFO_CLR (1 << 2U)
#define USB_EP3_RX_FIFO_CLR (1 << 3U)
#define USB_EP3_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP3_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP3_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP3_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x134 : ep3_fifo_status */
#define USB_EP3_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP3_TX_FIFO_CNT_MASK (0x7f << USB_EP3_TX_FIFO_CNT_SHIFT)
#define USB_EP3_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP3_TX_FIFO_FULL (1 << 15U)
#define USB_EP3_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP3_RX_FIFO_CNT_MASK (0x7f << USB_EP3_RX_FIFO_CNT_SHIFT)
#define USB_EP3_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP3_RX_FIFO_FULL (1 << 31U)

/* 0x138 : ep3_tx_fifo_wdata */
#define USB_EP3_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP3_TX_FIFO_WDATA_MASK (0xff << USB_EP3_TX_FIFO_WDATA_SHIFT)

/* 0x13C : ep3_rx_fifo_rdata */
#define USB_EP3_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP3_RX_FIFO_RDATA_MASK (0xff << USB_EP3_RX_FIFO_RDATA_SHIFT)

/* 0x140 : ep4_fifo_config */
#define USB_EP4_DMA_TX_EN (1 << 0U)
#define USB_EP4_DMA_RX_EN (1 << 1U)
#define USB_EP4_TX_FIFO_CLR (1 << 2U)
#define USB_EP4_RX_FIFO_CLR (1 << 3U)
#define USB_EP4_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP4_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP4_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP4_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x144 : ep4_fifo_status */
#define USB_EP4_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP4_TX_FIFO_CNT_MASK (0x7f << USB_EP4_TX_FIFO_CNT_SHIFT)
#define USB_EP4_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP4_TX_FIFO_FULL (1 << 15U)
#define USB_EP4_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP4_RX_FIFO_CNT_MASK (0x7f << USB_EP4_RX_FIFO_CNT_SHIFT)
#define USB_EP4_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP4_RX_FIFO_FULL (1 << 31U)

/* 0x148 : ep4_tx_fifo_wdata */
#define USB_EP4_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP4_TX_FIFO_WDATA_MASK (0xff << USB_EP4_TX_FIFO_WDATA_SHIFT)

/* 0x14C : ep4_rx_fifo_rdata */
#define USB_EP4_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP4_RX_FIFO_RDATA_MASK (0xff << USB_EP4_RX_FIFO_RDATA_SHIFT)

/* 0x150 : ep5_fifo_config */
#define USB_EP5_DMA_TX_EN (1 << 0U)
#define USB_EP5_DMA_RX_EN (1 << 1U)
#define USB_EP5_TX_FIFO_CLR (1 << 2U)
#define USB_EP5_RX_FIFO_CLR (1 << 3U)
#define USB_EP5_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP5_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP5_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP5_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x154 : ep5_fifo_status */
#define USB_EP5_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP5_TX_FIFO_CNT_MASK (0x7f << USB_EP5_TX_FIFO_CNT_SHIFT)
#define USB_EP5_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP5_TX_FIFO_FULL (1 << 15U)
#define USB_EP5_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP5_RX_FIFO_CNT_MASK (0x7f << USB_EP5_RX_FIFO_CNT_SHIFT)
#define USB_EP5_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP5_RX_FIFO_FULL (1 << 31U)

/* 0x158 : ep5_tx_fifo_wdata */
#define USB_EP5_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP5_TX_FIFO_WDATA_MASK (0xff << USB_EP5_TX_FIFO_WDATA_SHIFT)

/* 0x15C : ep5_rx_fifo_rdata */
#define USB_EP5_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP5_RX_FIFO_RDATA_MASK (0xff << USB_EP5_RX_FIFO_RDATA_SHIFT)

/* 0x160 : ep6_fifo_config */
#define USB_EP6_DMA_TX_EN (1 << 0U)
#define USB_EP6_DMA_RX_EN (1 << 1U)
#define USB_EP6_TX_FIFO_CLR (1 << 2U)
#define USB_EP6_RX_FIFO_CLR (1 << 3U)
#define USB_EP6_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP6_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP6_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP6_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x164 : ep6_fifo_status */
#define USB_EP6_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP6_TX_FIFO_CNT_MASK (0x7f << USB_EP6_TX_FIFO_CNT_SHIFT)
#define USB_EP6_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP6_TX_FIFO_FULL (1 << 15U)
#define USB_EP6_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP6_RX_FIFO_CNT_MASK (0x7f << USB_EP6_RX_FIFO_CNT_SHIFT)
#define USB_EP6_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP6_RX_FIFO_FULL (1 << 31U)

/* 0x168 : ep6_tx_fifo_wdata */
#define USB_EP6_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP6_TX_FIFO_WDATA_MASK (0xff << USB_EP6_TX_FIFO_WDATA_SHIFT)

/* 0x16C : ep6_rx_fifo_rdata */
#define USB_EP6_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP6_RX_FIFO_RDATA_MASK (0xff << USB_EP6_RX_FIFO_RDATA_SHIFT)

/* 0x170 : ep7_fifo_config */
#define USB_EP7_DMA_TX_EN (1 << 0U)
#define USB_EP7_DMA_RX_EN (1 << 1U)
#define USB_EP7_TX_FIFO_CLR (1 << 2U)
#define USB_EP7_RX_FIFO_CLR (1 << 3U)
#define USB_EP7_TX_FIFO_OVERFLOW (1 << 4U)
#define USB_EP7_TX_FIFO_UNDERFLOW (1 << 5U)
#define USB_EP7_RX_FIFO_OVERFLOW (1 << 6U)
#define USB_EP7_RX_FIFO_UNDERFLOW (1 << 7U)

/* 0x174 : ep7_fifo_status */
#define USB_EP7_TX_FIFO_CNT_SHIFT (0U)
#define USB_EP7_TX_FIFO_CNT_MASK (0x7f << USB_EP7_TX_FIFO_CNT_SHIFT)
#define USB_EP7_TX_FIFO_EMPTY (1 << 14U)
#define USB_EP7_TX_FIFO_FULL (1 << 15U)
#define USB_EP7_RX_FIFO_CNT_SHIFT (16U)
#define USB_EP7_RX_FIFO_CNT_MASK (0x7f << USB_EP7_RX_FIFO_CNT_SHIFT)
#define USB_EP7_RX_FIFO_EMPTY (1 << 30U)
#define USB_EP7_RX_FIFO_FULL (1 << 31U)

/* 0x178 : ep7_tx_fifo_wdata */
#define USB_EP7_TX_FIFO_WDATA_SHIFT (0U)
#define USB_EP7_TX_FIFO_WDATA_MASK (0xff << USB_EP7_TX_FIFO_WDATA_SHIFT)

/* 0x17C : ep7_rx_fifo_rdata */
#define USB_EP7_RX_FIFO_RDATA_SHIFT (0U)
#define USB_EP7_RX_FIFO_RDATA_MASK (0xff << USB_EP7_RX_FIFO_RDATA_SHIFT)

/* 0x1F0 : rsvd_0 */

/* 0x1F4 : rsvd_1 */

/* 0x1FC : xcvr_if_config */
#define USB_CR_XCVR_FORCE_TX_EN (1 << 0U)
#define USB_CR_XCVR_FORCE_TX_OE (1 << 1U)
#define USB_CR_XCVR_FORCE_TX_DP (1 << 2U)
#define USB_CR_XCVR_FORCE_TX_DN (1 << 3U)
#define USB_CR_XCVR_FORCE_RX_EN (1 << 4U)
#define USB_CR_XCVR_FORCE_RX_D (1 << 5U)
#define USB_CR_XCVR_FORCE_RX_DP (1 << 6U)
#define USB_CR_XCVR_FORCE_RX_DN (1 << 7U)
#define USB_CR_XCVR_OM_RX_SEL (1 << 8U)
#define USB_CR_XCVR_OM_RX_D (1 << 9U)
#define USB_CR_XCVR_OM_RX_DP (1 << 10U)
#define USB_CR_XCVR_OM_RX_DN (1 << 11U)
#define USB_STS_VBUS_DET (1 << 31U)
