#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 11 21:18:39 2022
# Process ID: 9208
# Current directory: C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fast_accel/xsim_script.tcl}
# Log file: C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog\xsim.jou
# Running On: Alan-lab, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 25646 MB
#-----------------------------------------------------------
source xsim.dir/fast_accel/xsim_script.tcl
# xsim {fast_accel} -view {{fast_accel_dataflow_ana.wcfg}} -tclbatch {fast_accel.tcl} -protoinst {fast_accel.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fast_accel.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fast_accel_top/AESL_inst_fast_accel//AESL_inst_fast_accel_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fast_accel_top/AESL_inst_fast_accel/grp_fast_accel_Pipeline_Compute_Loop_fu_60/grp_fast_accel_Pipeline_Compute_Loop_fu_60_activity
Time resolution is 1 ps
open_wave_config fast_accel_dataflow_ana.wcfg
source fast_accel.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_fast_accel_top/AESL_inst_fast_accel/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/cols -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/rows -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/threshold -into $return_group -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_start -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_done -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_idle -into $blocksiggroup
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_clk -into $clockgroup
## save_wave_config fast_accel.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "167955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 168015 ns : File "C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v" Line 427
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 11 21:18:45 2022...
