<snippet>
   <name>Task SystemVerilog</name>
   <content><![CDATA[task ${0}();

endtask : ${0}]]></content>
    <tabTrigger>task</tabTrigger>
    <scope>source.systemverilog</scope>
</snippet>