#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 19:13:09 2019
# Process ID: 15764
# Current directory: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1592 C:\Users\itr9fc\Desktop\FPGA__Proj\HDMI_game_project\HDMI_game_project.xpr
# Log file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/vivado.log
# Journal file: C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
delete_bd_objs [get_bd_nets HDMI_test_0_x_value] [get_bd_nets HDMI_test_0_y_value] [get_bd_nets Interface_0_XY_Red_V] [get_bd_nets Interface_0_XY_Green_V] [get_bd_nets Interface_0_XY_Blue_V] [get_bd_cells Interface_0]
set_property  ip_repo_paths  c:/Users/itr9fc/Vivado_HLS/Tictactoe/solution1/impl/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Interface2:1.0 Interface2_0
endgroup
set_property location {3 819 -288} [get_bd_cells Interface2_0]
set_property location {2 838 -240} [get_bd_cells Interface2_0]
connect_bd_net [get_bd_pins Interface2_0/XY_Red_V] [get_bd_pins HDMI_test_0/XY_Red]
connect_bd_net [get_bd_pins Interface2_0/XY_Green_V] [get_bd_pins HDMI_test_0/XY_Green]
connect_bd_net [get_bd_pins Interface2_0/XY_Blue_V] [get_bd_pins HDMI_test_0/XY_Blue]
connect_bd_net [get_bd_pins Interface2_0/x_V] [get_bd_pins HDMI_test_0/x_value]
connect_bd_net [get_bd_pins Interface2_0/y_V] [get_bd_pins HDMI_test_0/y_value]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /TicTacToe_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run Testing_HDMI_Interface2_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_bd_objs [get_bd_nets rst_clk_wiz_0_25M_peripheral_reset] [get_bd_cells TicTacToe_0]
delete_bd_objs [get_bd_cells rst_clk_wiz_0_25M]
reset_run synth_1
reset_run Testing_HDMI_Interface2_0_0_synth_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/itr9fc/Desktop/FPGA__Proj/Interface2/solution1/impl/ip C:/Users/itr9fc/Desktop/FPGA__Proj/Gamelogic2/solution1/impl/ip} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Interface2:1.0 [get_ips  Testing_HDMI_Interface2_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface2_0_0] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Gamelogic2:1.0 Gamelogic2_0
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
set_property location {1 329 -425} [get_bd_cells Gamelogic2_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:Interface2:1.0 [get_ips  Testing_HDMI_Interface2_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Testing_HDMI_Interface2_0_0] -no_script -sync -force -quiet
set_property location {1 185 -408} [get_bd_cells Gamelogic2_0]
connect_bd_net [get_bd_pins Gamelogic2_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins Gamelogic2_0/ap_start]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/itr9fc/Desktop/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/Testing_HDMI_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
