Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 17:37:00 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                  794        0.098        0.000                      0                  794        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.075        0.000                      0                  794        0.098        0.000                      0                  794        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 4.820ns (48.711%)  route 5.075ns (51.289%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.637     5.221    auto/test_shifter/CLK
    SLICE_X64Y41         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.739 f  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=17, routed)          0.480     6.219    auto/test_shifter/M_current_test_case_register_q_reg[4]
    SLICE_X65Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.343 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=43, routed)          0.177     6.520    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2_n_0
    SLICE_X65Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.644 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.332     6.976    auto/M_aluUnit_a[3]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.571 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.728 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=18, routed)          0.593     8.320    auto/test_shifter/CO[0]
    SLICE_X64Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.816     9.136 r  auto/test_shifter/M_track_failure_q_reg_i_17/CO[2]
                         net (fo=17, routed)          0.389     9.525    auto/test_shifter/M_track_failure_q_reg_i_17_n_1
    SLICE_X62Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.291 r  auto/test_shifter/M_track_failure_q_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.291    auto/test_shifter/M_track_failure_q_reg_i_6_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  auto/test_shifter/M_track_failure_q_reg_i_20/CO[0]
                         net (fo=7, routed)           0.385    10.948    auto/test_shifter/M_track_failure_q_reg_i_20_n_3
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.777 r  auto/test_shifter/M_track_failure_q_reg_i_8/CO[3]
                         net (fo=27, routed)          1.044    12.820    auto/test_shifter/M_track_failure_q_reg_i_8_n_0
    SLICE_X63Y45         LUT4 (Prop_lut4_I3_O)        0.124    12.944 r  auto/test_shifter/M_track_failure_q_i_80/O
                         net (fo=1, routed)           0.403    13.347    auto/test_shifter/M_track_failure_q_i_80_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.471 r  auto/test_shifter/M_track_failure_q_i_56/O
                         net (fo=1, routed)           0.439    13.910    auto/test_shifter/M_track_failure_q_i_56_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.034 r  auto/test_shifter/M_track_failure_q_i_15/O
                         net (fo=1, routed)           0.547    14.581    auto/test_shifter/M_track_failure_q_i_15_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.705 r  auto/test_shifter/M_track_failure_q_i_3/O
                         net (fo=1, routed)           0.288    14.993    auto/test_shifter/M_track_failure_q_i_3_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I1_O)        0.124    15.117 r  auto/test_shifter/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.117    auto/test_shifter/M_track_failure_q_i_1__2_n_0
    SLICE_X63Y47         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.520    14.925    auto/test_shifter/CLK
    SLICE_X63Y47         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.029    15.192    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -15.117    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 5.100ns (53.320%)  route 4.465ns (46.680%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[1])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=19, routed)          1.168    13.129    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X54Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.253 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_16__0/O
                         net (fo=1, routed)           0.943    14.196    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_16__0_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.320 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1/O
                         net (fo=2, routed)           0.276    14.595    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.719 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.719    auto/test_multiply/M_track_failure_d
    SLICE_X53Y40         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.855    auto/test_multiply/CLK
    SLICE_X53Y40         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X53Y40         FDRE (Setup_fdre_C_D)        0.031    15.110    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 4.852ns (55.781%)  route 3.846ns (44.219%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[1])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=19, routed)          1.286    13.247    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124    13.371 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_1__2/O
                         net (fo=1, routed)           0.482    13.853    auto/test_multiply/M_reg_current_out_d_reg[1]
    SLICE_X50Y40         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.855    auto/test_multiply/CLK
    SLICE_X50Y40         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)       -0.031    15.048    auto/test_multiply/M_reg_current_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 4.852ns (57.110%)  route 3.644ns (42.890%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[0])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=20, routed)          1.094    13.055    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X50Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.179 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_1__2/O
                         net (fo=1, routed)           0.471    13.650    auto/test_multiply/M_reg_current_out_d_reg[0]
    SLICE_X51Y41         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.451    14.856    auto/test_multiply/CLK
    SLICE_X51Y41         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)       -0.067    15.013    auto/test_multiply/M_reg_current_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.650    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 4.878ns (58.711%)  route 3.430ns (41.289%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[9])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[9]
                         net (fo=6, routed)           1.012    12.973    auto/test_multiply/alu_unit/multiplyUnit/out0_n_96
    SLICE_X55Y44         LUT2 (Prop_lut2_I0_O)        0.150    13.123 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[9]_i_1__1/O
                         net (fo=1, routed)           0.340    13.463    auto/test_multiply/M_reg_current_out_d_reg[9]
    SLICE_X56Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.453    14.858    auto/test_multiply/CLK
    SLICE_X56Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[9]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.247    14.835    auto/test_multiply/M_reg_current_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.852ns (59.124%)  route 3.355ns (40.876%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[15])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[15]
                         net (fo=6, routed)           0.897    12.858    auto/test_multiply/alu_unit/multiplyUnit/out0_n_90
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.982 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[15]_i_1__2/O
                         net (fo=1, routed)           0.379    13.361    auto/test_multiply/M_reg_current_out_d_reg[15]
    SLICE_X53Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X53Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)       -0.067    15.014    auto/test_multiply/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 4.852ns (59.739%)  route 3.270ns (40.261%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=8, routed)           1.191    13.152    auto/test_multiply/alu_unit/multiplyUnit/out0_n_103
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.276 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    13.276    auto/test_multiply/M_reg_current_out_d_reg[2]
    SLICE_X49Y40         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.449    14.854    auto/test_multiply/CLK
    SLICE_X49Y40         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.029    15.107    auto/test_multiply/M_reg_current_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 4.880ns (59.810%)  route 3.279ns (40.190%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[8])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=20, routed)          1.201    13.162    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.152    13.314 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[8]_i_1__2/O
                         net (fo=1, routed)           0.000    13.314    auto/test_multiply/M_reg_current_out_d_reg[8]
    SLICE_X57Y42         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X57Y42         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[8]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.075    15.156    auto/test_multiply/M_reg_current_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 4.852ns (60.439%)  route 3.176ns (39.561%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[10])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[10]
                         net (fo=6, routed)           1.097    13.058    auto/test_multiply/alu_unit/multiplyUnit/out0_n_95
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.182 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[10]_i_1__1/O
                         net (fo=1, routed)           0.000    13.182    auto/test_multiply/M_reg_current_out_d_reg[10]
    SLICE_X57Y42         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X57Y42         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[10]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    15.110    auto/test_multiply/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 4.878ns (60.096%)  route 3.239ns (39.904%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.570     5.154    auto/test_multiply/CLK
    SLICE_X55Y41         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          1.182     6.756    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I0_O)        0.327     7.083 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b5/O
                         net (fo=1, routed)           0.326     7.408    auto/test_multiply/alu_unit/multiplyUnit/g0_b5_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.326     7.734 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_1/O
                         net (fo=4, routed)           0.571     8.305    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.656    11.961 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=6, routed)           1.160    13.121    auto/test_multiply/alu_unit/multiplyUnit/out0_n_91
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.150    13.271 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[14]_i_1__1/O
                         net (fo=1, routed)           0.000    13.271    auto/test_multiply/M_reg_current_out_d_reg[14]
    SLICE_X54Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X54Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.118    15.213    auto/test_multiply/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  1.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.038    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3_n_7
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.013    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.567     1.511    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3_n_5
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.567     1.511    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.168%)  route 0.277ns (59.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.565     1.509    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.150     1.800    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=3, routed)           0.127     1.972    buttondetector_gen_0[1].buttondetector/M_buttoncond_out[0]
    SLICE_X54Y49         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.838     2.028    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X54Y49         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.246     1.782    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.059     1.841    buttondetector_gen_0[1].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.074 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.074    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3_n_6
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.829    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.985    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.076 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.076    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3_n_4
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X60Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.539    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_6
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X59Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y44   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y44   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y41   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y41   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   auto/test_adder/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   auto/test_adder/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   auto/test_adder/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   auto/test_adder/M_reg_current_out_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47   auto/test_shifter/M_track_failure_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   auto/test_adder/M_speed_through_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_auto_mode_register_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   M_mode_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y39   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y39   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y37   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   seg/ctr/M_ctr_q_reg[12]/C



