Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 20 16:28:15 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           14 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |              49 |           13 |
| Yes          | No                    | No                     |              74 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------+---------------------------------+------------------+----------------+
|       Clock Signal      |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | SSeg/M2/EN_i_1_n_0             |                                 |                1 |              1 |
|  clk_IBUF_BUFG          | SSeg/M2/state                  |                                 |                2 |              3 |
|  a0/Q_reg_reg[3]_0      |                                | a1/Q_reg_reg[0]_0               |                3 |              4 |
|  a1/Q_reg_reg[0]_0      |                                | a2/Q_reg[3]_i_2__2_n_0          |                2 |              4 |
|  a2/Q_reg_reg[2]_0      |                                | a2/Q_reg_reg[0]_0               |                1 |              4 |
|  clk_div_1s/clk_counter |                                | a0/Q_reg_reg[3]_0               |                1 |              4 |
|  clk_IBUF_BUFG          | SSeg/M2/shift_count[5]_i_1_n_0 |                                 |                2 |              6 |
|  clk_IBUF_BUFG          |                                | clk_div_100ms/cnt[0]_i_1__0_n_0 |                6 |             23 |
|  clk_IBUF_BUFG          |                                | clk_div_1s/clear                |                7 |             26 |
|  clk_IBUF_BUFG          |                                |                                 |               14 |             44 |
|  clk_IBUF_BUFG          | SSeg/M2/buffer[63]_i_1_n_0     |                                 |               20 |             64 |
+-------------------------+--------------------------------+---------------------------------+------------------+----------------+


