{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:33:03 2022 " "Info: Processing started: Thu Oct 27 22:33:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 4_full_add -c 4_full_add --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4_full_add -c 4_full_add --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] CO 9.696 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"CO\" is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns A\[0\] 1 PIN PIN_AB18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 4; PIN Node = 'A\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "4_full_add.bdf" "" { Schematic "D:/Software_workspace/FPGA/4_full_add/4_full_add.bdf" { { -112 16 184 -96 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.579 ns) + CELL(0.346 ns) 5.802 ns full_add:inst3\|inst4~6 2 COMB LCCOMB_X13_Y15_N18 2 " "Info: 2: + IC(4.579 ns) + CELL(0.346 ns) = 5.802 ns; Loc. = LCCOMB_X13_Y15_N18; Fanout = 2; COMB Node = 'full_add:inst3\|inst4~6'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { A[0] full_add:inst3|inst4~6 } "NODE_NAME" } } { "full_add.bdf" "" { Schematic "D:/Software_workspace/FPGA/4_full_add/full_add.bdf" { { 208 632 696 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.225 ns) 6.238 ns full_add:inst\|inst4~7 3 COMB LCCOMB_X13_Y15_N28 1 " "Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 6.238 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 1; COMB Node = 'full_add:inst\|inst4~7'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { full_add:inst3|inst4~6 full_add:inst|inst4~7 } "NODE_NAME" } } { "full_add.bdf" "" { Schematic "D:/Software_workspace/FPGA/4_full_add/full_add.bdf" { { 208 632 696 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.992 ns) 9.696 ns CO 4 PIN PIN_AB16 0 " "Info: 4: + IC(1.466 ns) + CELL(1.992 ns) = 9.696 ns; Loc. = PIN_AB16; Fanout = 0; PIN Node = 'CO'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { full_add:inst|inst4~7 CO } "NODE_NAME" } } { "4_full_add.bdf" "" { Schematic "D:/Software_workspace/FPGA/4_full_add/4_full_add.bdf" { { -72 640 816 -56 "CO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.440 ns ( 35.48 % ) " "Info: Total cell delay = 3.440 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.256 ns ( 64.52 % ) " "Info: Total interconnect delay = 6.256 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { A[0] full_add:inst3|inst4~6 full_add:inst|inst4~7 CO } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { A[0] {} A[0]~combout {} full_add:inst3|inst4~6 {} full_add:inst|inst4~7 {} CO {} } { 0.000ns 0.000ns 4.579ns 0.211ns 1.466ns } { 0.000ns 0.877ns 0.346ns 0.225ns 1.992ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:33:03 2022 " "Info: Processing ended: Thu Oct 27 22:33:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
