LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY RIPPLE_CARRY IS 
	port(
		A,B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		Cin : IN STD_LOGIC;
		Cout : OUT STD_LOGIC;
		Z : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END RIPPLE_CARRY;

ARCHITECTURE Behavior OF AND_COMPONENT IS

Z <= X AND Y;

END Behavior
