// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module AESL_axi_slave_CTL (
    clk,
    reset,
    TRAN_s_axi_CTL_AWADDR,
    TRAN_s_axi_CTL_AWVALID,
    TRAN_s_axi_CTL_AWREADY,
    TRAN_s_axi_CTL_WVALID,
    TRAN_s_axi_CTL_WREADY,
    TRAN_s_axi_CTL_WDATA,
    TRAN_s_axi_CTL_WSTRB,
    TRAN_s_axi_CTL_ARADDR,
    TRAN_s_axi_CTL_ARVALID,
    TRAN_s_axi_CTL_ARREADY,
    TRAN_s_axi_CTL_RVALID,
    TRAN_s_axi_CTL_RREADY,
    TRAN_s_axi_CTL_RDATA,
    TRAN_s_axi_CTL_RRESP,
    TRAN_s_axi_CTL_BVALID,
    TRAN_s_axi_CTL_BREADY,
    TRAN_s_axi_CTL_BRESP,
    TRAN_input_r,
    TRAN_weights,
    TRAN_bias,
    TRAN_output_r,
    TRAN_CTL_write_data_finish,
    TRAN_CTL_read_data_finish,
    TRAN_CTL_start_in,
    TRAN_CTL_idle_out,
    TRAN_CTL_ready_out,
    TRAN_CTL_ready_in,
    TRAN_CTL_done_out,
    TRAN_CTL_write_start_in   ,
    TRAN_CTL_write_start_finish,
    TRAN_CTL_interrupt,
    TRAN_CTL_transaction_done_in
    );

//------------------------Parameter----------------------
`define TV_IN_input_r "./c.conv1.autotvin_input_r.dat"
`define TV_IN_weights "./c.conv1.autotvin_weights.dat"
`define TV_IN_bias "./c.conv1.autotvin_bias.dat"
`define TV_IN_output_r "./c.conv1.autotvin_output_r.dat"
`define TV_OUT_ap_return "./rtl.conv1.autotvout_ap_return.dat"
parameter ADDR_WIDTH = 6;
parameter DATA_WIDTH = 32;
parameter input_r_DEPTH = 1;
reg [31 : 0] input_r_OPERATE_DEPTH = 1;
parameter input_r_c_bitwidth = 32;
parameter weights_DEPTH = 1;
reg [31 : 0] weights_OPERATE_DEPTH = 1;
parameter weights_c_bitwidth = 32;
parameter bias_DEPTH = 1;
reg [31 : 0] bias_OPERATE_DEPTH = 1;
parameter bias_c_bitwidth = 32;
parameter output_r_DEPTH = 1;
reg [31 : 0] output_r_OPERATE_DEPTH = 1;
parameter output_r_c_bitwidth = 32;
parameter ap_return_DEPTH = 1;
reg [31 : 0] ap_return_OPERATE_DEPTH = 0;
parameter ap_return_c_bitwidth = 32;
parameter START_ADDR = 0;
parameter conv1_continue_addr = 0;
parameter conv1_auto_start_addr = 0;
parameter input_r_data_in_addr = 24;
parameter weights_data_in_addr = 32;
parameter bias_data_in_addr = 40;
parameter output_r_data_in_addr = 48;
parameter ap_return_data_out_addr = 16;
parameter STATUS_ADDR = 0;

output [ADDR_WIDTH - 1 : 0] TRAN_s_axi_CTL_AWADDR;
output  TRAN_s_axi_CTL_AWVALID;
input  TRAN_s_axi_CTL_AWREADY;
output  TRAN_s_axi_CTL_WVALID;
input  TRAN_s_axi_CTL_WREADY;
output [DATA_WIDTH - 1 : 0] TRAN_s_axi_CTL_WDATA;
output [DATA_WIDTH/8 - 1 : 0] TRAN_s_axi_CTL_WSTRB;
output [ADDR_WIDTH - 1 : 0] TRAN_s_axi_CTL_ARADDR;
output  TRAN_s_axi_CTL_ARVALID;
input  TRAN_s_axi_CTL_ARREADY;
input  TRAN_s_axi_CTL_RVALID;
output  TRAN_s_axi_CTL_RREADY;
input [DATA_WIDTH - 1 : 0] TRAN_s_axi_CTL_RDATA;
input [2 - 1 : 0] TRAN_s_axi_CTL_RRESP;
input  TRAN_s_axi_CTL_BVALID;
output  TRAN_s_axi_CTL_BREADY;
input [2 - 1 : 0] TRAN_s_axi_CTL_BRESP;
input    [32 - 1 : 0] TRAN_input_r;
input    [32 - 1 : 0] TRAN_weights;
input    [32 - 1 : 0] TRAN_bias;
input    [32 - 1 : 0] TRAN_output_r;
output TRAN_CTL_write_data_finish;
output TRAN_CTL_read_data_finish;
input     clk;
input     reset;
input     TRAN_CTL_start_in;
output    TRAN_CTL_done_out;
output    TRAN_CTL_ready_out;
input     TRAN_CTL_ready_in;
output    TRAN_CTL_idle_out;
input  TRAN_CTL_write_start_in   ;
output TRAN_CTL_write_start_finish;
input     TRAN_CTL_interrupt;
input     TRAN_CTL_transaction_done_in;

reg [ADDR_WIDTH - 1 : 0] AWADDR_reg = 0;
reg  AWVALID_reg = 0;
reg  WVALID_reg = 0;
reg [DATA_WIDTH - 1 : 0] WDATA_reg = 0;
reg [DATA_WIDTH/8 - 1 : 0] WSTRB_reg = 0;
reg [ADDR_WIDTH - 1 : 0] ARADDR_reg = 0;
reg  ARVALID_reg = 0;
reg  RREADY_reg = 0;
reg [DATA_WIDTH - 1 : 0] RDATA_reg = 0;
reg  BREADY_reg = 0;
reg [input_r_c_bitwidth - 1 : 0] reg_input_r;
reg input_r_write_data_finish;
reg [weights_c_bitwidth - 1 : 0] reg_weights;
reg weights_write_data_finish;
reg [bias_c_bitwidth - 1 : 0] reg_bias;
reg bias_write_data_finish;
reg [output_r_c_bitwidth - 1 : 0] reg_output_r;
reg output_r_write_data_finish;
reg [DATA_WIDTH - 1 : 0] mem_ap_return [ap_return_DEPTH - 1 : 0];
reg ap_return_read_data_finish;
reg AESL_ready_out_index_reg = 0;
reg AESL_write_start_finish = 0;
reg AESL_ready_reg;
reg ready_initial;
reg AESL_done_index_reg = 0;
reg AESL_idle_index_reg = 0;
reg AESL_auto_restart_index_reg;
reg process_0_finish = 0;
reg process_1_finish = 0;
reg process_2_finish = 0;
reg process_3_finish = 0;
reg process_4_finish = 0;
reg process_5_finish = 0;
reg process_6_finish = 0;
//write input_r reg
reg [31 : 0] write_input_r_count = 0;
reg write_input_r_run_flag = 0;
reg write_one_input_r_data_done = 0;
//write weights reg
reg [31 : 0] write_weights_count = 0;
reg write_weights_run_flag = 0;
reg write_one_weights_data_done = 0;
//write bias reg
reg [31 : 0] write_bias_count = 0;
reg write_bias_run_flag = 0;
reg write_one_bias_data_done = 0;
//write output_r reg
reg [31 : 0] write_output_r_count = 0;
reg write_output_r_run_flag = 0;
reg write_one_output_r_data_done = 0;
//read ap_return reg
reg [31 : 0] read_ap_return_count = 0;
reg read_ap_return_run_flag = 0;
reg read_one_ap_return_data_done = 0;
reg [31 : 0] write_start_count = 0;
reg write_start_run_flag = 0;

//===================process control=================
reg [31 : 0] ongoing_process_number = 0;
//process number depends on how much processes needed.
reg process_busy = 0;

//=================== signal connection ==============
assign TRAN_s_axi_CTL_AWADDR = AWADDR_reg;
assign TRAN_s_axi_CTL_AWVALID = AWVALID_reg;
assign TRAN_s_axi_CTL_WVALID = WVALID_reg;
assign TRAN_s_axi_CTL_WDATA = WDATA_reg;
assign TRAN_s_axi_CTL_WSTRB = WSTRB_reg;
assign TRAN_s_axi_CTL_ARADDR = ARADDR_reg;
assign TRAN_s_axi_CTL_ARVALID = ARVALID_reg;
assign TRAN_s_axi_CTL_RREADY = RREADY_reg;
assign TRAN_s_axi_CTL_BREADY = BREADY_reg;
assign TRAN_CTL_write_start_finish = AESL_write_start_finish;
assign TRAN_CTL_done_out = AESL_done_index_reg;
assign TRAN_CTL_ready_out = AESL_ready_out_index_reg;
assign TRAN_CTL_idle_out = AESL_idle_index_reg;
assign TRAN_CTL_read_data_finish = 1 & ap_return_read_data_finish;
assign TRAN_CTL_write_data_finish = 1 & input_r_write_data_finish & weights_write_data_finish & bias_write_data_finish & output_r_write_data_finish;
always @(TRAN_CTL_ready_in or ready_initial) 
begin
    AESL_ready_reg <= TRAN_CTL_ready_in | ready_initial;
end

always @(reset or process_0_finish or process_1_finish or process_2_finish or process_3_finish or process_4_finish or process_5_finish or process_6_finish ) begin
    if (reset == 0) begin
        ongoing_process_number <= 0;
    end
    else if (ongoing_process_number == 0 && process_0_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 1 && process_1_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 2 && process_2_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 3 && process_3_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 4 && process_4_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 5 && process_5_finish == 1) begin
            ongoing_process_number <= ongoing_process_number + 1;
    end
    else if (ongoing_process_number == 6 && process_6_finish == 1) begin
            ongoing_process_number <= 0;
    end
end

always @(TRAN_input_r) 
begin
    reg_input_r = TRAN_input_r;
end
always @(TRAN_weights) 
begin
    reg_weights = TRAN_weights;
end
always @(TRAN_bias) 
begin
    reg_bias = TRAN_bias;
end
always @(TRAN_output_r) 
begin
    reg_output_r = TRAN_output_r;
end
task count_c_data_four_byte_num_by_bitwidth;
input  integer bitwidth;
output integer num;
integer factor;
integer i;
begin
    factor = 32;
    for (i = 1; i <= 32; i = i + 1) begin
        if (bitwidth <= factor && bitwidth > factor - 32) begin
            num = i;
        end
        factor = factor + 32;
    end
end    
endtask

task count_seperate_factor_by_bitwidth;
input  integer bitwidth;
output integer factor;
begin
    if (bitwidth <= 8 ) begin
        factor=4;
    end
    if (bitwidth <= 16 & bitwidth > 8 ) begin
        factor=2;
    end
    if (bitwidth <= 32 & bitwidth > 16 ) begin
        factor=1;
    end
    if (bitwidth <= 1024 & bitwidth > 32 ) begin
        factor=1;
    end
end    
endtask

task count_operate_depth_by_bitwidth_and_depth;
input  integer bitwidth;
input  integer depth;
output integer operate_depth;
integer factor;
integer remain;
begin
    count_seperate_factor_by_bitwidth (bitwidth , factor);
    operate_depth = depth / factor;
    remain = depth % factor;
    if (remain > 0) begin
        operate_depth = operate_depth + 1;
    end
end    
endtask

task write; /*{{{*/
    input  reg [ADDR_WIDTH - 1:0] waddr;   // write address
    input  reg [DATA_WIDTH - 1:0] wdata;   // write data
    output reg wresp;
    reg aw_flag;
    reg w_flag;
    reg [DATA_WIDTH/8 - 1:0] wstrb_reg;
    integer i;
begin 
    wresp = 0;
    aw_flag = 0;
    w_flag = 0;
//=======================one single write operate======================
    AWADDR_reg <= waddr;
    AWVALID_reg <= 1;
    WDATA_reg <= wdata;
    WVALID_reg <= 1;
    for (i = 0; i < DATA_WIDTH/8; i = i + 1) begin
        wstrb_reg [i] = 1;
    end    
    WSTRB_reg <= wstrb_reg;
    while (!(aw_flag && w_flag)) begin
        @(posedge clk);
        if (aw_flag != 1)
            aw_flag = TRAN_s_axi_CTL_AWREADY & AWVALID_reg;
        if (w_flag != 1)
            w_flag = TRAN_s_axi_CTL_WREADY & WVALID_reg;
        AWVALID_reg <= !aw_flag;
        WVALID_reg <= !w_flag;
    end

    BREADY_reg <= 1;
    while (TRAN_s_axi_CTL_BVALID != 1) begin
        //wait for response 
        @(posedge clk);
    end
    @(posedge clk);
    BREADY_reg <= 0;
    if (TRAN_s_axi_CTL_BRESP === 2'b00) begin
        wresp = 1;
        //input success. in fact BRESP is always 2'b00
    end   
//=======================one single write operate======================

end
endtask/*}}}*/

task read (/*{{{*/
    input  [ADDR_WIDTH - 1:0] raddr ,   // write address
    output [DATA_WIDTH - 1:0] RDATA_result ,
    output rresp
);
begin 
    rresp = 0;
//=======================one single read operate======================
    ARADDR_reg <= raddr;
    ARVALID_reg <= 1;
    while (TRAN_s_axi_CTL_ARREADY !== 1) begin
        @(posedge clk);
    end
    @(posedge clk);
    ARVALID_reg <= 0;
    RREADY_reg <= 1;
    while (TRAN_s_axi_CTL_RVALID !== 1) begin
        //wait for response 
        @(posedge clk);
    end
    @(posedge clk);
    RDATA_result  <= TRAN_s_axi_CTL_RDATA;
    RREADY_reg <= 0;
    if (TRAN_s_axi_CTL_RRESP === 2'b00 ) begin
        rresp <= 1;
        //output success. in fact RRESP is always 2'b00
    end  
    @(posedge clk);

//=======================one single read operate end======================

end
endtask/*}}}*/

initial begin : ready_initial_process
    ready_initial = 0;
    wait(reset === 1);
    @(posedge clk);
    ready_initial = 1;
    @(posedge clk);
    ready_initial = 0;
end

initial begin : update_status
    integer process_num ;
    integer read_status_resp;
    wait(reset === 1);
    @(posedge clk);
    process_num = 0;
    while (1) begin
        process_0_finish = 0;
        AESL_done_index_reg         <= 0;
        AESL_ready_out_index_reg        <= 0;
        if (ongoing_process_number === process_num && process_busy === 0) begin
            process_busy = 1;
            read (STATUS_ADDR, RDATA_reg, read_status_resp);
                AESL_done_index_reg         <= RDATA_reg[1 : 1];
                AESL_ready_out_index_reg    <= RDATA_reg[1 : 1];
                AESL_idle_index_reg         <= RDATA_reg[2 : 2];
            process_0_finish = 1;
            process_busy = 0;
        end 
        @(posedge clk);
    end
end

always @(reset or posedge clk) begin
    if (reset == 0) begin
        input_r_write_data_finish <= 0;
        write_input_r_run_flag <= 0; 
        write_input_r_count = 0;
        count_operate_depth_by_bitwidth_and_depth (input_r_c_bitwidth, input_r_DEPTH, input_r_OPERATE_DEPTH);
    end
    else begin
        if (TRAN_CTL_start_in === 1) begin
            input_r_write_data_finish <= 0;
        end
        if (AESL_ready_reg === 1) begin
            write_input_r_run_flag <= 1; 
            write_input_r_count = 0;
        end
        if (write_one_input_r_data_done === 1) begin
            write_input_r_count = write_input_r_count + 1;
            if (write_input_r_count == input_r_OPERATE_DEPTH) begin
                write_input_r_run_flag <= 0; 
                input_r_write_data_finish <= 1;
            end
        end
    end
end

initial begin : write_input_r
    integer write_input_r_resp;
    integer process_num ;
    integer get_ack;
    integer four_byte_num;
    integer c_bitwidth;
    integer i;
    integer j;
    reg [31 : 0] input_r_data_tmp_reg;
    wait(reset === 1);
    @(posedge clk);
    c_bitwidth = input_r_c_bitwidth;
    process_num = 1;
    count_c_data_four_byte_num_by_bitwidth (c_bitwidth , four_byte_num) ;
    while (1) begin
        process_1_finish <= 0;

        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            get_ack = 1;
            if (write_input_r_run_flag === 1 && get_ack === 1) begin
                process_busy = 1;
                //write input_r data 
                for (i = 0 ; i < four_byte_num ; i = i+1) begin
                    if (input_r_c_bitwidth < 32) begin
                        input_r_data_tmp_reg = reg_input_r;
                    end
                    else begin
                        for (j=0 ; j<32 ; j = j + 1) begin
                            if (i*32 + j < input_r_c_bitwidth) begin
                                input_r_data_tmp_reg[j] = reg_input_r[i*32 + j];
                            end
                            else begin
                                input_r_data_tmp_reg[j] = 0;
                            end
                        end
                    end
                    write (input_r_data_in_addr + write_input_r_count * four_byte_num * 4 + i * 4, input_r_data_tmp_reg, write_input_r_resp);
                end
                process_busy = 0;
                write_one_input_r_data_done <= 1;
                @(posedge clk);
                write_one_input_r_data_done <= 0;
            end   
            process_1_finish <= 1;
        end
        @(posedge clk);
    end    
end
always @(reset or posedge clk) begin
    if (reset == 0) begin
        weights_write_data_finish <= 0;
        write_weights_run_flag <= 0; 
        write_weights_count = 0;
        count_operate_depth_by_bitwidth_and_depth (weights_c_bitwidth, weights_DEPTH, weights_OPERATE_DEPTH);
    end
    else begin
        if (TRAN_CTL_start_in === 1) begin
            weights_write_data_finish <= 0;
        end
        if (AESL_ready_reg === 1) begin
            write_weights_run_flag <= 1; 
            write_weights_count = 0;
        end
        if (write_one_weights_data_done === 1) begin
            write_weights_count = write_weights_count + 1;
            if (write_weights_count == weights_OPERATE_DEPTH) begin
                write_weights_run_flag <= 0; 
                weights_write_data_finish <= 1;
            end
        end
    end
end

initial begin : write_weights
    integer write_weights_resp;
    integer process_num ;
    integer get_ack;
    integer four_byte_num;
    integer c_bitwidth;
    integer i;
    integer j;
    reg [31 : 0] weights_data_tmp_reg;
    wait(reset === 1);
    @(posedge clk);
    c_bitwidth = weights_c_bitwidth;
    process_num = 2;
    count_c_data_four_byte_num_by_bitwidth (c_bitwidth , four_byte_num) ;
    while (1) begin
        process_2_finish <= 0;

        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            get_ack = 1;
            if (write_weights_run_flag === 1 && get_ack === 1) begin
                process_busy = 1;
                //write weights data 
                for (i = 0 ; i < four_byte_num ; i = i+1) begin
                    if (weights_c_bitwidth < 32) begin
                        weights_data_tmp_reg = reg_weights;
                    end
                    else begin
                        for (j=0 ; j<32 ; j = j + 1) begin
                            if (i*32 + j < weights_c_bitwidth) begin
                                weights_data_tmp_reg[j] = reg_weights[i*32 + j];
                            end
                            else begin
                                weights_data_tmp_reg[j] = 0;
                            end
                        end
                    end
                    write (weights_data_in_addr + write_weights_count * four_byte_num * 4 + i * 4, weights_data_tmp_reg, write_weights_resp);
                end
                process_busy = 0;
                write_one_weights_data_done <= 1;
                @(posedge clk);
                write_one_weights_data_done <= 0;
            end   
            process_2_finish <= 1;
        end
        @(posedge clk);
    end    
end
always @(reset or posedge clk) begin
    if (reset == 0) begin
        bias_write_data_finish <= 0;
        write_bias_run_flag <= 0; 
        write_bias_count = 0;
        count_operate_depth_by_bitwidth_and_depth (bias_c_bitwidth, bias_DEPTH, bias_OPERATE_DEPTH);
    end
    else begin
        if (TRAN_CTL_start_in === 1) begin
            bias_write_data_finish <= 0;
        end
        if (AESL_ready_reg === 1) begin
            write_bias_run_flag <= 1; 
            write_bias_count = 0;
        end
        if (write_one_bias_data_done === 1) begin
            write_bias_count = write_bias_count + 1;
            if (write_bias_count == bias_OPERATE_DEPTH) begin
                write_bias_run_flag <= 0; 
                bias_write_data_finish <= 1;
            end
        end
    end
end

initial begin : write_bias
    integer write_bias_resp;
    integer process_num ;
    integer get_ack;
    integer four_byte_num;
    integer c_bitwidth;
    integer i;
    integer j;
    reg [31 : 0] bias_data_tmp_reg;
    wait(reset === 1);
    @(posedge clk);
    c_bitwidth = bias_c_bitwidth;
    process_num = 3;
    count_c_data_four_byte_num_by_bitwidth (c_bitwidth , four_byte_num) ;
    while (1) begin
        process_3_finish <= 0;

        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            get_ack = 1;
            if (write_bias_run_flag === 1 && get_ack === 1) begin
                process_busy = 1;
                //write bias data 
                for (i = 0 ; i < four_byte_num ; i = i+1) begin
                    if (bias_c_bitwidth < 32) begin
                        bias_data_tmp_reg = reg_bias;
                    end
                    else begin
                        for (j=0 ; j<32 ; j = j + 1) begin
                            if (i*32 + j < bias_c_bitwidth) begin
                                bias_data_tmp_reg[j] = reg_bias[i*32 + j];
                            end
                            else begin
                                bias_data_tmp_reg[j] = 0;
                            end
                        end
                    end
                    write (bias_data_in_addr + write_bias_count * four_byte_num * 4 + i * 4, bias_data_tmp_reg, write_bias_resp);
                end
                process_busy = 0;
                write_one_bias_data_done <= 1;
                @(posedge clk);
                write_one_bias_data_done <= 0;
            end   
            process_3_finish <= 1;
        end
        @(posedge clk);
    end    
end
always @(reset or posedge clk) begin
    if (reset == 0) begin
        output_r_write_data_finish <= 0;
        write_output_r_run_flag <= 0; 
        write_output_r_count = 0;
        count_operate_depth_by_bitwidth_and_depth (output_r_c_bitwidth, output_r_DEPTH, output_r_OPERATE_DEPTH);
    end
    else begin
        if (TRAN_CTL_start_in === 1) begin
            output_r_write_data_finish <= 0;
        end
        if (AESL_ready_reg === 1) begin
            write_output_r_run_flag <= 1; 
            write_output_r_count = 0;
        end
        if (write_one_output_r_data_done === 1) begin
            write_output_r_count = write_output_r_count + 1;
            if (write_output_r_count == output_r_OPERATE_DEPTH) begin
                write_output_r_run_flag <= 0; 
                output_r_write_data_finish <= 1;
            end
        end
    end
end

initial begin : write_output_r
    integer write_output_r_resp;
    integer process_num ;
    integer get_ack;
    integer four_byte_num;
    integer c_bitwidth;
    integer i;
    integer j;
    reg [31 : 0] output_r_data_tmp_reg;
    wait(reset === 1);
    @(posedge clk);
    c_bitwidth = output_r_c_bitwidth;
    process_num = 4;
    count_c_data_four_byte_num_by_bitwidth (c_bitwidth , four_byte_num) ;
    while (1) begin
        process_4_finish <= 0;

        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            get_ack = 1;
            if (write_output_r_run_flag === 1 && get_ack === 1) begin
                process_busy = 1;
                //write output_r data 
                for (i = 0 ; i < four_byte_num ; i = i+1) begin
                    if (output_r_c_bitwidth < 32) begin
                        output_r_data_tmp_reg = reg_output_r;
                    end
                    else begin
                        for (j=0 ; j<32 ; j = j + 1) begin
                            if (i*32 + j < output_r_c_bitwidth) begin
                                output_r_data_tmp_reg[j] = reg_output_r[i*32 + j];
                            end
                            else begin
                                output_r_data_tmp_reg[j] = 0;
                            end
                        end
                    end
                    write (output_r_data_in_addr + write_output_r_count * four_byte_num * 4 + i * 4, output_r_data_tmp_reg, write_output_r_resp);
                end
                process_busy = 0;
                write_one_output_r_data_done <= 1;
                @(posedge clk);
                write_one_output_r_data_done <= 0;
            end   
            process_4_finish <= 1;
        end
        @(posedge clk);
    end    
end

always @(reset or posedge clk) begin
    if (reset == 0) begin
        write_start_run_flag <= 0; 
        write_start_count <= 0;
    end
    else begin
        if (write_start_count >= 1) begin
            write_start_run_flag <= 0; 
        end
        else if (TRAN_CTL_write_start_in === 1) begin
            write_start_run_flag <= 1; 
        end
        if (AESL_write_start_finish === 1) begin
            write_start_count <= write_start_count + 1;
            write_start_run_flag <= 0; 
        end
    end
end

initial begin : write_start
    reg [DATA_WIDTH - 1 : 0] write_start_tmp;
    integer process_num;
    integer write_start_resp;
    wait(reset === 1);
    @(posedge clk);
    process_num = 5;
    while (1) begin
        process_5_finish = 0;
        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            if (write_start_run_flag === 1) begin
                process_busy = 1;
                write_start_tmp=0;
                write_start_tmp[0 : 0] = 1;
                write (START_ADDR, write_start_tmp, write_start_resp);
                process_busy = 0;
                AESL_write_start_finish <= 1;
                @(posedge clk);
                AESL_write_start_finish <= 0;
            end
            process_5_finish <= 1;
        end 
        @(posedge clk);
    end
end

always @(reset or posedge clk) begin
    if (reset == 0) begin
        ap_return_read_data_finish <= 0;
        read_ap_return_run_flag <= 0; 
        read_ap_return_count = 0;
        count_operate_depth_by_bitwidth_and_depth (ap_return_c_bitwidth, ap_return_DEPTH, ap_return_OPERATE_DEPTH);
    end
    else begin
        if (AESL_done_index_reg === 1) begin
            read_ap_return_run_flag = 1; 
        end
        if (TRAN_CTL_transaction_done_in === 1) begin
            ap_return_read_data_finish <= 0;
            read_ap_return_count = 0; 
        end
        if (read_one_ap_return_data_done === 1) begin
            read_ap_return_count = read_ap_return_count + 1;
            if (read_ap_return_count == ap_return_OPERATE_DEPTH) begin
                read_ap_return_run_flag <= 0; 
                ap_return_read_data_finish <= 1;
            end
        end
    end
end

initial begin : read_ap_return
    integer read_ap_return_resp;
    integer process_num;
    integer get_vld;
    integer four_byte_num;
    integer c_bitwidth;
    integer i;
    integer j;

    wait(reset === 1);
    @(posedge clk);
    c_bitwidth = ap_return_c_bitwidth;
    process_num = 6;
    count_c_data_four_byte_num_by_bitwidth (c_bitwidth , four_byte_num) ;
    while (1) begin
        process_6_finish <= 0;
        if (ongoing_process_number === process_num && process_busy === 0 ) begin
            if (read_ap_return_run_flag === 1) begin
                process_busy = 1;
                get_vld = 1;
                if (get_vld == 1) begin
                    //read ap_return data 
                    for (i = 0 ; i < four_byte_num ; i = i+1) begin
                        read (ap_return_data_out_addr + read_ap_return_count * four_byte_num * 4 + i * 4, RDATA_reg, read_ap_return_resp);
                        if (ap_return_c_bitwidth < 32) begin
                            mem_ap_return[read_ap_return_count] <= RDATA_reg;
                        end
                        else begin
                            for (j=0 ; j < 32 ; j = j + 1) begin
                                if (i*32 + j < ap_return_c_bitwidth) begin
                                    mem_ap_return[read_ap_return_count][i*32 + j] <= RDATA_reg[j];
                                end
                            end
                        end
                    end
                    
                    read_one_ap_return_data_done <= 1;
                    @(posedge clk);
                    read_one_ap_return_data_done <= 0;
                end    
                process_busy = 0;
            end    
            process_6_finish <= 1;
        end
        @(posedge clk);
    end    
end
//------------------------Task and function-------------- 
task read_token; 
    input integer fp; 
    output reg [127 : 0] token;
    integer ret;
    begin
        token = "";
        ret = 0;
        ret = $fscanf(fp,"%s",token);
    end 
endtask 
 
//------------------------Write file----------------------- 
 
// Write data to file 
 
initial begin : write_ap_return_file_proc 
  integer fp; 
  integer factor; 
  integer transaction_idx; 
  reg [ap_return_c_bitwidth - 1 : 0] mem_tmp; 
  reg [ 100*8 : 1] str;
  integer i; 
  transaction_idx = 0; 
  count_seperate_factor_by_bitwidth (ap_return_c_bitwidth , factor);
  while(1) begin 
      @(posedge clk);
      while (TRAN_CTL_transaction_done_in !== 1) begin
          @(posedge clk);
      end
      # 0.1;
      fp = $fopen(`TV_OUT_ap_return, "a"); 
      if(fp == 0) begin       // Failed to open file 
          $display("Failed to open file \"%s\"!", `TV_OUT_ap_return); 
          $finish; 
      end 
      $fdisplay(fp, "[[transaction]] %d", transaction_idx);
      for (i = 0; i < (ap_return_DEPTH - ap_return_DEPTH % factor); i = i + 1) begin
          if (factor == 4) begin
              if (i%factor == 0) begin
                  mem_tmp = mem_ap_return[i/factor][7:0];
              end
              if (i%factor == 1) begin
                  mem_tmp = mem_ap_return[i/factor][15:8];
              end
              if (i%factor == 2) begin
                  mem_tmp = mem_ap_return[i/factor][23:16];
              end
              if (i%factor == 3) begin
                  mem_tmp = mem_ap_return[i/factor][31:24];
              end
              $fdisplay(fp,"0x%x",mem_tmp);
          end
          if (factor == 2) begin
              if (i%factor == 0) begin
                  mem_tmp = mem_ap_return[i/factor][15:0];
              end
              if (i%factor == 1) begin
                  mem_tmp = mem_ap_return[i/factor][31:16];
              end
              $fdisplay(fp,"0x%x",mem_tmp);
          end
          if (factor == 1) begin
              $fdisplay(fp,"0x%x",mem_ap_return[i]);
          end
      end 
      if (factor == 4) begin
          if ((ap_return_DEPTH - 1) % factor == 2) begin
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][7:0]);
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][15:8]);
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][23:16]);
          end
          if ((ap_return_DEPTH - 1) % factor == 1) begin
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][7:0]);
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][15:8]);
          end
          if ((ap_return_DEPTH - 1) % factor == 0) begin
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][7:0]);
          end
      end
      if (factor == 2) begin
          if ((ap_return_DEPTH - 1) % factor == 0) begin
              $fdisplay(fp,"0x%x",mem_ap_return[ap_return_DEPTH / factor][15:0]);
          end
      end
      $fdisplay(fp, "[[/transaction]]");
      transaction_idx = transaction_idx + 1;
      $fclose(fp); 
  end 
end 
 
endmodule
