
SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex2P Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 15
CSET outputwidthlow = 0
CSET pipestages = 3
CSET portatype = Signed
CSET portawidth = 8
CSET portbtype = Signed
CSET portbwidth = 8
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex2p_10_1_9f8f470cd40e41c7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 19
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_8b4ef4e135e1e3f1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 19
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_2ccd4f2322b1fa6a
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex2P Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 35
CSET outputwidthlow = 0
CSET pipestages = 2
CSET portatype = Signed
CSET portawidth = 18
CSET portbtype = Unsigned
CSET portbwidth = 18
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex2p_10_1_423ddb9f1e4b69b4
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 11
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_d0a204b7c881b521
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Dual_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 800, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET configuration_port_a = Read_And_Write
CSET configuration_port_b = Read_And_Write
CSET depth_a = 64
CSET depth_b = 64
CSET global_init_value = 0
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_a_additional_output_pipe_stages = 0
CSET port_a_enable_pin = TRUE
CSET port_a_handshaking_pins = FALSE
CSET port_a_init_pin = FALSE
CSET port_a_init_value = 0
CSET port_a_register_inputs = FALSE
CSET port_b_additional_output_pipe_stages = 0
CSET port_b_enable_pin = TRUE
CSET port_b_handshaking_pins = FALSE
CSET port_b_init_pin = FALSE
CSET port_b_init_value = 0
CSET port_b_register_inputs = FALSE
CSET primitive_selection = Optimize_For_Area
CSET width_a = 18
CSET width_b = 18
CSET write_mode_port_a = Read_After_Write
CSET write_mode_port_b = Read_After_Write
CSET component_name = dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 11
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_391d8b1c1f812d67
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 11
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_d0a204b7c881b521
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 1024
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory Virtex2P Xilinx,_Inc. 7.1
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 200, 100, 300, 80, 280, 180, 380, 40, 240, 140, 340, C0, 2C0, 1C0, 3C0, 20, 220, 120, 320, A0, 2A0, 1A0, 3A0, 60, 260, 160, 360, E0, 2E0, 1E0, 3E0, 10, 210, 110, 310, 90, 290, 190, 390, 50, 250, 150, 350, D0, 2D0, 1D0, 3D0, 30, 230, 130, 330, B0, 2B0, 1B0, 3B0, 70, 270, 170, 370, F0, 2F0, 1F0, 3F0, 8, 208, 108, 308, 88, 288, 188, 388, 48, 248, 148, 348, C8, 2C8, 1C8, 3C8, 28, 228, 128, 328, A8, 2A8, 1A8, 3A8, 68, 268, 168, 368, E8, 2E8, 1E8, 3E8, 18, 218, 118, 318, 98, 298, 198, 398, 58, 258, 158, 358, D8, 2D8, 1D8, 3D8, 38, 238, 138, 338, B8, 2B8, 1B8, 3B8, 78, 278, 178, 378, F8, 2F8, 1F8, 3F8, 4, 204, 104, 304, 84, 284, 184, 384, 44, 244, 144, 344, C4, 2C4, 1C4, 3C4, 24, 224, 124, 324, A4, 2A4, 1A4, 3A4, 64, 264, 164, 364, E4, 2E4, 1E4, 3E4, 14, 214, 114, 314, 94, 294, 194, 394, 54, 254, 154, 354, D4, 2D4, 1D4, 3D4, 34, 234, 134, 334, B4, 2B4, 1B4, 3B4, 74, 274, 174, 374, F4, 2F4, 1F4, 3F4, C, 20C, 10C, 30C, 8C, 28C, 18C, 38C, 4C, 24C, 14C, 34C, CC, 2CC, 1CC, 3CC, 2C, 22C, 12C, 32C, AC, 2AC, 1AC, 3AC, 6C, 26C, 16C, 36C, EC, 2EC, 1EC, 3EC, 1C, 21C, 11C, 31C, 9C, 29C, 19C, 39C, 5C, 25C, 15C, 35C, DC, 2DC, 1DC, 3DC, 3C, 23C, 13C, 33C, BC, 2BC, 1BC, 3BC, 7C, 27C, 17C, 37C, FC, 2FC, 1FC, 3FC, 2, 202, 102, 302, 82, 282, 182, 382, 42, 242, 142, 342, C2, 2C2, 1C2, 3C2, 22, 222, 122, 322, A2, 2A2, 1A2, 3A2, 62, 262, 162, 362, E2, 2E2, 1E2, 3E2, 12, 212, 112, 312, 92, 292, 192, 392, 52, 252, 152, 352, D2, 2D2, 1D2, 3D2, 32, 232, 132, 332, B2, 2B2, 1B2, 3B2, 72, 272, 172, 372, F2, 2F2, 1F2, 3F2, A, 20A, 10A, 30A, 8A, 28A, 18A, 38A, 4A, 24A, 14A, 34A, CA, 2CA, 1CA, 3CA, 2A, 22A, 12A, 32A, AA, 2AA, 1AA, 3AA, 6A, 26A, 16A, 36A, EA, 2EA, 1EA, 3EA, 1A, 21A, 11A, 31A, 9A, 29A, 19A, 39A, 5A, 25A, 15A, 35A, DA, 2DA, 1DA, 3DA, 3A, 23A, 13A, 33A, BA, 2BA, 1BA, 3BA, 7A, 27A, 17A, 37A, FA, 2FA, 1FA, 3FA, 6, 206, 106, 306, 86, 286, 186, 386, 46, 246, 146, 346, C6, 2C6, 1C6, 3C6, 26, 226, 126, 326, A6, 2A6, 1A6, 3A6, 66, 266, 166, 366, E6, 2E6, 1E6, 3E6, 16, 216, 116, 316, 96, 296, 196, 396, 56, 256, 156, 356, D6, 2D6, 1D6, 3D6, 36, 236, 136, 336, B6, 2B6, 1B6, 3B6, 76, 276, 176, 376, F6, 2F6, 1F6, 3F6, E, 20E, 10E, 30E, 8E, 28E, 18E, 38E, 4E, 24E, 14E, 34E, CE, 2CE, 1CE, 3CE, 2E, 22E, 12E, 32E, AE, 2AE, 1AE, 3AE, 6E, 26E, 16E, 36E, EE, 2EE, 1EE, 3EE, 1E, 21E, 11E, 31E, 9E, 29E, 19E, 39E, 5E, 25E, 15E, 35E, DE, 2DE, 1DE, 3DE, 3E, 23E, 13E, 33E, BE, 2BE, 1BE, 3BE, 7E, 27E, 17E, 37E, FE, 2FE, 1FE, 3FE, 1, 201, 101, 301, 81, 281, 181, 381, 41, 241, 141, 341, C1, 2C1, 1C1, 3C1, 21, 221, 121, 321, A1, 2A1, 1A1, 3A1, 61, 261, 161, 361, E1, 2E1, 1E1, 3E1, 11, 211, 111, 311, 91, 291, 191, 391, 51, 251, 151, 351, D1, 2D1, 1D1, 3D1, 31, 231, 131, 331, B1, 2B1, 1B1, 3B1, 71, 271, 171, 371, F1, 2F1, 1F1, 3F1, 9, 209, 109, 309, 89, 289, 189, 389, 49, 249, 149, 349, C9, 2C9, 1C9, 3C9, 29, 229, 129, 329, A9, 2A9, 1A9, 3A9, 69, 269, 169, 369, E9, 2E9, 1E9, 3E9, 19, 219, 119, 319, 99, 299, 199, 399, 59, 259, 159, 359, D9, 2D9, 1D9, 3D9, 39, 239, 139, 339, B9, 2B9, 1B9, 3B9, 79, 279, 179, 379, F9, 2F9, 1F9, 3F9, 5, 205, 105, 305, 85, 285, 185, 385, 45, 245, 145, 345, C5, 2C5, 1C5, 3C5, 25, 225, 125, 325, A5, 2A5, 1A5, 3A5, 65, 265, 165, 365, E5, 2E5, 1E5, 3E5, 15, 215, 115, 315, 95, 295, 195, 395, 55, 255, 155, 355, D5, 2D5, 1D5, 3D5, 35, 235, 135, 335, B5, 2B5, 1B5, 3B5, 75, 275, 175, 375, F5, 2F5, 1F5, 3F5, D, 20D, 10D, 30D, 8D, 28D, 18D, 38D, 4D, 24D, 14D, 34D, CD, 2CD, 1CD, 3CD, 2D, 22D, 12D, 32D, AD, 2AD, 1AD, 3AD, 6D, 26D, 16D, 36D, ED, 2ED, 1ED, 3ED, 1D, 21D, 11D, 31D, 9D, 29D, 19D, 39D, 5D, 25D, 15D, 35D, DD, 2DD, 1DD, 3DD, 3D, 23D, 13D, 33D, BD, 2BD, 1BD, 3BD, 7D, 27D, 17D, 37D, FD, 2FD, 1FD, 3FD, 3, 203, 103, 303, 83, 283, 183, 383, 43, 243, 143, 343, C3, 2C3, 1C3, 3C3, 23, 223, 123, 323, A3, 2A3, 1A3, 3A3, 63, 263, 163, 363, E3, 2E3, 1E3, 3E3, 13, 213, 113, 313, 93, 293, 193, 393, 53, 253, 153, 353, D3, 2D3, 1D3, 3D3, 33, 233, 133, 333, B3, 2B3, 1B3, 3B3, 73, 273, 173, 373, F3, 2F3, 1F3, 3F3, B, 20B, 10B, 30B, 8B, 28B, 18B, 38B, 4B, 24B, 14B, 34B, CB, 2CB, 1CB, 3CB, 2B, 22B, 12B, 32B, AB, 2AB, 1AB, 3AB, 6B, 26B, 16B, 36B, EB, 2EB, 1EB, 3EB, 1B, 21B, 11B, 31B, 9B, 29B, 19B, 39B, 5B, 25B, 15B, 35B, DB, 2DB, 1DB, 3DB, 3B, 23B, 13B, 33B, BB, 2BB, 1BB, 3BB, 7B, 27B, 17B, 37B, FB, 2FB, 1FB, 3FB, 7, 207, 107, 307, 87, 287, 187, 387, 47, 247, 147, 347, C7, 2C7, 1C7, 3C7, 27, 227, 127, 327, A7, 2A7, 1A7, 3A7, 67, 267, 167, 367, E7, 2E7, 1E7, 3E7, 17, 217, 117, 317, 97, 297, 197, 397, 57, 257, 157, 357, D7, 2D7, 1D7, 3D7, 37, 237, 137, 337, B7, 2B7, 1B7, 3B7, 77, 277, 177, 377, F7, 2F7, 1F7, 3F7, F, 20F, 10F, 30F, 8F, 28F, 18F, 38F, 4F, 24F, 14F, 34F, CF, 2CF, 1CF, 3CF, 2F, 22F, 12F, 32F, AF, 2AF, 1AF, 3AF, 6F, 26F, 16F, 36F, EF, 2EF, 1EF, 3EF, 1F, 21F, 11F, 31F, 9F, 29F, 19F, 39F, 5F, 25F, 15F, 35F, DF, 2DF, 1DF, 3DF, 3F, 23F, 13F, 33F, BF, 2BF, 1BF, 3BF, 7F, 27F, 17F, 37F, FF, 2FF, 1FF, 3FF;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET create_rpm = false
CSET data_width = 10
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 1024
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET latency = 0
CSET memory_type = rom
CSET multiplexer_construction = lut_based
CSET output_options = non_registered
CSET qualify_we_with_i_ce = false
CSET read_enable = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = false
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = distributed_memory_virtex2p_7_1_47fa87c2abb2be3c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory Virtex2P Xilinx,_Inc. 7.1
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 3FF, 1FF, 2FF, FF, 37F, 17F, 27F, 7F, 3BF, 1BF, 2BF, BF, 33F, 13F, 23F, 3F, 3DF, 1DF, 2DF, DF, 35F, 15F, 25F, 5F, 39F, 19F, 29F, 9F, 31F, 11F, 21F, 1F, 3EF, 1EF, 2EF, EF, 36F, 16F, 26F, 6F, 3AF, 1AF, 2AF, AF, 32F, 12F, 22F, 2F, 3CF, 1CF, 2CF, CF, 34F, 14F, 24F, 4F, 38F, 18F, 28F, 8F, 30F, 10F, 20F, F, 3F7, 1F7, 2F7, F7, 377, 177, 277, 77, 3B7, 1B7, 2B7, B7, 337, 137, 237, 37, 3D7, 1D7, 2D7, D7, 357, 157, 257, 57, 397, 197, 297, 97, 317, 117, 217, 17, 3E7, 1E7, 2E7, E7, 367, 167, 267, 67, 3A7, 1A7, 2A7, A7, 327, 127, 227, 27, 3C7, 1C7, 2C7, C7, 347, 147, 247, 47, 387, 187, 287, 87, 307, 107, 207, 7, 3FB, 1FB, 2FB, FB, 37B, 17B, 27B, 7B, 3BB, 1BB, 2BB, BB, 33B, 13B, 23B, 3B, 3DB, 1DB, 2DB, DB, 35B, 15B, 25B, 5B, 39B, 19B, 29B, 9B, 31B, 11B, 21B, 1B, 3EB, 1EB, 2EB, EB, 36B, 16B, 26B, 6B, 3AB, 1AB, 2AB, AB, 32B, 12B, 22B, 2B, 3CB, 1CB, 2CB, CB, 34B, 14B, 24B, 4B, 38B, 18B, 28B, 8B, 30B, 10B, 20B, B, 3F3, 1F3, 2F3, F3, 373, 173, 273, 73, 3B3, 1B3, 2B3, B3, 333, 133, 233, 33, 3D3, 1D3, 2D3, D3, 353, 153, 253, 53, 393, 193, 293, 93, 313, 113, 213, 13, 3E3, 1E3, 2E3, E3, 363, 163, 263, 63, 3A3, 1A3, 2A3, A3, 323, 123, 223, 23, 3C3, 1C3, 2C3, C3, 343, 143, 243, 43, 383, 183, 283, 83, 303, 103, 203, 3, 3FD, 1FD, 2FD, FD, 37D, 17D, 27D, 7D, 3BD, 1BD, 2BD, BD, 33D, 13D, 23D, 3D, 3DD, 1DD, 2DD, DD, 35D, 15D, 25D, 5D, 39D, 19D, 29D, 9D, 31D, 11D, 21D, 1D, 3ED, 1ED, 2ED, ED, 36D, 16D, 26D, 6D, 3AD, 1AD, 2AD, AD, 32D, 12D, 22D, 2D, 3CD, 1CD, 2CD, CD, 34D, 14D, 24D, 4D, 38D, 18D, 28D, 8D, 30D, 10D, 20D, D, 3F5, 1F5, 2F5, F5, 375, 175, 275, 75, 3B5, 1B5, 2B5, B5, 335, 135, 235, 35, 3D5, 1D5, 2D5, D5, 355, 155, 255, 55, 395, 195, 295, 95, 315, 115, 215, 15, 3E5, 1E5, 2E5, E5, 365, 165, 265, 65, 3A5, 1A5, 2A5, A5, 325, 125, 225, 25, 3C5, 1C5, 2C5, C5, 345, 145, 245, 45, 385, 185, 285, 85, 305, 105, 205, 5, 3F9, 1F9, 2F9, F9, 379, 179, 279, 79, 3B9, 1B9, 2B9, B9, 339, 139, 239, 39, 3D9, 1D9, 2D9, D9, 359, 159, 259, 59, 399, 199, 299, 99, 319, 119, 219, 19, 3E9, 1E9, 2E9, E9, 369, 169, 269, 69, 3A9, 1A9, 2A9, A9, 329, 129, 229, 29, 3C9, 1C9, 2C9, C9, 349, 149, 249, 49, 389, 189, 289, 89, 309, 109, 209, 9, 3F1, 1F1, 2F1, F1, 371, 171, 271, 71, 3B1, 1B1, 2B1, B1, 331, 131, 231, 31, 3D1, 1D1, 2D1, D1, 351, 151, 251, 51, 391, 191, 291, 91, 311, 111, 211, 11, 3E1, 1E1, 2E1, E1, 361, 161, 261, 61, 3A1, 1A1, 2A1, A1, 321, 121, 221, 21, 3C1, 1C1, 2C1, C1, 341, 141, 241, 41, 381, 181, 281, 81, 301, 101, 201, 1, 3FE, 1FE, 2FE, FE, 37E, 17E, 27E, 7E, 3BE, 1BE, 2BE, BE, 33E, 13E, 23E, 3E, 3DE, 1DE, 2DE, DE, 35E, 15E, 25E, 5E, 39E, 19E, 29E, 9E, 31E, 11E, 21E, 1E, 3EE, 1EE, 2EE, EE, 36E, 16E, 26E, 6E, 3AE, 1AE, 2AE, AE, 32E, 12E, 22E, 2E, 3CE, 1CE, 2CE, CE, 34E, 14E, 24E, 4E, 38E, 18E, 28E, 8E, 30E, 10E, 20E, E, 3F6, 1F6, 2F6, F6, 376, 176, 276, 76, 3B6, 1B6, 2B6, B6, 336, 136, 236, 36, 3D6, 1D6, 2D6, D6, 356, 156, 256, 56, 396, 196, 296, 96, 316, 116, 216, 16, 3E6, 1E6, 2E6, E6, 366, 166, 266, 66, 3A6, 1A6, 2A6, A6, 326, 126, 226, 26, 3C6, 1C6, 2C6, C6, 346, 146, 246, 46, 386, 186, 286, 86, 306, 106, 206, 6, 3FA, 1FA, 2FA, FA, 37A, 17A, 27A, 7A, 3BA, 1BA, 2BA, BA, 33A, 13A, 23A, 3A, 3DA, 1DA, 2DA, DA, 35A, 15A, 25A, 5A, 39A, 19A, 29A, 9A, 31A, 11A, 21A, 1A, 3EA, 1EA, 2EA, EA, 36A, 16A, 26A, 6A, 3AA, 1AA, 2AA, AA, 32A, 12A, 22A, 2A, 3CA, 1CA, 2CA, CA, 34A, 14A, 24A, 4A, 38A, 18A, 28A, 8A, 30A, 10A, 20A, A, 3F2, 1F2, 2F2, F2, 372, 172, 272, 72, 3B2, 1B2, 2B2, B2, 332, 132, 232, 32, 3D2, 1D2, 2D2, D2, 352, 152, 252, 52, 392, 192, 292, 92, 312, 112, 212, 12, 3E2, 1E2, 2E2, E2, 362, 162, 262, 62, 3A2, 1A2, 2A2, A2, 322, 122, 222, 22, 3C2, 1C2, 2C2, C2, 342, 142, 242, 42, 382, 182, 282, 82, 302, 102, 202, 2, 3FC, 1FC, 2FC, FC, 37C, 17C, 27C, 7C, 3BC, 1BC, 2BC, BC, 33C, 13C, 23C, 3C, 3DC, 1DC, 2DC, DC, 35C, 15C, 25C, 5C, 39C, 19C, 29C, 9C, 31C, 11C, 21C, 1C, 3EC, 1EC, 2EC, EC, 36C, 16C, 26C, 6C, 3AC, 1AC, 2AC, AC, 32C, 12C, 22C, 2C, 3CC, 1CC, 2CC, CC, 34C, 14C, 24C, 4C, 38C, 18C, 28C, 8C, 30C, 10C, 20C, C, 3F4, 1F4, 2F4, F4, 374, 174, 274, 74, 3B4, 1B4, 2B4, B4, 334, 134, 234, 34, 3D4, 1D4, 2D4, D4, 354, 154, 254, 54, 394, 194, 294, 94, 314, 114, 214, 14, 3E4, 1E4, 2E4, E4, 364, 164, 264, 64, 3A4, 1A4, 2A4, A4, 324, 124, 224, 24, 3C4, 1C4, 2C4, C4, 344, 144, 244, 44, 384, 184, 284, 84, 304, 104, 204, 4, 3F8, 1F8, 2F8, F8, 378, 178, 278, 78, 3B8, 1B8, 2B8, B8, 338, 138, 238, 38, 3D8, 1D8, 2D8, D8, 358, 158, 258, 58, 398, 198, 298, 98, 318, 118, 218, 18, 3E8, 1E8, 2E8, E8, 368, 168, 268, 68, 3A8, 1A8, 2A8, A8, 328, 128, 228, 28, 3C8, 1C8, 2C8, C8, 348, 148, 248, 48, 388, 188, 288, 88, 308, 108, 208, 8, 3F0, 1F0, 2F0, F0, 370, 170, 270, 70, 3B0, 1B0, 2B0, B0, 330, 130, 230, 30, 3D0, 1D0, 2D0, D0, 350, 150, 250, 50, 390, 190, 290, 90, 310, 110, 210, 10, 3E0, 1E0, 2E0, E0, 360, 160, 260, 60, 3A0, 1A0, 2A0, A0, 320, 120, 220, 20, 3C0, 1C0, 2C0, C0, 340, 140, 240, 40, 380, 180, 280, 80, 300, 100, 200, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET create_rpm = false
CSET data_width = 10
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 1024
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET latency = 0
CSET memory_type = rom
CSET multiplexer_construction = lut_based
CSET output_options = non_registered
CSET qualify_we_with_i_ce = false
CSET read_enable = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = false
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = distributed_memory_virtex2p_7_1_4be7d839ed9b4fda
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_0260fba4aec82188
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7c2d447100ca50c7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 1024
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 11
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_78a3dd824f4df0df
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7c2d447100ca50c7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277, 1FF62, 3E6E1, 157D7, 284A2, 1CED8, 32517, AC7D, 21DEE, 1F0A8, 38398, 10738, 248D8, 19B3E, 2CF01, 4B20, 2058B, 1FA75, 3B4E0, 130FF, 264C2, 1B728, 2F8C8, 7C68, 20F58, 1E212, 35383, DAE9, 23128, 17B5E, 2A829, 191F, 2009E, 1FFD9, 3F36F, 1610B, 28D2F, 1D413, 33084, B844, 2224F, 1F38F, 38FD2, 111EB, 24F6F, 1A29A, 2D930, 5788, 2078A, 1FC26, 3C153, 13B00, 26C5E, 1BD7C, 303A3, 888F, 2128C, 1E629, 35F65, E633, 236AB, 183B1, 2B193, 25AA, 20163, 1FE9D, 3DA56, 14E6D, 27C4F, 1C955, 319CD, A09B, 219D7, 1ED74, 37771, FC5D, 24284, 193A2, 2C500, 3EAD, 203DA, 1F876, 3A878, 126D0, 25D66, 1B091, 2EE15, 702E, 20C71, 1DDB1, 347BC, CF7C, 22BED, 172D1, 29EF5, C91, 20027, 1FFF6, 3F9B8, 16592, 2918C, 1D696, 33647, BE1D, 2249B, 1F4E6, 395F5, 11735, 252D4, 1A631, 2DE58, 5DB7, 208A6, 1FCE1, 3C791, 13FEE, 27043, 1C08C, 3091F, 8E9A, 21442, 1E818, 3655F, EBCC, 23987, 187C4, 2B65C, 2BEE, 201E3, 1FF09, 3E09B, 15328, 28071, 1CC1F, 31F6E, A68F, 21BD9, 1EF18, 37D82, 101D0, 245A5, 19778, 2C9FA, 44E8, 204A8, 1F980, 3AEAA, 12BEE, 2610C, 1B3E5, 2F369, 764D, 20DDB, 1DFEB, 34D9C, D536, 22E82, 1771E, 2A388, 12D8, 20059, 1FFA7, 3ED28, 15C78, 288E2, 1D17E, 32ACA, B264, 22015, 1F225, 389B3, 10C97, 24C1B, 19EF4, 2D412, 5156, 20680, 1FB58, 3BB18, 13606, 26888, 1BA5B, 2FE30, 827E, 210E8, 1E427, 35971, E092, 233E1, 17F8F, 2ACD8, 1F65, 200F7, 1FE1D, 3D412, 149A4, 2783C, 1C679, 31434, 9AA1, 217E8, 1EBBE, 37166, F6E1, 23F74, 18FBD, 2C012, 386F, 2031F, 1F75A, 3A249, 121A8, 259CF, 1AD2C, 2E8CB, 6A0B, 20B1A, 1DB65, 341E3, C9B9, 2296A, 16E74, 29A6E, 648, 2000A, 1FFFE, 3FCDC, 167CF, 293BF, 1D7D1, 3392B, C107, 225C8, 1F58A, 39909, 119D6, 2548D, 1A7F6, 2E0F1, 60CE, 2093C, 1FD38, 3CAB1, 14260, 2723C, 1C20E, 30BE1, 919E, 21525, 1E908, 3685F, EE94, 23AFC, 189C8, 2B8C5, 2F0F, 2022B, 1FF38, 3E3BD, 15581, 28288, 1CD7E, 32242, A987, 21CE1, 1EFE2, 3808D, 10485, 2473C, 1995D, 2CC7C, 4804, 20517, 1F9FD, 3B1C5, 12E78, 262E5, 1B589, 2F617, 795B, 20E97, 1E101, 3508F, D810, 22FD3, 17940, 2A5D7, 15FC, 20079, 1FFC2, 3F04B, 15EC3, 28B07, 1D2CB, 32DA6, B555, 22130, 1F2DD, 38CC2, 10F42, 24DC3, 1A0C9, 2D6A0, 546F, 20703, 1FBC1, 3BE35, 13884, 26A71, 1BBED, 300E8, 8587, 211B8, 1E52A, 35C6A, E364, 23544, 181A2, 2AF34, 2288, 2012A, 1FE5F, 3D734, 14C0A, 27A44, 1C7E9, 316FF, 9D9E, 218DE, 1EC9B, 3746B, F9A0, 240FA, 191B1, 2C288, 3B8E, 2037A, 1F7EA, 3A560, 1243D, 25B98, 1AEE0, 2EB6F, 6D1D, 20BC3, 1DC8D, 344CE, CC9C, 22AA9, 170A4, 29CB0, 96D, 20016, 1FFEA, 3F693, 16350, 28F5C, 1D557, 33364, BB32, 22373, 1F43D, 392E3, 11491, 25120, 1A468, 2DBC3, 5AA0, 20816, 1FC86, 3C472, 13D78, 26E4F, 1BF06, 30660, 8B95, 21365, 1E722, 36262, E901, 23817, 185BC, 2B3F6, 28CC, 201A1, 1FED6, 3DD78, 150CC, 27E5E, 1CABC, 31C9C, A396, 21AD6, 1EE48, 37A79, FF18, 24413, 1958F, 2C77C, 41CB, 2043F, 1F8FD, 3AB91, 12960, 25F37, 1B23D, 2F0BE, 733E, 20D23, 1DED0, 34AAB, D25A, 22D35, 174F9, 2A13D, FB5, 2003E, 1FF87, 3EA04, 15A29, 286C0, 1D02D, 327F0, AF71, 21EFF, 1F169, 386A5, 109E9, 24A77, 19D1B, 2D188, 4E3B, 20603, 1FAE9, 3B7FC, 13384, 266A3, 1B8C4, 2FB7B, 7F73, 2101E, 1E31F, 35679, DDBE, 23282, 17D78, 2AA7F, 1C43, 200C8, 1FDD5, 3D0F1, 1473B, 27638, 1C504, 3116C, 97A1, 216F8, 1EADB, 36E62, F41F, 23DF2, 18DC4, 2BDA0, 354F, 202C8, 1F6C4, 39F32, 11F0F, 2580A, 1AB73, 2E62A, 66F7, 20A76, 1DA38, 33EF9, C6D5, 2282F, 16C41, 29831, 324, 20002;
]
CSET depth = 512
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_189ab7d9865256c9
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1, 3E6E1, 2009E, 284A2, 2A829, 32517, 23128, 21DEE, 35383, 38398, 20F58, 248D8, 2F8C8, 2CF01, 264C2, 2058B, 3B4E0, 3B4E0, 2058B, 264C2, 2CF01, 2F8C8, 248D8, 20F58, 38398, 35383, 21DEE, 23128, 32517, 2A829, 284A2, 2009E, 3E6E1, 3F36F, 20027, 28D2F, 29EF5, 33084, 22BED, 2224F, 347BC, 38FD2, 20C71, 24F6F, 2EE15, 2D930, 25D66, 2078A, 3A878, 3C153, 203DA, 26C5E, 2C500, 303A3, 24284, 2128C, 37771, 35F65, 219D7, 236AB, 319CD, 2B193, 27C4F, 20163, 3DA56, 3DA56, 20163, 27C4F, 2B193, 319CD, 236AB, 219D7, 35F65, 37771, 2128C, 24284, 303A3, 2C500, 26C5E, 203DA, 3C153, 3A878, 2078A, 25D66, 2D930, 2EE15, 24F6F, 20C71, 38FD2, 347BC, 2224F, 22BED, 33084, 29EF5, 28D2F, 20027, 3F36F, 3F9B8, 2000A, 2918C, 29A6E, 33647, 2296A, 2249B, 341E3, 395F5, 20B1A, 252D4, 2E8CB, 2DE58, 259CF, 208A6, 3A249, 3C791, 2031F, 27043, 2C012, 3091F, 23F74, 21442, 37166, 3655F, 217E8, 23987, 31434, 2B65C, 2783C, 201E3, 3D412, 3E09B, 200F7, 28071, 2ACD8, 31F6E, 233E1, 21BD9, 35971, 37D82, 210E8, 245A5, 2FE30, 2C9FA, 26888, 204A8, 3BB18, 3AEAA, 20680, 2610C, 2D412, 2F369, 24C1B, 20DDB, 389B3, 34D9C, 22015, 22E82, 32ACA, 2A388, 288E2, 20059, 3ED28, 3ED28, 20059, 288E2, 2A388, 32ACA, 22E82, 22015, 34D9C, 389B3, 20DDB, 24C1B, 2F369, 2D412, 2610C, 20680, 3AEAA, 3BB18, 204A8, 26888, 2C9FA, 2FE30, 245A5, 210E8, 37D82, 35971, 21BD9, 233E1, 31F6E, 2ACD8, 28071, 200F7, 3E09B, 3D412, 201E3, 2783C, 2B65C, 31434, 23987, 217E8, 3655F, 37166, 21442, 23F74, 3091F, 2C012, 27043, 2031F, 3C791, 3A249, 208A6, 259CF, 2DE58, 2E8CB, 252D4, 20B1A, 395F5, 341E3, 2249B, 2296A, 33647, 29A6E, 2918C, 2000A, 3F9B8, 3FCDC, 20002, 293BF, 29831, 3392B, 2282F, 225C8, 33EF9, 39909, 20A76, 2548D, 2E62A, 2E0F1, 2580A, 2093C, 39F32, 3CAB1, 202C8, 2723C, 2BDA0, 30BE1, 23DF2, 21525, 36E62, 3685F, 216F8, 23AFC, 3116C, 2B8C5, 27638, 2022B, 3D0F1, 3E3BD, 200C8, 28288, 2AA7F, 32242, 23282, 21CE1, 35679, 3808D, 2101E, 2473C, 2FB7B, 2CC7C, 266A3, 20517, 3B7FC, 3B1C5, 20603, 262E5, 2D188, 2F617, 24A77, 20E97, 386A5, 3508F, 21EFF, 22FD3, 327F0, 2A5D7, 286C0, 20079, 3EA04, 3F04B, 2003E, 28B07, 2A13D, 32DA6, 22D35, 22130, 34AAB, 38CC2, 20D23, 24DC3, 2F0BE, 2D6A0, 25F37, 20703, 3AB91, 3BE35, 2043F, 26A71, 2C77C, 300E8, 24413, 211B8, 37A79, 35C6A, 21AD6, 23544, 31C9C, 2AF34, 27E5E, 2012A, 3DD78, 3D734, 201A1, 27A44, 2B3F6, 316FF, 23817, 218DE, 36262, 3746B, 21365, 240FA, 30660, 2C288, 26E4F, 2037A, 3C472, 3A560, 20816, 25B98, 2DBC3, 2EB6F, 25120, 20BC3, 392E3, 344CE, 22373, 22AA9, 33364, 29CB0, 28F5C, 20016, 3F693, 3F693, 20016, 28F5C, 29CB0, 33364, 22AA9, 22373, 344CE, 392E3, 20BC3, 25120, 2EB6F, 2DBC3, 25B98, 20816, 3A560, 3C472, 2037A, 26E4F, 2C288, 30660, 240FA, 21365, 3746B, 36262, 218DE, 23817, 316FF, 2B3F6, 27A44, 201A1, 3D734, 3DD78, 2012A, 27E5E, 2AF34, 31C9C, 23544, 21AD6, 35C6A, 37A79, 211B8, 24413, 300E8, 2C77C, 26A71, 2043F, 3BE35, 3AB91, 20703, 25F37, 2D6A0, 2F0BE, 24DC3, 20D23, 38CC2, 34AAB, 22130, 22D35, 32DA6, 2A13D, 28B07, 2003E, 3F04B, 3EA04, 20079, 286C0, 2A5D7, 327F0, 22FD3, 21EFF, 3508F, 386A5, 20E97, 24A77, 2F617, 2D188, 262E5, 20603, 3B1C5, 3B7FC, 20517, 266A3, 2CC7C, 2FB7B, 2473C, 2101E, 3808D, 35679, 21CE1, 23282, 32242, 2AA7F, 28288, 200C8, 3E3BD, 3D0F1, 2022B, 27638, 2B8C5, 3116C, 23AFC, 216F8, 3685F, 36E62, 21525, 23DF2, 30BE1, 2BDA0, 2723C, 202C8, 3CAB1, 39F32, 2093C, 2580A, 2E0F1, 2E62A, 2548D, 20A76, 39909, 33EF9, 225C8, 2282F, 3392B, 29831, 293BF, 20002, 3FCDC;
]
CSET depth = 512
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_a255629948a6346d
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex2P Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 35
CSET outputwidthlow = 0
CSET pipestages = 2
CSET portatype = Signed
CSET portawidth = 18
CSET portbtype = Signed
CSET portbwidth = 18
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex2p_10_1_3ccc2842ec4e2cc9
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex2P Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 35
CSET outputwidthlow = 0
CSET pipestages = 2
CSET portatype = Signed
CSET portawidth = 18
CSET portbtype = Signed
CSET portbwidth = 18
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex2p_10_1_3ccc2842ec4e2cc9
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 2
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_9673efc18b69cc19
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 2
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_d7f3c31b59e52df2
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277, 1FF62, 3E6E1, 157D7, 284A2, 1CED8, 32517, AC7D, 21DEE, 1F0A8, 38398, 10738, 248D8, 19B3E, 2CF01, 4B20, 2058B, 1FA75, 3B4E0, 130FF, 264C2, 1B728, 2F8C8, 7C68, 20F58, 1E212, 35383, DAE9, 23128, 17B5E, 2A829, 191F, 2009E, 1FFD9, 3F36F, 1610B, 28D2F, 1D413, 33084, B844, 2224F, 1F38F, 38FD2, 111EB, 24F6F, 1A29A, 2D930, 5788, 2078A, 1FC26, 3C153, 13B00, 26C5E, 1BD7C, 303A3, 888F, 2128C, 1E629, 35F65, E633, 236AB, 183B1, 2B193, 25AA, 20163, 1FE9D, 3DA56, 14E6D, 27C4F, 1C955, 319CD, A09B, 219D7, 1ED74, 37771, FC5D, 24284, 193A2, 2C500, 3EAD, 203DA, 1F876, 3A878, 126D0, 25D66, 1B091, 2EE15, 702E, 20C71, 1DDB1, 347BC, CF7C, 22BED, 172D1, 29EF5, C91, 20027, 1FFF6, 3F9B8, 16592, 2918C, 1D696, 33647, BE1D, 2249B, 1F4E6, 395F5, 11735, 252D4, 1A631, 2DE58, 5DB7, 208A6, 1FCE1, 3C791, 13FEE, 27043, 1C08C, 3091F, 8E9A, 21442, 1E818, 3655F, EBCC, 23987, 187C4, 2B65C, 2BEE, 201E3, 1FF09, 3E09B, 15328, 28071, 1CC1F, 31F6E, A68F, 21BD9, 1EF18, 37D82, 101D0, 245A5, 19778, 2C9FA, 44E8, 204A8, 1F980, 3AEAA, 12BEE, 2610C, 1B3E5, 2F369, 764D, 20DDB, 1DFEB, 34D9C, D536, 22E82, 1771E, 2A388, 12D8, 20059, 1FFA7, 3ED28, 15C78, 288E2, 1D17E, 32ACA, B264, 22015, 1F225, 389B3, 10C97, 24C1B, 19EF4, 2D412, 5156, 20680, 1FB58, 3BB18, 13606, 26888, 1BA5B, 2FE30, 827E, 210E8, 1E427, 35971, E092, 233E1, 17F8F, 2ACD8, 1F65, 200F7, 1FE1D, 3D412, 149A4, 2783C, 1C679, 31434, 9AA1, 217E8, 1EBBE, 37166, F6E1, 23F74, 18FBD, 2C012, 386F, 2031F, 1F75A, 3A249, 121A8, 259CF, 1AD2C, 2E8CB, 6A0B, 20B1A, 1DB65, 341E3, C9B9, 2296A, 16E74, 29A6E, 648, 2000A, 1FFFE, 3FCDC, 167CF, 293BF, 1D7D1, 3392B, C107, 225C8, 1F58A, 39909, 119D6, 2548D, 1A7F6, 2E0F1, 60CE, 2093C, 1FD38, 3CAB1, 14260, 2723C, 1C20E, 30BE1, 919E, 21525, 1E908, 3685F, EE94, 23AFC, 189C8, 2B8C5, 2F0F, 2022B, 1FF38, 3E3BD, 15581, 28288, 1CD7E, 32242, A987, 21CE1, 1EFE2, 3808D, 10485, 2473C, 1995D, 2CC7C, 4804, 20517, 1F9FD, 3B1C5, 12E78, 262E5, 1B589, 2F617, 795B, 20E97, 1E101, 3508F, D810, 22FD3, 17940, 2A5D7, 15FC, 20079, 1FFC2, 3F04B, 15EC3, 28B07, 1D2CB, 32DA6, B555, 22130, 1F2DD, 38CC2, 10F42, 24DC3, 1A0C9, 2D6A0, 546F, 20703, 1FBC1, 3BE35, 13884, 26A71, 1BBED, 300E8, 8587, 211B8, 1E52A, 35C6A, E364, 23544, 181A2, 2AF34, 2288, 2012A, 1FE5F, 3D734, 14C0A, 27A44, 1C7E9, 316FF, 9D9E, 218DE, 1EC9B, 3746B, F9A0, 240FA, 191B1, 2C288, 3B8E, 2037A, 1F7EA, 3A560, 1243D, 25B98, 1AEE0, 2EB6F, 6D1D, 20BC3, 1DC8D, 344CE, CC9C, 22AA9, 170A4, 29CB0, 96D, 20016, 1FFEA, 3F693, 16350, 28F5C, 1D557, 33364, BB32, 22373, 1F43D, 392E3, 11491, 25120, 1A468, 2DBC3, 5AA0, 20816, 1FC86, 3C472, 13D78, 26E4F, 1BF06, 30660, 8B95, 21365, 1E722, 36262, E901, 23817, 185BC, 2B3F6, 28CC, 201A1, 1FED6, 3DD78, 150CC, 27E5E, 1CABC, 31C9C, A396, 21AD6, 1EE48, 37A79, FF18, 24413, 1958F, 2C77C, 41CB, 2043F, 1F8FD, 3AB91, 12960, 25F37, 1B23D, 2F0BE, 733E, 20D23, 1DED0, 34AAB, D25A, 22D35, 174F9, 2A13D, FB5, 2003E, 1FF87, 3EA04, 15A29, 286C0, 1D02D, 327F0, AF71, 21EFF, 1F169, 386A5, 109E9, 24A77, 19D1B, 2D188, 4E3B, 20603, 1FAE9, 3B7FC, 13384, 266A3, 1B8C4, 2FB7B, 7F73, 2101E, 1E31F, 35679, DDBE, 23282, 17D78, 2AA7F, 1C43, 200C8, 1FDD5, 3D0F1, 1473B, 27638, 1C504, 3116C, 97A1, 216F8, 1EADB, 36E62, F41F, 23DF2, 18DC4, 2BDA0, 354F, 202C8, 1F6C4, 39F32, 11F0F, 2580A, 1AB73, 2E62A, 66F7, 20A76, 1DA38, 33EF9, C6D5, 2282F, 16C41, 29831, 324, 20002, 1FFFF, 3FE6E, 168ED, 294DA, 1D86C, 33A9E, C27B, 22660, 1F5DA, 39A93, 11B25, 2556B, 1A8D6, 2E23E, 6258, 20989, 1FD61, 3CC41, 14398, 27339, 1C2CD, 30D43, 931F, 21598, 1E97F, 369DF, EFF8, 23BB8, 18AC8, 2B9FA, 309F, 20250, 1FF4E, 3E54F, 156AC, 28394, 1CE2B, 323AC, AB02, 21D67, 1F046, 38212, 105DF, 2480A, 19A4E, 2CDBE, 4992, 20550, 1FA3A, 3B352, 12FBC, 263D3, 1B659, 2F76F, 7AE2, 20EF7, 1E18A, 35209, D97D, 2307D, 17A4F, 2A700, 178E, 2008B, 1FFCE, 3F1DD, 15FE8, 28C1B, 1D370, 32F15, B6CD, 221BF, 1F337, 38E4A, 11097, 24E99, 1A1B2, 2D7E7, 55FC, 20746, 1FBF4, 3BFC4, 139C2, 26B67, 1BCB5, 30245, 870B, 21221, 1E5AA, 35DE7, E4CC, 235F7, 182AA, 2B063, 2419, 20146, 1FE7F, 3D8C5, 14D3C, 27B49, 1C89F, 31866, 9F1D, 2195A, 1ED08, 375EE, FAFF, 241BE, 192AA, 2C3C4, 3D1D, 203A9, 1F831, 3A6EC, 12587, 25C7E, 1AFB9, 2ECC1, 6EA6, 20C19, 1DD20, 34645, CE0C, 22B4A, 171BB, 29DD2, AFF, 2001E, 1FFF1, 3F825, 16471, 29073, 1D5F7, 334D5, BCA8, 22406, 1F492, 3946C, 115E3, 251F9, 1A54D, 2DD0D, 5C2C, 2085D, 1FCB4, 3C601, 13EB3, 26F48, 1BFCA, 307BF, 8D18, 213D3, 1E79E, 363E0, EA67, 238CF, 186C1, 2B528, 2A5D, 201C1, 1FEF0, 3DF09, 151FB, 27F67, 1CB6E, 31E05, A513, 21B57, 1EEB0, 37BFE, 10074, 244DB, 19684, 2C8BB, 4359, 20473, 1F93F, 3AD1D, 12AA7, 26021, 1B311, 2F213, 74C6, 20D7F, 1DF5E, 34C23, D3C8, 22DDB, 1760C, 2A262, 1147, 2004B, 1FF98, 3EB96, 15B51, 287D0, 1D0D6, 3295C, B0EB, 21F8A, 1F1C8, 3882C, 10B40, 24B49, 19E08, 2D2CD, 4FC9, 20641, 1FB21, 3B98A, 134C5, 26795, 1B990, 2FCD5, 80F9, 21083, 1E3A3, 357F5, DF29, 23331, 17E84, 2ABAB, 1DD4, 200DF, 1FDFA, 3D282, 14870, 2773A, 1C5BF, 312D0, 9921, 2176F, 1EB4D, 36FE4, F580, 23EB2, 18EC1, 2BED9, 36DF, 202F3, 1F70F, 3A0BD, 1205C, 258EC, 1AC50, 2E77A, 6881, 20AC7, 1DACF, 3406E, C847, 228CC, 16D5B, 2994F, 4B6, 20006, 1FFFA, 3FB4A, 166B1, 292A5, 1D734, 337B9, BF92, 22531, 1F539, 3977F, 11886, 253B0, 1A714, 2DFA4, 5F43, 208F1, 1FD0D, 3C921, 14127, 2713F, 1C14E, 30A80, 901C, 214B3, 1E891, 366DF, ED30, 23A41, 188C6, 2B790, 2D7E, 20206, 1FF21, 3E22C, 15455, 2817C, 1CCCF, 320D7, A80B, 21C5D, 1EF7D, 37F07, 1032B, 24670, 1986B, 2CB3B, 4676, 204DF, 1F9BF, 3B037, 12D33, 261F8, 1B4B7, 2F4C0, 77D4, 20E38, 1E076, 34F15, D6A4, 22F2A, 17830, 2A4AF, 146A, 20068, 1FFB5, 3EEB9, 15D9E, 289F4, 1D225, 32C38, B3DD, 220A2, 1F281, 38B3A, 10DED, 24CEF, 19FDF, 2D559, 52E3, 206C1, 1FB8D, 3BCA7, 13745, 2697C, 1BB25, 2FF8C, 8402, 21150, 1E4A9, 35AED, E1FB, 23492, 18099, 2AE05, 20F7, 20110, 1FE3F, 3D5A3, 14AD8, 2793F, 1C731, 31599, 9C20, 21862, 1EC2D, 372E8, F841, 24036, 190B8, 2C14D, 39FF, 2034C, 1F7A3, 3A3D4, 122F3, 25AB3, 1AE07, 2EA1D, 6B94, 20B6E, 1DBFA, 34358, CB2B, 22A09, 16F8D, 29B8F, 7DB, 2000F, 1FFE2, 3F501, 1622E, 28E45, 1D4B6, 331F4, B9BB, 222E0, 1F3E7, 3915A, 1133F, 25047, 1A382, 2DA79, 5914, 207CF, 1FC57, 3C2E3, 13C3C, 26D56, 1BE42, 30501, 8A12, 212F8, 1E6A6, 360E3, E79A, 23761, 184B7, 2B2C4, 273B, 20181, 1FEBA, 3DBE7, 14F9D, 27D56, 1CA09, 31B34, A219, 21A56, 1EDDF, 378F5, FDBB, 2434B, 19499, 2C63E, 403C, 2040C, 1F8BA, 3AA04, 12819, 25E4E, 1B167, 2EF69, 71B6, 20CC9, 1DE41, 34933, D0EB, 22C90, 173E5, 2A018, E23, 20032, 1FF75, 3E872, 15900, 285B1, 1CF83, 32683, ADF7, 21E76, 1F109, 3851E, 10891, 249A7, 19C2D, 2D044, 4CAE, 205C6, 1FAB0, 3B66E, 13242, 265B2, 1B7F6, 2FA21, 7DEE, 20FBA, 1E299, 354FE, DC54, 231D5, 17C6C, 2A954, 1AB1, 200B2, 1FDB0, 3CF61, 14606, 27538, 1C448, 31008, 9621, 21681, 1EA68, 36CE1, F2BD, 23D33, 18CC7, 2BC68, 33BF, 2029F, 1F677, 39DA8, 11DC2, 2572A, 1AA95, 2E4DB, 656D, 20A26, 1D9A0, 33D85, C562, 22794, 16B26, 29713, 192, 20001;
]
CSET depth = 1024
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_64284d314c575990
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1, 3E6E1, 2009E, 284A2, 2A829, 32517, 23128, 21DEE, 35383, 38398, 20F58, 248D8, 2F8C8, 2CF01, 264C2, 2058B, 3B4E0, 3B4E0, 2058B, 264C2, 2CF01, 2F8C8, 248D8, 20F58, 38398, 35383, 21DEE, 23128, 32517, 2A829, 284A2, 2009E, 3E6E1, 3F36F, 20027, 28D2F, 29EF5, 33084, 22BED, 2224F, 347BC, 38FD2, 20C71, 24F6F, 2EE15, 2D930, 25D66, 2078A, 3A878, 3C153, 203DA, 26C5E, 2C500, 303A3, 24284, 2128C, 37771, 35F65, 219D7, 236AB, 319CD, 2B193, 27C4F, 20163, 3DA56, 3DA56, 20163, 27C4F, 2B193, 319CD, 236AB, 219D7, 35F65, 37771, 2128C, 24284, 303A3, 2C500, 26C5E, 203DA, 3C153, 3A878, 2078A, 25D66, 2D930, 2EE15, 24F6F, 20C71, 38FD2, 347BC, 2224F, 22BED, 33084, 29EF5, 28D2F, 20027, 3F36F, 3F9B8, 2000A, 2918C, 29A6E, 33647, 2296A, 2249B, 341E3, 395F5, 20B1A, 252D4, 2E8CB, 2DE58, 259CF, 208A6, 3A249, 3C791, 2031F, 27043, 2C012, 3091F, 23F74, 21442, 37166, 3655F, 217E8, 23987, 31434, 2B65C, 2783C, 201E3, 3D412, 3E09B, 200F7, 28071, 2ACD8, 31F6E, 233E1, 21BD9, 35971, 37D82, 210E8, 245A5, 2FE30, 2C9FA, 26888, 204A8, 3BB18, 3AEAA, 20680, 2610C, 2D412, 2F369, 24C1B, 20DDB, 389B3, 34D9C, 22015, 22E82, 32ACA, 2A388, 288E2, 20059, 3ED28, 3ED28, 20059, 288E2, 2A388, 32ACA, 22E82, 22015, 34D9C, 389B3, 20DDB, 24C1B, 2F369, 2D412, 2610C, 20680, 3AEAA, 3BB18, 204A8, 26888, 2C9FA, 2FE30, 245A5, 210E8, 37D82, 35971, 21BD9, 233E1, 31F6E, 2ACD8, 28071, 200F7, 3E09B, 3D412, 201E3, 2783C, 2B65C, 31434, 23987, 217E8, 3655F, 37166, 21442, 23F74, 3091F, 2C012, 27043, 2031F, 3C791, 3A249, 208A6, 259CF, 2DE58, 2E8CB, 252D4, 20B1A, 395F5, 341E3, 2249B, 2296A, 33647, 29A6E, 2918C, 2000A, 3F9B8, 3FCDC, 20002, 293BF, 29831, 3392B, 2282F, 225C8, 33EF9, 39909, 20A76, 2548D, 2E62A, 2E0F1, 2580A, 2093C, 39F32, 3CAB1, 202C8, 2723C, 2BDA0, 30BE1, 23DF2, 21525, 36E62, 3685F, 216F8, 23AFC, 3116C, 2B8C5, 27638, 2022B, 3D0F1, 3E3BD, 200C8, 28288, 2AA7F, 32242, 23282, 21CE1, 35679, 3808D, 2101E, 2473C, 2FB7B, 2CC7C, 266A3, 20517, 3B7FC, 3B1C5, 20603, 262E5, 2D188, 2F617, 24A77, 20E97, 386A5, 3508F, 21EFF, 22FD3, 327F0, 2A5D7, 286C0, 20079, 3EA04, 3F04B, 2003E, 28B07, 2A13D, 32DA6, 22D35, 22130, 34AAB, 38CC2, 20D23, 24DC3, 2F0BE, 2D6A0, 25F37, 20703, 3AB91, 3BE35, 2043F, 26A71, 2C77C, 300E8, 24413, 211B8, 37A79, 35C6A, 21AD6, 23544, 31C9C, 2AF34, 27E5E, 2012A, 3DD78, 3D734, 201A1, 27A44, 2B3F6, 316FF, 23817, 218DE, 36262, 3746B, 21365, 240FA, 30660, 2C288, 26E4F, 2037A, 3C472, 3A560, 20816, 25B98, 2DBC3, 2EB6F, 25120, 20BC3, 392E3, 344CE, 22373, 22AA9, 33364, 29CB0, 28F5C, 20016, 3F693, 3F693, 20016, 28F5C, 29CB0, 33364, 22AA9, 22373, 344CE, 392E3, 20BC3, 25120, 2EB6F, 2DBC3, 25B98, 20816, 3A560, 3C472, 2037A, 26E4F, 2C288, 30660, 240FA, 21365, 3746B, 36262, 218DE, 23817, 316FF, 2B3F6, 27A44, 201A1, 3D734, 3DD78, 2012A, 27E5E, 2AF34, 31C9C, 23544, 21AD6, 35C6A, 37A79, 211B8, 24413, 300E8, 2C77C, 26A71, 2043F, 3BE35, 3AB91, 20703, 25F37, 2D6A0, 2F0BE, 24DC3, 20D23, 38CC2, 34AAB, 22130, 22D35, 32DA6, 2A13D, 28B07, 2003E, 3F04B, 3EA04, 20079, 286C0, 2A5D7, 327F0, 22FD3, 21EFF, 3508F, 386A5, 20E97, 24A77, 2F617, 2D188, 262E5, 20603, 3B1C5, 3B7FC, 20517, 266A3, 2CC7C, 2FB7B, 2473C, 2101E, 3808D, 35679, 21CE1, 23282, 32242, 2AA7F, 28288, 200C8, 3E3BD, 3D0F1, 2022B, 27638, 2B8C5, 3116C, 23AFC, 216F8, 3685F, 36E62, 21525, 23DF2, 30BE1, 2BDA0, 2723C, 202C8, 3CAB1, 39F32, 2093C, 2580A, 2E0F1, 2E62A, 2548D, 20A76, 39909, 33EF9, 225C8, 2282F, 3392B, 29831, 293BF, 20002, 3FCDC, 3FE6E, 20001, 294DA, 29713, 33A9E, 22794, 22660, 33D85, 39A93, 20A26, 2556B, 2E4DB, 2E23E, 2572A, 20989, 39DA8, 3CC41, 2029F, 27339, 2BC68, 30D43, 23D33, 21598, 36CE1, 369DF, 21681, 23BB8, 31008, 2B9FA, 27538, 20250, 3CF61, 3E54F, 200B2, 28394, 2A954, 323AC, 231D5, 21D67, 354FE, 38212, 20FBA, 2480A, 2FA21, 2CDBE, 265B2, 20550, 3B66E, 3B352, 205C6, 263D3, 2D044, 2F76F, 249A7, 20EF7, 3851E, 35209, 21E76, 2307D, 32683, 2A700, 285B1, 2008B, 3E872, 3F1DD, 20032, 28C1B, 2A018, 32F15, 22C90, 221BF, 34933, 38E4A, 20CC9, 24E99, 2EF69, 2D7E7, 25E4E, 20746, 3AA04, 3BFC4, 2040C, 26B67, 2C63E, 30245, 2434B, 21221, 378F5, 35DE7, 21A56, 235F7, 31B34, 2B063, 27D56, 20146, 3DBE7, 3D8C5, 20181, 27B49, 2B2C4, 31866, 23761, 2195A, 360E3, 375EE, 212F8, 241BE, 30501, 2C3C4, 26D56, 203A9, 3C2E3, 3A6EC, 207CF, 25C7E, 2DA79, 2ECC1, 25047, 20C19, 3915A, 34645, 222E0, 22B4A, 331F4, 29DD2, 28E45, 2001E, 3F501, 3F825, 2000F, 29073, 29B8F, 334D5, 22A09, 22406, 34358, 3946C, 20B6E, 251F9, 2EA1D, 2DD0D, 25AB3, 2085D, 3A3D4, 3C601, 2034C, 26F48, 2C14D, 307BF, 24036, 213D3, 372E8, 363E0, 21862, 238CF, 31599, 2B528, 2793F, 201C1, 3D5A3, 3DF09, 20110, 27F67, 2AE05, 31E05, 23492, 21B57, 35AED, 37BFE, 21150, 244DB, 2FF8C, 2C8BB, 2697C, 20473, 3BCA7, 3AD1D, 206C1, 26021, 2D559, 2F213, 24CEF, 20D7F, 38B3A, 34C23, 220A2, 22DDB, 32C38, 2A262, 289F4, 2004B, 3EEB9, 3EB96, 20068, 287D0, 2A4AF, 3295C, 22F2A, 21F8A, 34F15, 3882C, 20E38, 24B49, 2F4C0, 2D2CD, 261F8, 20641, 3B037, 3B98A, 204DF, 26795, 2CB3B, 2FCD5, 24670, 21083, 37F07, 357F5, 21C5D, 23331, 320D7, 2ABAB, 2817C, 200DF, 3E22C, 3D282, 20206, 2773A, 2B790, 312D0, 23A41, 2176F, 366DF, 36FE4, 214B3, 23EB2, 30A80, 2BED9, 2713F, 202F3, 3C921, 3A0BD, 208F1, 258EC, 2DFA4, 2E77A, 253B0, 20AC7, 3977F, 3406E, 22531, 228CC, 337B9, 2994F, 292A5, 20006, 3FB4A, 3FB4A, 20006, 292A5, 2994F, 337B9, 228CC, 22531, 3406E, 3977F, 20AC7, 253B0, 2E77A, 2DFA4, 258EC, 208F1, 3A0BD, 3C921, 202F3, 2713F, 2BED9, 30A80, 23EB2, 214B3, 36FE4, 366DF, 2176F, 23A41, 312D0, 2B790, 2773A, 20206, 3D282, 3E22C, 200DF, 2817C, 2ABAB, 320D7, 23331, 21C5D, 357F5, 37F07, 21083, 24670, 2FCD5, 2CB3B, 26795, 204DF, 3B98A, 3B037, 20641, 261F8, 2D2CD, 2F4C0, 24B49, 20E38, 3882C, 34F15, 21F8A, 22F2A, 3295C, 2A4AF, 287D0, 20068, 3EB96, 3EEB9, 2004B, 289F4, 2A262, 32C38, 22DDB, 220A2, 34C23, 38B3A, 20D7F, 24CEF, 2F213, 2D559, 26021, 206C1, 3AD1D, 3BCA7, 20473, 2697C, 2C8BB, 2FF8C, 244DB, 21150, 37BFE, 35AED, 21B57, 23492, 31E05, 2AE05, 27F67, 20110, 3DF09, 3D5A3, 201C1, 2793F, 2B528, 31599, 238CF, 21862, 363E0, 372E8, 213D3, 24036, 307BF, 2C14D, 26F48, 2034C, 3C601, 3A3D4, 2085D, 25AB3, 2DD0D, 2EA1D, 251F9, 20B6E, 3946C, 34358, 22406, 22A09, 334D5, 29B8F, 29073, 2000F, 3F825, 3F501, 2001E, 28E45, 29DD2, 331F4, 22B4A, 222E0, 34645, 3915A, 20C19, 25047, 2ECC1, 2DA79, 25C7E, 207CF, 3A6EC, 3C2E3, 203A9, 26D56, 2C3C4, 30501, 241BE, 212F8, 375EE, 360E3, 2195A, 23761, 31866, 2B2C4, 27B49, 20181, 3D8C5, 3DBE7, 20146, 27D56, 2B063, 31B34, 235F7, 21A56, 35DE7, 378F5, 21221, 2434B, 30245, 2C63E, 26B67, 2040C, 3BFC4, 3AA04, 20746, 25E4E, 2D7E7, 2EF69, 24E99, 20CC9, 38E4A, 34933, 221BF, 22C90, 32F15, 2A018, 28C1B, 20032, 3F1DD, 3E872, 2008B, 285B1, 2A700, 32683, 2307D, 21E76, 35209, 3851E, 20EF7, 249A7, 2F76F, 2D044, 263D3, 205C6, 3B352, 3B66E, 20550, 265B2, 2CDBE, 2FA21, 2480A, 20FBA, 38212, 354FE, 21D67, 231D5, 323AC, 2A954, 28394, 200B2, 3E54F, 3CF61, 20250, 27538, 2B9FA, 31008, 23BB8, 21681, 369DF, 36CE1, 21598, 23D33, 30D43, 2BC68, 27339, 2029F, 3CC41, 39DA8, 20989, 2572A, 2E23E, 2E4DB, 2556B, 20A26, 39A93, 33D85, 22660, 22794, 33A9E, 29713, 294DA, 20001, 3FE6E;
]
CSET depth = 1024
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 9
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7211a68acc7f4ff7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 512
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_a071675f8d8d72bb
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory Virtex2P Xilinx,_Inc. 7.1
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET create_rpm = true
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET latency = 1
CSET memory_type = rom
CSET multiplexer_construction = lut_based
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET read_enable = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = distributed_memory_virtex2p_7_1_24095e62b7dd5149
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory Virtex2P Xilinx,_Inc. 7.1
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET create_rpm = true
CSET data_width = 18
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 16
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET latency = 1
CSET memory_type = rom
CSET multiplexer_construction = lut_based
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET read_enable = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = distributed_memory_virtex2p_7_1_ff1763ab93720ffc
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 8
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_f458cc5f96972819
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 256
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 9
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_715f1205a46a625c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 9
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7211a68acc7f4ff7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9;
]
CSET depth = 8
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11;
]
CSET depth = 8
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_d8668151357aa642
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 7
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_045f95c1d8e99a77
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 128
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 8
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_2d20805488fc03df
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 8
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_f458cc5f96972819
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7;
]
CSET depth = 16
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_3f3ce445ea788123
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D;
]
CSET depth = 16
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 6
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_52d6d6d99674748f
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 64
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 7
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7cce54a04f39ecd8
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 7
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_045f95c1d8e99a77
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277;
]
CSET depth = 32
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1;
]
CSET depth = 32
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 5
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_dd549111ea74373d
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 32
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 6
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_880f7c3a3529b3b1
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 6
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_52d6d6d99674748f
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277, 1FF62, 3E6E1, 157D7, 284A2, 1CED8, 32517, AC7D, 21DEE, 1F0A8, 38398, 10738, 248D8, 19B3E, 2CF01, 4B20, 2058B, 1FA75, 3B4E0, 130FF, 264C2, 1B728, 2F8C8, 7C68, 20F58, 1E212, 35383, DAE9, 23128, 17B5E, 2A829, 191F, 2009E;
]
CSET depth = 64
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1, 3E6E1, 2009E, 284A2, 2A829, 32517, 23128, 21DEE, 35383, 38398, 20F58, 248D8, 2F8C8, 2CF01, 264C2, 2058B, 3B4E0, 3B4E0, 2058B, 264C2, 2CF01, 2F8C8, 248D8, 20F58, 38398, 35383, 21DEE, 23128, 32517, 2A829, 284A2, 2009E, 3E6E1;
]
CSET depth = 64
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 4
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_e80093aea990e7ea
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 16
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_7068db77349ce284
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 5
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_3241d5218ebd61cd
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 5
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_dd549111ea74373d
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277, 1FF62, 3E6E1, 157D7, 284A2, 1CED8, 32517, AC7D, 21DEE, 1F0A8, 38398, 10738, 248D8, 19B3E, 2CF01, 4B20, 2058B, 1FA75, 3B4E0, 130FF, 264C2, 1B728, 2F8C8, 7C68, 20F58, 1E212, 35383, DAE9, 23128, 17B5E, 2A829, 191F, 2009E, 1FFD9, 3F36F, 1610B, 28D2F, 1D413, 33084, B844, 2224F, 1F38F, 38FD2, 111EB, 24F6F, 1A29A, 2D930, 5788, 2078A, 1FC26, 3C153, 13B00, 26C5E, 1BD7C, 303A3, 888F, 2128C, 1E629, 35F65, E633, 236AB, 183B1, 2B193, 25AA, 20163, 1FE9D, 3DA56, 14E6D, 27C4F, 1C955, 319CD, A09B, 219D7, 1ED74, 37771, FC5D, 24284, 193A2, 2C500, 3EAD, 203DA, 1F876, 3A878, 126D0, 25D66, 1B091, 2EE15, 702E, 20C71, 1DDB1, 347BC, CF7C, 22BED, 172D1, 29EF5, C91, 20027;
]
CSET depth = 128
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1, 3E6E1, 2009E, 284A2, 2A829, 32517, 23128, 21DEE, 35383, 38398, 20F58, 248D8, 2F8C8, 2CF01, 264C2, 2058B, 3B4E0, 3B4E0, 2058B, 264C2, 2CF01, 2F8C8, 248D8, 20F58, 38398, 35383, 21DEE, 23128, 32517, 2A829, 284A2, 2009E, 3E6E1, 3F36F, 20027, 28D2F, 29EF5, 33084, 22BED, 2224F, 347BC, 38FD2, 20C71, 24F6F, 2EE15, 2D930, 25D66, 2078A, 3A878, 3C153, 203DA, 26C5E, 2C500, 303A3, 24284, 2128C, 37771, 35F65, 219D7, 236AB, 319CD, 2B193, 27C4F, 20163, 3DA56, 3DA56, 20163, 27C4F, 2B193, 319CD, 236AB, 219D7, 35F65, 37771, 2128C, 24284, 303A3, 2C500, 26C5E, 203DA, 3C153, 3A878, 2078A, 25D66, 2D930, 2EE15, 24F6F, 20C71, 38FD2, 347BC, 2224F, 22BED, 33084, 29EF5, 28D2F, 20027, 3F36F;
]
CSET depth = 128
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 3
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_b8a3efcc9651e5d3
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 8
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 36
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_38d4305037783d2c
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 4
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_fdd1a28438047006
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 4
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_e80093aea990e7ea
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 1FFFF, 0, 16A0A, 295F6, 1D907, 33C11, C3EF, 226F9, 1F629, 39C1D, 11C74, 2564A, 1A9B6, 2E38C, 63E3, 209D7, 1FD89, 3CDD1, 144CF, 27438, 1C38B, 30EA5, 94A0, 2160C, 1E9F4, 36B60, F15B, 23C75, 18BC8, 2BB31, 322F, 20277, 1FF62, 3E6E1, 157D7, 284A2, 1CED8, 32517, AC7D, 21DEE, 1F0A8, 38398, 10738, 248D8, 19B3E, 2CF01, 4B20, 2058B, 1FA75, 3B4E0, 130FF, 264C2, 1B728, 2F8C8, 7C68, 20F58, 1E212, 35383, DAE9, 23128, 17B5E, 2A829, 191F, 2009E, 1FFD9, 3F36F, 1610B, 28D2F, 1D413, 33084, B844, 2224F, 1F38F, 38FD2, 111EB, 24F6F, 1A29A, 2D930, 5788, 2078A, 1FC26, 3C153, 13B00, 26C5E, 1BD7C, 303A3, 888F, 2128C, 1E629, 35F65, E633, 236AB, 183B1, 2B193, 25AA, 20163, 1FE9D, 3DA56, 14E6D, 27C4F, 1C955, 319CD, A09B, 219D7, 1ED74, 37771, FC5D, 24284, 193A2, 2C500, 3EAD, 203DA, 1F876, 3A878, 126D0, 25D66, 1B091, 2EE15, 702E, 20C71, 1DDB1, 347BC, CF7C, 22BED, 172D1, 29EF5, C91, 20027, 1FFF6, 3F9B8, 16592, 2918C, 1D696, 33647, BE1D, 2249B, 1F4E6, 395F5, 11735, 252D4, 1A631, 2DE58, 5DB7, 208A6, 1FCE1, 3C791, 13FEE, 27043, 1C08C, 3091F, 8E9A, 21442, 1E818, 3655F, EBCC, 23987, 187C4, 2B65C, 2BEE, 201E3, 1FF09, 3E09B, 15328, 28071, 1CC1F, 31F6E, A68F, 21BD9, 1EF18, 37D82, 101D0, 245A5, 19778, 2C9FA, 44E8, 204A8, 1F980, 3AEAA, 12BEE, 2610C, 1B3E5, 2F369, 764D, 20DDB, 1DFEB, 34D9C, D536, 22E82, 1771E, 2A388, 12D8, 20059, 1FFA7, 3ED28, 15C78, 288E2, 1D17E, 32ACA, B264, 22015, 1F225, 389B3, 10C97, 24C1B, 19EF4, 2D412, 5156, 20680, 1FB58, 3BB18, 13606, 26888, 1BA5B, 2FE30, 827E, 210E8, 1E427, 35971, E092, 233E1, 17F8F, 2ACD8, 1F65, 200F7, 1FE1D, 3D412, 149A4, 2783C, 1C679, 31434, 9AA1, 217E8, 1EBBE, 37166, F6E1, 23F74, 18FBD, 2C012, 386F, 2031F, 1F75A, 3A249, 121A8, 259CF, 1AD2C, 2E8CB, 6A0B, 20B1A, 1DB65, 341E3, C9B9, 2296A, 16E74, 29A6E, 648, 2000A;
]
CSET depth = 256
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 20000, 295F6, 295F6, 33C11, 226F9, 226F9, 33C11, 39C1D, 209D7, 2564A, 2E38C, 2E38C, 2564A, 209D7, 39C1D, 3CDD1, 20277, 27438, 2BB31, 30EA5, 23C75, 2160C, 36B60, 36B60, 2160C, 23C75, 30EA5, 2BB31, 27438, 20277, 3CDD1, 3E6E1, 2009E, 284A2, 2A829, 32517, 23128, 21DEE, 35383, 38398, 20F58, 248D8, 2F8C8, 2CF01, 264C2, 2058B, 3B4E0, 3B4E0, 2058B, 264C2, 2CF01, 2F8C8, 248D8, 20F58, 38398, 35383, 21DEE, 23128, 32517, 2A829, 284A2, 2009E, 3E6E1, 3F36F, 20027, 28D2F, 29EF5, 33084, 22BED, 2224F, 347BC, 38FD2, 20C71, 24F6F, 2EE15, 2D930, 25D66, 2078A, 3A878, 3C153, 203DA, 26C5E, 2C500, 303A3, 24284, 2128C, 37771, 35F65, 219D7, 236AB, 319CD, 2B193, 27C4F, 20163, 3DA56, 3DA56, 20163, 27C4F, 2B193, 319CD, 236AB, 219D7, 35F65, 37771, 2128C, 24284, 303A3, 2C500, 26C5E, 203DA, 3C153, 3A878, 2078A, 25D66, 2D930, 2EE15, 24F6F, 20C71, 38FD2, 347BC, 2224F, 22BED, 33084, 29EF5, 28D2F, 20027, 3F36F, 3F9B8, 2000A, 2918C, 29A6E, 33647, 2296A, 2249B, 341E3, 395F5, 20B1A, 252D4, 2E8CB, 2DE58, 259CF, 208A6, 3A249, 3C791, 2031F, 27043, 2C012, 3091F, 23F74, 21442, 37166, 3655F, 217E8, 23987, 31434, 2B65C, 2783C, 201E3, 3D412, 3E09B, 200F7, 28071, 2ACD8, 31F6E, 233E1, 21BD9, 35971, 37D82, 210E8, 245A5, 2FE30, 2C9FA, 26888, 204A8, 3BB18, 3AEAA, 20680, 2610C, 2D412, 2F369, 24C1B, 20DDB, 389B3, 34D9C, 22015, 22E82, 32ACA, 2A388, 288E2, 20059, 3ED28, 3ED28, 20059, 288E2, 2A388, 32ACA, 22E82, 22015, 34D9C, 389B3, 20DDB, 24C1B, 2F369, 2D412, 2610C, 20680, 3AEAA, 3BB18, 204A8, 26888, 2C9FA, 2FE30, 245A5, 210E8, 37D82, 35971, 21BD9, 233E1, 31F6E, 2ACD8, 28071, 200F7, 3E09B, 3D412, 201E3, 2783C, 2B65C, 31434, 23987, 217E8, 3655F, 37166, 21442, 23F74, 3091F, 2C012, 27043, 2031F, 3C791, 3A249, 208A6, 259CF, 2DE58, 2E8CB, 252D4, 20B1A, 395F5, 341E3, 2249B, 2296A, 33647, 29A6E, 2918C, 2000A, 3F9B8;
]
CSET depth = 256
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 18
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_6394d46b7454c18a
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 3
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_d8ae89720b5de7f6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 3
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_b8a3efcc9651e5d3
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7c2d447100ca50c7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 1024
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 8
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_7ea60367d40e0967
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 17
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_b8a5551b3c16b99b
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 14
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_9539f41705559a71
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 28
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_658945f0a80d459a
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 24
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_804522374d9edc41
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 10
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7c2d447100ca50c7
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 256
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 32
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Distributed_Memory Virtex2P Xilinx,_Inc. 7.1
# 10.1.03i
CSET ce_overrides = sync_controls_overrides_ce
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 4, 8, C, 10, 14, 18, 1C, 20, 24, 28, 2C, 30, 34, 38, 3C, 40, 44, 48, 4C, 50, 54, 58, 5C, 60, 64, 68, 6C, 70, 74, 78, 7C, 80, 84, 88, 8C, 90, 94, 98, 9C, A0, A4, A8, AC, B0, B4, B8, BC, C0, C4, C8, CC, D0, D4, D8, DC, E0, E4, E8, EC, F0, F4, F8, FC, 1, 5, 9, D, 11, 15, 19, 1D, 21, 25, 29, 2D, 31, 35, 39, 3D, 41, 45, 49, 4D, 51, 55, 59, 5D, 61, 65, 69, 6D, 71, 75, 79, 7D, 81, 85, 89, 8D, 91, 95, 99, 9D, A1, A5, A9, AD, B1, B5, B9, BD, C1, C5, C9, CD, D1, D5, D9, DD, E1, E5, E9, ED, F1, F5, F9, FD, 2, 6, A, E, 12, 16, 1A, 1E, 22, 26, 2A, 2E, 32, 36, 3A, 3E, 42, 46, 4A, 4E, 52, 56, 5A, 5E, 62, 66, 6A, 6E, 72, 76, 7A, 7E, 82, 86, 8A, 8E, 92, 96, 9A, 9E, A2, A6, AA, AE, B2, B6, BA, BE, C2, C6, CA, CE, D2, D6, DA, DE, E2, E6, EA, EE, F2, F6, FA, FE, 3, 7, B, F, 13, 17, 1B, 1F, 23, 27, 2B, 2F, 33, 37, 3B, 3F, 43, 47, 4B, 4F, 53, 57, 5B, 5F, 63, 67, 6B, 6F, 73, 77, 7B, 7F, 83, 87, 8B, 8F, 93, 97, 9B, 9F, A3, A7, AB, AF, B3, B7, BB, BF, C3, C7, CB, CF, D3, D7, DB, DF, E3, E7, EB, EF, F3, F7, FB, FF;
]
CSET common_output_ce = false
CSET common_output_clk = false
CSET create_rpm = true
CSET data_width = 8
CSET default_data = 0
CSET default_data_radix = 16
CSET depth = 256
CSET dual_port_address = non_registered
CSET dual_port_output_clock_enable = false
CSET input_clock_enable = false
CSET input_options = non_registered
CSET latency = 1
CSET memory_type = rom
CSET multiplexer_construction = lut_based
CSET output_options = registered
CSET qualify_we_with_i_ce = false
CSET read_enable = false
CSET reset_qdpo = false
CSET reset_qspo = false
CSET single_port_output_clock_enable = true
CSET sync_reset_qdpo = false
CSET sync_reset_qspo = false
CSET component_name = distributed_memory_virtex2p_7_1_17126bf86411dabf
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 2
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_2b3d5de203345a84
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 56
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_5a07f4bba2e9cb5e
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 11
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_78a3dd824f4df0df
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 2048
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_And_Write
CSET primitive_selection = Optimize_For_Area
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 16
CSET write_enable_polarity = Active_High
CSET write_mode = Read_Before_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_287130c77eef8a13
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 2048
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 8
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_c4da1499b2390313
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, 39, 39, 39, 39, 39, 39, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 43, 43, 43, 43, 43, 43, 43, 43, 43, 43, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 49, 49, 49, 49, 49, 49, 49, 49, 49, 49, 49, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F;
]
CSET depth = 2048
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 8
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_d13072650a2ab55b
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7F, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7E, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7D, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7C, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7B, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 7A, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 77, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 76, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 73, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 71, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 70, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6F, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6E, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6D, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6C, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6B, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 6A, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 66, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5F, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5E, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5D, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5C, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5B, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 5A, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 59, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 58, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 53, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 51, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4F, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4E, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4D, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4C, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4B, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 4A, 49, 49, 49, 49, 49, 49, 49, 49, 49, 49, 49, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 47, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 43, 43, 43, 43, 43, 43, 43, 43, 43, 43, 43, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 41, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3F, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3E, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3D, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3C, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3B, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 3A, 39, 39, 39, 39, 39, 39, 39, 39, 39, 39, 39, 39, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2F, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2E, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2D, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2C, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2B, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 2A, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 29, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 26, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1F, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1E, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1D, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1C, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 1A, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 19, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, F, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, E, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, D, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, C, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, B, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, A, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 2048
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 8
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Single_Port_Block_Memory Virtex2P Xilinx,_Inc. 6.1
# 10.1.03i
CSET active_clock_edge = Rising_Edge_Triggered
CSET additional_output_pipe_stages = 1
CSET coefficient_file = [
MEMORY_INITIALIZATION_RADIX = 16;
MEMORY_INITIALIZATION_VECTOR = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F8, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, F9, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FA, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FB, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FC, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FD, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FE, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
]
CSET depth = 2048
CSET enable_pin = TRUE
CSET enable_pin_polarity = Active_High
CSET global_init_value = 0
CSET handshaking_pins = FALSE
CSET has_limit_data_pitch = FALSE
CSET init_pin = FALSE
CSET init_value = 0
CSET initialization_pin_polarity = Active_High
CSET limit_data_pitch = 18
CSET load_init_file = TRUE
CSET port_configuration = Read_Only
CSET primitive_selection = Optimize_For_Area
CSET register_inputs = FALSE
CSET width = 8
CSET write_enable_polarity = Active_High
CSET write_mode = Read_After_Write
CSET component_name = single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 12
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_805fe5e395e47402
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Multiplier Virtex2P Xilinx,_Inc. 10.1
# 10.1.03i
CSET ccmimp = Distributed_Memory
CSET clockenable = true
CSET constvalue = 129
CSET internaluser = 0
CSET multiplier_construction = Use_Mults
CSET multtype = Parallel_Multiplier
CSET optgoal = Speed
CSET outputwidthhigh = 15
CSET outputwidthlow = 0
CSET pipestages = 2
CSET portatype = Signed
CSET portawidth = 8
CSET portbtype = Signed
CSET portbwidth = 8
CSET roundpoint = 0
CSET sclrcepriority = CE_Overrides_SCLR
CSET syncclear = true
CSET use_custom_output_width = false
CSET userounding = false
CSET zerodetect = false
CSET component_name = multiplier_virtex2p_10_1_26e459ad9aa810bd
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Adder_Subtracter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET bypass = false
CSET bypass_sense = active_high
CSET carry_borrow_input = false
CSET carry_borrow_output = false
CSET ce_override_for_bypass = true
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = true
CSET create_rpm = true
CSET latency = 1
CSET operation = add
CSET output_options = registered
CSET output_width = 17
CSET overflow_output = false
CSET port_a_sign = signed
CSET port_a_width = 17
CSET port_b_constant = false
CSET port_b_constant_value = 0
CSET port_b_sign = signed
CSET port_b_width = 17
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET component_name = adder_subtracter_virtex2p_7_0_9301e8703140ec16
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Adder_Subtracter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET bypass = false
CSET bypass_sense = active_high
CSET carry_borrow_input = false
CSET carry_borrow_output = false
CSET ce_override_for_bypass = true
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = true
CSET create_rpm = true
CSET latency = 1
CSET operation = add
CSET output_options = registered
CSET output_width = 18
CSET overflow_output = false
CSET port_a_sign = signed
CSET port_a_width = 18
CSET port_b_constant = false
CSET port_b_constant_value = 0
CSET port_b_sign = signed
CSET port_b_width = 18
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET component_name = adder_subtracter_virtex2p_7_0_c5dcd9e7347382cf
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 8
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_1fa1686255cc3bb6
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = TRUE
CSET load_sense = active_high
CSET operation = down
CSET output_width = 28
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_341763362dbc45a2
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = TRUE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 16
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_da21d47bce83ad78
GENERATE

SETPROJECT ./
SET BusFormat = BusFormatParen
SET XilinxFamily = Virtex2P
SET devicefamily = virtex2p
SET OutputOption = OutputProducts
SET FlowVendor = Other
SET FormalVerification = None
SET OutputProducts = ImpNetlist VHDLSim VerilogSim
SET SimElabOptions = CreateNdf
SELECT Binary_Counter Virtex2P Xilinx,_Inc. 7.0
# 10.1.03i
CSET async_init_value = 0
CSET asynchronous_settings = none
CSET ce_override_for_load = false
CSET ce_overrides = sync_controls_override_ce
CSET clock_enable = TRUE
CSET count_by_value = 1
CSET count_style = count_by_constant
CSET count_to_value = MAX
CSET create_rpm = FALSE
CSET load = FALSE
CSET load_sense = active_high
CSET operation = up
CSET output_width = 27
CSET restrict_count = FALSE
CSET set_clear_priority = clear_overrides_set
CSET sync_init_value = 0
CSET synchronous_settings = init
CSET threshold_0 = false
CSET threshold_0_value = MAX
CSET threshold_1 = false
CSET threshold_1_value = MAX
CSET threshold_early = true
CSET threshold_options = registered
CSET component_name = binary_counter_virtex2p_7_0_7a138cef7a7cb135
GENERATE
