{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Singular",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "Hald_adder_0": "",
      "Hald_adder_1": "",
      "Hald_adder_2": "",
      "Hald_adder_3": "",
      "Hald_adder_4": "",
      "Hald_adder_5": "",
      "Hald_adder_6": "",
      "Hald_adder_7": "",
      "Hald_adder_8": "",
      "Hald_adder_9": ""
    },
    "components": {
      "Hald_adder_0": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_0_0",
        "xci_path": "ip\\design_1_Hald_adder_0_0\\design_1_Hald_adder_0_0.xci",
        "inst_hier_path": "Hald_adder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_1": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_1_0",
        "xci_path": "ip\\design_1_Hald_adder_1_0\\design_1_Hald_adder_1_0.xci",
        "inst_hier_path": "Hald_adder_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_2": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_2_0",
        "xci_path": "ip\\design_1_Hald_adder_2_0\\design_1_Hald_adder_2_0.xci",
        "inst_hier_path": "Hald_adder_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_3": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_3_0",
        "xci_path": "ip\\design_1_Hald_adder_3_0\\design_1_Hald_adder_3_0.xci",
        "inst_hier_path": "Hald_adder_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_4": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_4_0",
        "xci_path": "ip\\design_1_Hald_adder_4_0\\design_1_Hald_adder_4_0.xci",
        "inst_hier_path": "Hald_adder_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_5": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_5_0",
        "xci_path": "ip\\design_1_Hald_adder_5_0\\design_1_Hald_adder_5_0.xci",
        "inst_hier_path": "Hald_adder_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_6": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_6_0",
        "xci_path": "ip\\design_1_Hald_adder_6_0\\design_1_Hald_adder_6_0.xci",
        "inst_hier_path": "Hald_adder_6",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_7": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_7_0",
        "xci_path": "ip\\design_1_Hald_adder_7_0\\design_1_Hald_adder_7_0.xci",
        "inst_hier_path": "Hald_adder_7",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_8": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_8_0",
        "xci_path": "ip\\design_1_Hald_adder_8_0\\design_1_Hald_adder_8_0.xci",
        "inst_hier_path": "Hald_adder_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "Hald_adder_9": {
        "vlnv": "xilinx.com:module_ref:Hald_adder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Hald_adder_9_0",
        "xci_path": "ip\\design_1_Hald_adder_9_0\\design_1_Hald_adder_9_0.xci",
        "inst_hier_path": "Hald_adder_9",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hald_adder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "sum": {
            "direction": "O"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Hald_adder_0_carry_out": {
        "ports": [
          "Hald_adder_0/carry_out",
          "Hald_adder_4/A"
        ]
      },
      "Hald_adder_1_carry_out": {
        "ports": [
          "Hald_adder_1/carry_out",
          "Hald_adder_5/A"
        ]
      },
      "Hald_adder_1_sum": {
        "ports": [
          "Hald_adder_1/sum",
          "Hald_adder_4/B"
        ]
      },
      "Hald_adder_2_carry_out": {
        "ports": [
          "Hald_adder_2/carry_out",
          "Hald_adder_6/A"
        ]
      },
      "Hald_adder_2_sum": {
        "ports": [
          "Hald_adder_2/sum",
          "Hald_adder_5/B"
        ]
      },
      "Hald_adder_3_sum": {
        "ports": [
          "Hald_adder_3/sum",
          "Hald_adder_6/B"
        ]
      },
      "Hald_adder_4_carry_out": {
        "ports": [
          "Hald_adder_4/carry_out",
          "Hald_adder_7/A"
        ]
      },
      "Hald_adder_5_carry_out": {
        "ports": [
          "Hald_adder_5/carry_out",
          "Hald_adder_8/A"
        ]
      },
      "Hald_adder_5_sum": {
        "ports": [
          "Hald_adder_5/sum",
          "Hald_adder_7/B"
        ]
      },
      "Hald_adder_6_sum": {
        "ports": [
          "Hald_adder_6/sum",
          "Hald_adder_8/B"
        ]
      },
      "Hald_adder_7_carry_out": {
        "ports": [
          "Hald_adder_7/carry_out",
          "Hald_adder_9/A"
        ]
      },
      "Hald_adder_8_sum": {
        "ports": [
          "Hald_adder_8/sum",
          "Hald_adder_9/B"
        ]
      }
    }
  }
}