# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# transcript  upcounter.v            
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:51 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# ** Error: (vlog-13069) upcounter.v(3): near "reg": syntax error, unexpected reg, expecting IDENTIFIER or '.'.
# End time: 12:28:51 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:29:58 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# ** Error: (vlog-13069) upcounter.v(30): near "end": syntax error, unexpected end, expecting ';'.
# End time: 12:29:58 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:30:15 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:30:15 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# vsim upcounter_tb 
# Start time: 12:30:29 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'count'. The port definition is at: upcounter.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /upcounter_tb/UP File: upcounter.v Line: 23
add wave upcounter_tb/UP/*
run -all
# clk=0 rst=0 count=x Time=0
# clk=1 rst=0 count=x Time=5
# clk=0 rst=0 count=x Time=10
# clk=1 rst=0 count=x Time=15
# clk=0 rst=1 count=x Time=20
# clk=1 rst=1 count=x Time=25
# clk=0 rst=1 count=x Time=30
# clk=1 rst=1 count=x Time=35
# clk=0 rst=1 count=x Time=40
# clk=1 rst=1 count=x Time=45
# clk=0 rst=1 count=x Time=50
# clk=1 rst=1 count=x Time=55
# clk=0 rst=1 count=x Time=60
# clk=1 rst=1 count=x Time=65
# clk=0 rst=1 count=x Time=70
# clk=1 rst=1 count=x Time=75
# clk=0 rst=1 count=x Time=80
# clk=1 rst=1 count=x Time=85
# clk=0 rst=1 count=x Time=90
# clk=1 rst=1 count=x Time=95
# ** Note: $stop    : upcounter.v(39)
#    Time: 100 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:32:28 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:32:28 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# End time: 12:32:34 on Sep 17,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 1
# vsim upcounter_tb 
# Start time: 12:32:34 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): upcounter.v(23): (vopt-3053) Illegal output port connection for 'count' (3rd connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt".
# Error loading design
# End time: 12:32:35 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:32:51 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# ** Error: (vlog-13069) upcounter.v(21): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# End time: 12:32:51 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:33:40 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:33:40 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# vsim upcounter_tb 
# Start time: 12:33:45 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "D:/VLSI/VERILOG CODES/BEHAVIOURAL  MODEL/SEQUENTIAL CRTS/COUNTERS/UP-COUNTER/work/@_opt".
# Result too large. (errno = ERANGE)
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
add wave upcounter_tb/UP/*
run -all
# clk=0 rst=0 count=          x Time=0
# clk=1 rst=0 count=          x Time=5
# clk=0 rst=0 count=          x Time=10
# clk=1 rst=0 count=          x Time=15
# clk=0 rst=1 count=          x Time=20
# clk=1 rst=1 count=          x Time=25
# clk=0 rst=1 count=          x Time=30
# clk=1 rst=1 count=          x Time=35
# clk=0 rst=1 count=          x Time=40
# clk=1 rst=1 count=          x Time=45
# clk=0 rst=1 count=          x Time=50
# clk=1 rst=1 count=          x Time=55
# clk=0 rst=1 count=          x Time=60
# clk=1 rst=1 count=          x Time=65
# clk=0 rst=1 count=          x Time=70
# clk=1 rst=1 count=          x Time=75
# clk=0 rst=1 count=          x Time=80
# clk=1 rst=1 count=          x Time=85
# clk=0 rst=1 count=          x Time=90
# clk=1 rst=1 count=          x Time=95
# ** Note: $stop    : upcounter.v(39)
#    Time: 100 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:36:19 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:36:19 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# End time: 12:36:24 on Sep 17,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 3
# vsim upcounter_tb 
# Start time: 12:36:24 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
add wave *
run -all
# clk=0 rst=0 count=x Time=0
# clk=1 rst=0 count=x Time=5
# clk=0 rst=0 count=x Time=10
# clk=1 rst=0 count=x Time=15
# clk=0 rst=1 count=x Time=20
# clk=1 rst=1 count=x Time=25
# clk=0 rst=1 count=x Time=30
# clk=1 rst=1 count=x Time=35
# clk=0 rst=1 count=x Time=40
# clk=1 rst=1 count=x Time=45
# clk=0 rst=1 count=x Time=50
# clk=1 rst=1 count=x Time=55
# clk=0 rst=1 count=x Time=60
# clk=1 rst=1 count=x Time=65
# clk=0 rst=1 count=x Time=70
# clk=1 rst=1 count=x Time=75
# clk=0 rst=1 count=x Time=80
# clk=1 rst=1 count=x Time=85
# clk=0 rst=1 count=x Time=90
# clk=1 rst=1 count=x Time=95
# ** Note: $stop    : upcounter.v(39)
#    Time: 100 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:21 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:37:21 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# End time: 12:37:24 on Sep 17,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim upcounter_tb 
# Start time: 12:37:24 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
add wave *
run -all
# clk=0 rst=0 count=0 Time=0
# clk=1 rst=0 count=0 Time=5
# clk=0 rst=0 count=0 Time=10
# clk=1 rst=0 count=0 Time=15
# clk=0 rst=1 count=0 Time=20
# clk=1 rst=1 count=1 Time=25
# clk=0 rst=1 count=1 Time=30
# clk=1 rst=1 count=2 Time=35
# clk=0 rst=1 count=2 Time=40
# clk=1 rst=1 count=3 Time=45
# clk=0 rst=1 count=3 Time=50
# clk=1 rst=1 count=4 Time=55
# clk=0 rst=1 count=4 Time=60
# clk=1 rst=1 count=5 Time=65
# clk=0 rst=1 count=5 Time=70
# clk=1 rst=1 count=6 Time=75
# clk=0 rst=1 count=6 Time=80
# clk=1 rst=1 count=7 Time=85
# clk=0 rst=1 count=7 Time=90
# clk=1 rst=1 count=8 Time=95
# ** Note: $stop    : upcounter.v(39)
#    Time: 100 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
vlog upcounter.v  +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:38:37 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:38:37 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim upcounter_tb
# End time: 12:38:41 on Sep 17,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim upcounter_tb 
# Start time: 12:38:41 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
add wave *
run -all
#  count=0 Time=0
#  count=1 Time=25
#  count=2 Time=35
#  count=3 Time=45
#  count=4 Time=55
#  count=5 Time=65
#  count=6 Time=75
#  count=7 Time=85
#  count=8 Time=95
# ** Note: $stop    : upcounter.v(39)
#    Time: 100 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:40:44 on Sep 17,2025
# vlog -reportprogress 300 upcounter.v "+acc" 
# -- Compiling module upcounter
# -- Compiling module upcounter_tb
# 
# Top level modules:
# 	upcounter_tb
# End time: 12:40:45 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:40:46 on Sep 17,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# vsim upcounter_tb 
# Start time: 12:40:46 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.upcounter_tb(fast)
# Loading work.upcounter(fast)
#  count=0 Time=0
#  count=1 Time=25
#  count=2 Time=35
#  count=3 Time=45
#  count=4 Time=55
#  count=5 Time=65
#  count=6 Time=75
#  count=7 Time=85
#  count=8 Time=95
#  count=9 Time=105
#  count=10 Time=115
#  count=11 Time=125
#  count=12 Time=135
#  count=13 Time=145
#  count=14 Time=155
#  count=15 Time=165
#  count=16 Time=175
#  count=17 Time=185
#  count=18 Time=195
# ** Note: $stop    : upcounter.v(39)
#    Time: 200 ns  Iteration: 0  Instance: /upcounter_tb
# Break in Module upcounter_tb at upcounter.v line 39
quit -sim
# End time: 12:41:05 on Sep 17,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
