{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['20:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1d8d6e6850>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['r_reg', 'reset', 'r_reg', 'reset', 'feedback_value']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1d8d68ebd0>]},
 'r_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['r_next']],
           'DLines': ['18:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1d8d6fd610>]}}
