Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Aug 22 20:47:39 2025
| Host         : DESKTOP-BU99R80 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_ssd_timing_summary_routed.rpt -pb pmod_ssd_timing_summary_routed.pb -rpx pmod_ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_ssd
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.667        0.000                      0                   54        0.251        0.000                      0                   54        3.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.667        0.000                      0                   54        0.251        0.000                      0                   54        3.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.021ns (23.507%)  route 3.322ns (76.493%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.215    10.153    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I0_O)        0.124    10.277 r  timer_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    10.277    p_0_in[0]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.077    13.944    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.021ns (23.523%)  route 3.319ns (76.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.212    10.150    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.124    10.274 r  timer_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.274    p_0_in[2]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.081    13.948    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.047ns (23.962%)  route 3.322ns (76.038%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.215    10.153    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.150    10.303 r  timer_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.303    p_0_in[1]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.118    13.985    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.047ns (23.979%)  route 3.319ns (76.021%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.212    10.150    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.150    10.300 r  timer_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.300    p_0_in[3]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.118    13.985    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.021ns (24.318%)  route 3.178ns (75.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.070    10.008    ssd[6]_i_1_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.124    10.132 r  timer_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.132    p_0_in[7]
    SLICE_X111Y80        FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.029    13.896    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.015ns (24.210%)  route 3.178ns (75.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.070    10.008    ssd[6]_i_1_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.118    10.126 r  timer_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    10.126    p_0_in[8]
    SLICE_X111Y80        FDCE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  timer_cnt_reg[8]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.075    13.942    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.942    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.021ns (24.362%)  route 3.170ns (75.638%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.062    10.001    ssd[6]_i_1_n_0
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.124    10.125 r  timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.125    p_0_in[10]
    SLICE_X112Y81        FDCE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  timer_cnt_reg[10]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.077    13.945    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.021ns (24.360%)  route 3.170ns (75.640%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.062    10.001    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.124    10.125 r  timer_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.125    p_0_in[4]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[4]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.079    13.946    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.021ns (24.380%)  route 3.167ns (75.620%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.059     9.998    ssd[6]_i_1_n_0
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.124    10.122 r  timer_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    10.122    p_0_in[11]
    SLICE_X112Y81        FDCE                                         r  timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  timer_cnt_reg[11]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.081    13.949    timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 timer_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.050ns (24.880%)  route 3.170ns (75.120%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.860     5.934    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.478     6.412 f  timer_cnt_reg[25]/Q
                         net (fo=3, routed)           1.263     7.675    timer_cnt[25]
    SLICE_X112Y84        LUT6 (Prop_lut6_I2_O)        0.295     7.970 f  ssd[6]_i_4/O
                         net (fo=1, routed)           0.844     8.814    ssd[6]_i_4_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.938 f  ssd[6]_i_1/O
                         net (fo=43, routed)          1.062    10.001    ssd[6]_i_1_n_0
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.153    10.154 r  timer_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    10.154    p_0_in[5]
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[5]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.118    13.985    timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.878 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.175     2.053    binary_cnt_reg[1]
    SLICE_X112Y80        LUT4 (Prop_lut4_I1_O)        0.043     2.096 r  binary_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    p_0_in__0[2]
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.240    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.131     1.845    binary_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.924%)  route 0.196ns (48.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.878 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.196     2.074    binary_cnt_reg[1]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.048     2.122 r  ssd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.122    ssd[0]_i_1_n_0
    SLICE_X112Y82        FDCE                                         r  ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  ssd_reg[0]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.131     1.861    ssd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.878 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.175     2.053    binary_cnt_reg[1]
    SLICE_X112Y80        LUT4 (Prop_lut4_I1_O)        0.045     2.098 r  binary_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.098    p_0_in__0[1]
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.240    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X112Y80        FDCE (Hold_fdce_C_D)         0.120     1.834    binary_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.568%)  route 0.196ns (48.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.164     1.878 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.196     2.074    binary_cnt_reg[1]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.045     2.119 r  binary_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    p_0_in__0[3]
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[3]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.120     1.850    binary_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.246ns (60.452%)  route 0.161ns (39.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.862 f  binary_cnt_reg[2]/Q
                         net (fo=11, routed)          0.161     2.023    binary_cnt_reg[2]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.098     2.121 r  binary_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.121    p_0_in__0[0]
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[0]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X112Y82        FDCE (Hold_fdce_C_D)         0.121     1.851    binary_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.545%)  route 0.176ns (41.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.862 r  binary_cnt_reg[2]/Q
                         net (fo=11, routed)          0.176     2.039    binary_cnt_reg[2]
    SLICE_X112Y80        LUT4 (Prop_lut4_I3_O)        0.101     2.140 r  ssd[6]_i_2/O
                         net (fo=1, routed)           0.000     2.140    ssd[6]_i_2_n_0
    SLICE_X112Y80        FDPE                                         r  ssd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.240    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[6]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X112Y80        FDPE (Hold_fdpe_C_D)         0.131     1.845    ssd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 binary_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.250%)  route 0.176ns (41.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.148     1.862 f  binary_cnt_reg[2]/Q
                         net (fo=11, routed)          0.176     2.039    binary_cnt_reg[2]
    SLICE_X112Y80        LUT4 (Prop_lut4_I1_O)        0.098     2.137 r  ssd[5]_i_1/O
                         net (fo=1, routed)           0.000     2.137    ssd[5]_i_1_n_0
    SLICE_X112Y80        FDPE                                         r  ssd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.240    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[5]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X112Y80        FDPE (Hold_fdpe_C_D)         0.121     1.835    ssd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.092%)  route 0.243ns (53.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     1.880 r  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.243     2.123    binary_cnt_reg[0]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.044     2.167 r  ssd[4]_i_1/O
                         net (fo=1, routed)           0.000     2.167    ssd[4]_i_1_n_0
    SLICE_X112Y82        FDPE                                         r  ssd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[4]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDPE (Hold_fdpe_C_D)         0.131     1.847    ssd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.212%)  route 0.243ns (53.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     1.880 r  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.243     2.123    binary_cnt_reg[0]
    SLICE_X112Y82        LUT4 (Prop_lut4_I2_O)        0.045     2.168 r  ssd[3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    ssd[3]_i_1_n_0
    SLICE_X112Y82        FDPE                                         r  ssd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[3]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDPE (Hold_fdpe_C_D)         0.121     1.837    ssd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.207ns (43.554%)  route 0.268ns (56.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.164     1.880 f  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.268     2.148    binary_cnt_reg[0]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.043     2.191 r  ssd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.191    ssd[2]_i_1_n_0
    SLICE_X112Y82        FDPE                                         r  ssd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.900     2.242    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[2]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X112Y82        FDPE (Hold_fdpe_C_D)         0.131     1.847    ssd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   binary_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   binary_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   binary_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   binary_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   ssd_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   ssd_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   ssd_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   ssd_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   ssd_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   ssd_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   ssd_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   binary_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   binary_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   ssd_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y82   ssd_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 4.234ns (65.052%)  route 2.275ns (34.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.853     5.927    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDPE (Prop_fdpe_C_Q)         0.478     6.405 r  ssd_reg[6]/Q
                         net (fo=1, routed)           2.275     8.680    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.756    12.436 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.436    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 4.254ns (66.750%)  route 2.119ns (33.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  ssd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.478     6.408 r  ssd_reg[0]/Q
                         net (fo=1, routed)           2.119     8.526    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.776    12.302 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.302    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 4.091ns (65.510%)  route 2.154ns (34.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.853     5.927    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDPE (Prop_fdpe_C_Q)         0.518     6.445 r  ssd_reg[5]/Q
                         net (fo=1, routed)           2.154     8.599    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.172 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.172    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 4.276ns (69.576%)  route 1.870ns (30.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.478     6.408 r  ssd_reg[4]/Q
                         net (fo=1, routed)           1.870     8.277    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.798    12.075 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.075    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 4.305ns (70.390%)  route 1.811ns (29.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.478     6.408 r  ssd_reg[2]/Q
                         net (fo=1, routed)           1.811     8.219    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.827    12.045 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.045    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 4.140ns (69.050%)  route 1.855ns (30.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.518     6.448 r  ssd_reg[3]/Q
                         net (fo=1, routed)           1.855     8.303    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    11.925 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.925    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 4.162ns (71.360%)  route 1.670ns (28.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.518     6.448 r  ssd_reg[1]/Q
                         net (fo=1, routed)           1.670     8.118    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    11.761 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.761    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.507ns (82.297%)  route 0.324ns (17.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.880 r  ssd_reg[1]/Q
                         net (fo=1, routed)           0.324     2.204    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.548 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.548    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.486ns (78.226%)  route 0.413ns (21.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.880 r  ssd_reg[3]/Q
                         net (fo=1, routed)           0.413     2.294    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.615 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.525ns (78.859%)  route 0.409ns (21.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.148     1.864 r  ssd_reg[4]/Q
                         net (fo=1, routed)           0.409     2.273    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         1.377     3.650 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.650    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.556ns (79.714%)  route 0.396ns (20.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDPE                                         r  ssd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDPE (Prop_fdpe_C_Q)         0.148     1.864 r  ssd_reg[2]/Q
                         net (fo=1, routed)           0.396     2.260    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.408     3.668 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.668    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.438ns (71.970%)  route 0.560ns (28.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDPE (Prop_fdpe_C_Q)         0.164     1.878 r  ssd_reg[5]/Q
                         net (fo=1, routed)           0.560     2.438    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.712 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.712    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.506ns (74.008%)  route 0.529ns (25.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.630     1.716    sys_clk_IBUF_BUFG
    SLICE_X112Y82        FDCE                                         r  ssd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDCE (Prop_fdce_C_Q)         0.148     1.864 r  ssd_reg[0]/Q
                         net (fo=1, routed)           0.529     2.393    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.358     3.751 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.751    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.482ns (70.140%)  route 0.631ns (29.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.628     1.714    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDPE (Prop_fdpe_C_Q)         0.148     1.862 r  ssd_reg[6]/Q
                         net (fo=1, routed)           0.631     2.493    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         1.334     3.827 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.827    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.666ns (27.287%)  route 4.440ns (72.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.682     6.106    timer_cnt[31]_i_2_n_0
    SLICE_X112Y79        FDCE                                         f  timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y79        FDCE                                         r  timer_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            binary_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.666ns (27.931%)  route 4.299ns (72.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.541     5.966    timer_cnt[31]_i_2_n_0
    SLICE_X112Y80        FDCE                                         f  binary_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            binary_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.666ns (27.931%)  route 4.299ns (72.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.541     5.966    timer_cnt[31]_i_2_n_0
    SLICE_X112Y80        FDCE                                         f  binary_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDCE                                         r  binary_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.666ns (27.931%)  route 4.299ns (72.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.541     5.966    timer_cnt[31]_i_2_n_0
    SLICE_X112Y80        FDPE                                         f  ssd_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ssd_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.666ns (27.931%)  route 4.299ns (72.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.759     4.301    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.124     4.425 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          1.541     5.966    timer_cnt[31]_i_2_n_0
    SLICE_X112Y80        FDPE                                         f  ssd_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X112Y80        FDPE                                         r  ssd_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.354ns (20.957%)  route 1.337ns (79.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.216     1.691    timer_cnt[31]_i_2_n_0
    SLICE_X112Y86        FDCE                                         f  timer_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y86        FDCE                                         r  timer_cnt_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.354ns (20.957%)  route 1.337ns (79.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.216     1.691    timer_cnt[31]_i_2_n_0
    SLICE_X112Y86        FDCE                                         f  timer_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y86        FDCE                                         r  timer_cnt_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.354ns (20.957%)  route 1.337ns (79.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.216     1.691    timer_cnt[31]_i_2_n_0
    SLICE_X112Y86        FDCE                                         f  timer_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y86        FDCE                                         r  timer_cnt_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.354ns (20.957%)  route 1.337ns (79.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.216     1.691    timer_cnt[31]_i_2_n_0
    SLICE_X112Y86        FDCE                                         f  timer_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y86        FDCE                                         r  timer_cnt_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.354ns (20.196%)  route 1.401ns (79.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.280     1.755    timer_cnt[31]_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  timer_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.354ns (20.196%)  route 1.401ns (79.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.280     1.755    timer_cnt[31]_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  timer_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.354ns (20.196%)  route 1.401ns (79.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.280     1.755    timer_cnt[31]_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  timer_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.354ns (20.196%)  route 1.401ns (79.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.280     1.755    timer_cnt[31]_i_2_n_0
    SLICE_X112Y85        FDCE                                         f  timer_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X112Y85        FDCE                                         r  timer_cnt_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.354ns (19.488%)  route 1.464ns (80.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.344     1.819    timer_cnt[31]_i_2_n_0
    SLICE_X112Y84        FDCE                                         f  timer_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X112Y84        FDCE                                         r  timer_cnt_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.354ns (19.488%)  route 1.464ns (80.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.430    rst_n_IBUF
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  timer_cnt[31]_i_2/O
                         net (fo=43, routed)          0.344     1.819    timer_cnt[31]_i_2_n_0
    SLICE_X112Y84        FDCE                                         f  timer_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X112Y84        FDCE                                         r  timer_cnt_reg[21]/C





