{"files":[{"patch":"@@ -219,1 +219,2 @@\n-\/\/ 8 bytes vector registers are saved by default on riscv64.\n+\/\/ riscv do not ovlerlay the floating-point registers on vector registers.\n+\/\/ vector registers are saved by default on riscv when RVV is enabled.\n@@ -221,1 +222,1 @@\n-  return size > 8;\n+  return UseRVV;\n","filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp","additions":3,"deletions":2,"binary":false,"changes":5,"status":"modified"}]}