// Seed: 2656788045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  int id_5;
  always begin : LABEL_0
    begin : LABEL_1
      if (~-1) @(posedge (id_5)) if (1) #1 if (1) id_5 <= -1;
      $signed(48);
      ;
      id_5 <= -1;
    end
    SystemTFIdentifier;
  end
  assign id_2 = id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  logic _id_6;
  ;
  assign id_2[id_6] = 1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
