#define INTERRUPT_BASE 0x2000B200

// Note: Read-only
typedef union {
	unsigned int raw;

	struct {
		int arm_timer : 1;
		int arm_mailbox : 1;
		int arm_doorbell0 : 1;
		int arm_doorbell1 : 1;
		int gpu0_halted : 1;
		int gpu1_halted : 1;
		int illegal_access_type1 : 1;
		int illegal_access_type0 : 1;
		int pending_reg_1_set : 1;
		int pending_reg_2_set : 1;
		int gpu_irq7 : 1;
		int gpu_irq9 : 1;
		int gpu_irq10 : 1;
		int gpu_irq_18 : 1;
		int gpu_irq_19 : 1;
		int gpu_irq_53 : 1;
		int gpu_irq_54 : 1;
		int gpu_irq_55 : 1;
		int gpu_irq_56 : 1;
		int gpu_irq_57 : 1;
		int gpu_irq_62 : 1;
		int reserved : 11;
	} bits;
} basic_irq_pending_req;

typedef union {
	unsigned int raw;
	
	struct {
		unsigned int reserved0 : 1;
		unsigned int reserved1 : 1;
		unsigned int reserved2 : 1;
		unsigned int reserved3 : 1;
		unsigned int reserved4 : 1;
		unsigned int reserved5 : 1;
		unsigned int reserved6 : 1;
		unsigned int reserved7 : 1;
		unsigned int reserved8 : 1;
		unsigned int reserved9 : 1;
		unsigned int reserved10 : 1;
		unsigned int reserved11 : 1;
		unsigned int reserved12 : 1;
		unsigned int reserved13 : 1;
		unsigned int reserved14 : 1;
		unsigned int reserved15 : 1;
		unsigned int reserved16 : 1;
		unsigned int reserved17 : 1;
		unsigned int reserved18 : 1;
		unsigned int reserved19 : 1;
		unsigned int reserved20 : 1;
		unsigned int reserved21 : 1;
		unsigned int reserved22 : 1;
		unsigned int reserved23 : 1;
		unsigned int reserved24 : 1;
		unsigned int reserved25 : 1;
		unsigned int reserved26 : 1;
		unsigned int reserved27 : 1;
		unsigned int reserved28 : 1;
		unsigned int aux : 1;
		unsigned int reserved29 : 1;
		unsigned int reserved30 : 1;
	} bits;
} irq_table1;

typedef union {
	unsigned int raw;
	
	struct {
		unsigned int reserved0 : 1;
		unsigned int reserved1 : 1;
		unsigned int reserved2 : 1;
		unsigned int reserved3 : 1;
		unsigned int reserved4 : 1;
		unsigned int reserved5 : 1;
		unsigned int reserved6 : 1;
		unsigned int reserved7 : 1;
		unsigned int reserved8 : 1;
		unsigned int reserved9 : 1;
		unsigned int reserved10 : 1;
		unsigned int i2c_spi_slv_int : 1;
		unsigned int reserved11 : 1;
		unsigned int pwa0 : 1;
		unsigned int pwa1 : 1;
		unsigned int reserved12 : 1;
		unsigned int smi : 1;
		unsigned int gpio0 : 1;
		unsigned int gpio1 : 1;
		unsigned int gpio2 : 1;
		unsigned int gpio3 : 1;
		unsigned int i2c : 1;
		unsigned int spi : 1;
		unsigned int pcm : 1;
		unsigned int reserved13 : 1;
		unsigned int uart : 1;
		unsigned int reserved14 : 1;
		unsigned int reserved15 : 1;
		unsigned int reserved16 : 1;
		unsigned int reserved17 : 1;
		unsigned int reserved18 : 1;
		unsigned int reserved19 : 1;
	} bits;
} irq_table2;

typedef enum {
	unused_interrupt_source0,
	unused_interrupt_source1,
	unused_interrupt_source2,
	unused_interrupt_source3,
	unused_interrupt_source4,
	unused_interrupt_source5,
	unused_interrupt_source6,
	unused_interrupt_source7,
	unused_interrupt_source8,
	unused_interrupt_source9,
	unused_interrupt_source10,
	unused_interrupt_source11,
	unused_interrupt_source12,
	unused_interrupt_source13,
	unused_interrupt_source14,
	unused_interrupt_source15,

	unused_interrupt_source16,
	unused_interrupt_source17,
	unused_interrupt_source18,
	unused_interrupt_source19,
	unused_interrupt_source20,
	unused_interrupt_source21,
	unused_interrupt_source22,
	unused_interrupt_source23,
	unused_interrupt_source24,
	unused_interrupt_source25,
	unused_interrupt_source26,
	unused_interrupt_source27,
	unused_interrupt_source28,
	interrupt_source_aux,
	unused_interrupt_source30,
	unused_interrupt_source31,

	unused_interrupt_source32,
	unused_interrupt_source33,
	unused_interrupt_source34,
	unused_interrupt_source35,
	unused_interrupt_source36,
	unused_interrupt_source37,
	unused_interrupt_source38,
	unused_interrupt_source39,
	unused_interrupt_source40,
	unused_interrupt_source41,
	unused_interrupt_source42,
	interrupt_source_i2c_spi_slv,
	unused_interrupt_source44,
	interrupt_source_pwa0,
	interrupt_source_pwa1,
	unused_interrupt_source47,

	interrupt_source_smi,
	interrupt_source_gpio0,
	interrupt_source_gpio1,
	interrupt_source_gpio2,
	interrupt_source_gpio3,
	interrupt_source_i2c,
	interrupt_source_spi,
	interrupt_source_pcm,
	unused_interrupt_source_56,
	interrupt_source_uart,
	unused_interrupt_source_58,
	unused_interrupt_source_59,
	unused_interrupt_source_60,
	unused_interrupt_source_61,
	unused_interrupt_source_62,
	unused_interrupt_source_63,

	interrupt_source_ArmTimer,
	interrupt_source_ArmMailbox,
	interrupt_source_ArmDoorbell0,
	interrupt_source_ArmDoorbell1,
	interrupt_source_Gpu0Halted,
	interrupt_source_Gpu1Halted,
	interrupt_source_IllegalAccessType1,
	interrupt_source_IllegalAccessType0,
} interrupt_source;

typedef union {
	unsigned int raw;
	
	struct {
		unsigned int source : 7; // see interrupt_source enumeration
		unsigned int enable : 1;
		unsigned int reserved : 24;
	} bits;
} fiq_control_req;

typedef union{
	unsigned int raw;

	struct{
		unsigned int timer : 1;
		unsigned int mailbox : 1;
		unsigned int doorbell0 : 1;
		unsigned int doorbell1 : 1;
		unsigned int gpu0halted : 1;
		unsigned int gpu1halted : 1;
		unsigned int access_error_type0 : 1;
		unsigned int access_error_type1 : 1;
		unsigned int reserved : 24;
	} bits;
} basic_interrupt_reg;

#pragma pack(1)

typedef volatile struct {
	basic_irq_pending_req basic_irq_pending;
	irq_table1 irq_pending1;
	irq_table2 irq_pending2;
	fiq_control_req fiq_control;
	irq_table1 irq_enable1;
	irq_table2 irq_enable2;
	basic_interrupt_reg basic_irq_enable;
	irq_table1 irq_disable1;
	irq_table2 irq_disable2;
	basic_interrupt_reg basic_irq_disable;
} ArmInterrupts;

#pragma pack()

void arm_interrupt_init(void);
void arm_irq_enable(interrupt_source source);
void arm_irq_disableall(void);

void arm_fiq_enable(interrupt_source source);
void arm_fiq_disableall(void);

//banana
