<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap1 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-omap1/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2004 - 2005, 2009-2010 Nokia Corporation</span>
<span class="cm"> *  Written by Tuukka Tikkanen &lt;tuukka.tikkanen@elektrobit.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Modified to use omap shared clock framework by</span>
<span class="cm"> *  Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>

<span class="cp">#include &lt;asm/mach-types.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/usb.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/sram.h&gt;</span>
<span class="cp">#include &lt;plat/clkdev_omap.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;opp.h&quot;</span>

<span class="n">__u32</span> <span class="n">arm_idlect1_mask</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">api_ck_p</span><span class="p">,</span> <span class="o">*</span><span class="n">ck_dpll1_p</span><span class="p">,</span> <span class="o">*</span><span class="n">ck_ref_p</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Omap1 specific clock functions</span>
<span class="cm"> */</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap1_uart_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span> <span class="o">?</span> <span class="mi">48000000</span> <span class="o">:</span> <span class="mi">12000000</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap1_sossi_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="n">div</span><span class="o">++</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap1_clk_allow_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="o">*</span> <span class="n">iclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iclk</span><span class="o">-&gt;</span><span class="n">no_idle_count</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="o">--</span><span class="n">iclk</span><span class="o">-&gt;</span><span class="n">no_idle_count</span><span class="p">))</span>
		<span class="n">arm_idlect1_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">iclk</span><span class="o">-&gt;</span><span class="n">idlect_shift</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap1_clk_deny_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="o">*</span> <span class="n">iclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iclk</span><span class="o">-&gt;</span><span class="n">no_idle_count</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">arm_idlect1_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">iclk</span><span class="o">-&gt;</span><span class="n">idlect_shift</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__u16</span> <span class="nf">verify_ckctl_value</span><span class="p">(</span><span class="n">__u16</span> <span class="n">newval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This function checks for following limitations set</span>
<span class="cm">	 * by the hardware (all conditions must be true):</span>
<span class="cm">	 * DSPMMU_CK == DSP_CK  or  DSPMMU_CK == DSP_CK/2</span>
<span class="cm">	 * ARM_CK &gt;= TC_CK</span>
<span class="cm">	 * DSP_CK &gt;= TC_CK</span>
<span class="cm">	 * DSPMMU_CK &gt;= TC_CK</span>
<span class="cm">	 *</span>
<span class="cm">	 * In addition following rules are enforced:</span>
<span class="cm">	 * LCD_CK &lt;= TC_CK</span>
<span class="cm">	 * ARMPER_CK &lt;= TC_CK</span>
<span class="cm">	 *</span>
<span class="cm">	 * However, maximum frequencies are not checked for!</span>
<span class="cm">	 */</span>
	<span class="n">__u8</span> <span class="n">per_exp</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">lcd_exp</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">arm_exp</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">dsp_exp</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">tc_exp</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">dspmmu_exp</span><span class="p">;</span>

	<span class="n">per_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_PERDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">lcd_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_LCDDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">arm_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_ARMDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">dsp_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_DSPDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">tc_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_TCDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">dspmmu_exp</span> <span class="o">=</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;&gt;</span> <span class="n">CKCTL_DSPMMUDIV_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dspmmu_exp</span> <span class="o">&lt;</span> <span class="n">dsp_exp</span><span class="p">)</span>
		<span class="n">dspmmu_exp</span> <span class="o">=</span> <span class="n">dsp_exp</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dspmmu_exp</span> <span class="o">&gt;</span> <span class="n">dsp_exp</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">dspmmu_exp</span> <span class="o">=</span> <span class="n">dsp_exp</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tc_exp</span> <span class="o">&lt;</span> <span class="n">arm_exp</span><span class="p">)</span>
		<span class="n">tc_exp</span> <span class="o">=</span> <span class="n">arm_exp</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tc_exp</span> <span class="o">&lt;</span> <span class="n">dspmmu_exp</span><span class="p">)</span>
		<span class="n">tc_exp</span> <span class="o">=</span> <span class="n">dspmmu_exp</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tc_exp</span> <span class="o">&gt;</span> <span class="n">lcd_exp</span><span class="p">)</span>
		<span class="n">lcd_exp</span> <span class="o">=</span> <span class="n">tc_exp</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tc_exp</span> <span class="o">&gt;</span> <span class="n">per_exp</span><span class="p">)</span>
		<span class="n">per_exp</span> <span class="o">=</span> <span class="n">tc_exp</span><span class="p">;</span>

	<span class="n">newval</span> <span class="o">&amp;=</span> <span class="mh">0xf000</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">per_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_PERDIV_OFFSET</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">lcd_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_LCDDIV_OFFSET</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">arm_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_ARMDIV_OFFSET</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">dsp_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_DSPDIV_OFFSET</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">tc_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_TCDIV_OFFSET</span><span class="p">;</span>
	<span class="n">newval</span> <span class="o">|=</span> <span class="n">dspmmu_exp</span> <span class="o">&lt;&lt;</span> <span class="n">CKCTL_DSPMMUDIV_OFFSET</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">newval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_dsor_exp</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Note: If target frequency is too low, this function will return 4,</span>
<span class="cm">	 * which is invalid value. Caller must check for this value and act</span>
<span class="cm">	 * accordingly.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note: This function does not check for following limitations set</span>
<span class="cm">	 * by the hardware (all conditions must be true):</span>
<span class="cm">	 * DSPMMU_CK == DSP_CK  or  DSPMMU_CK == DSP_CK/2</span>
<span class="cm">	 * ARM_CK &gt;= TC_CK</span>
<span class="cm">	 * DSP_CK &gt;= TC_CK</span>
<span class="cm">	 * DSPMMU_CK &gt;= TC_CK</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">realrate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span> <span class="n">parent</span><span class="p">;</span>
	<span class="kt">unsigned</span>  <span class="n">dsor_exp</span><span class="p">;</span>

	<span class="n">parent</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">realrate</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">dsor_exp</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">dsor_exp</span><span class="o">&lt;</span><span class="mi">4</span><span class="p">;</span> <span class="n">dsor_exp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">realrate</span> <span class="o">&lt;=</span> <span class="n">rate</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">realrate</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dsor_exp</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap1_ckctl_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate divisor encoded as 2-bit exponent */</span>
	<span class="kt">int</span> <span class="n">dsor</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">dsor</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap1_ckctl_recalc_dsp_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dsor</span><span class="p">;</span>

	<span class="cm">/* Calculate divisor encoded as 2-bit exponent</span>
<span class="cm">	 *</span>
<span class="cm">	 * The clock control bits are in DSP domain,</span>
<span class="cm">	 * so api_ck is needed for access.</span>
<span class="cm">	 * Note that DSP_CKCTL virt addr = phys addr, so</span>
<span class="cm">	 * we must use __raw_readw() instead of omap_readw().</span>
<span class="cm">	 */</span>
	<span class="n">omap1_clk_enable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">);</span>
	<span class="n">dsor</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">__raw_readw</span><span class="p">(</span><span class="n">DSP_CKCTL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">));</span>
	<span class="n">omap1_clk_disable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">dsor</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* MPU virtual clock functions */</span>
<span class="kt">int</span> <span class="nf">omap1_select_table_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Find the highest supported frequency &lt;= rate and switch to it */</span>
	<span class="k">struct</span> <span class="n">mpu_rate</span> <span class="o">*</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ref_rate</span><span class="p">;</span>

	<span class="n">ref_rate</span> <span class="o">=</span> <span class="n">ck_ref_p</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">omap1_rate_table</span><span class="p">;</span> <span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">cpu_mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">xtal</span> <span class="o">!=</span> <span class="n">ref_rate</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Can check only after xtal frequency check */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="n">rate</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * In most cases we should not need to reprogram DPLL.</span>
<span class="cm">	 * Reprogramming the DPLL is tricky, it must be done from SRAM.</span>
<span class="cm">	 */</span>
	<span class="n">omap_sram_reprogram_clock</span><span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">dpllctl_val</span><span class="p">,</span> <span class="n">ptr</span><span class="o">-&gt;</span><span class="n">ckctl_val</span><span class="p">);</span>

	<span class="cm">/* XXX Do we need to recalculate the tree below DPLL1 at this point? */</span>
	<span class="n">ck_dpll1_p</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ptr</span><span class="o">-&gt;</span><span class="n">pll_rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap1_clk_set_rate_dsp_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dsor_exp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">regval</span><span class="p">;</span>

	<span class="n">dsor_exp</span> <span class="o">=</span> <span class="n">calc_dsor_exp</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">dsor_exp</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">dsor_exp</span><span class="p">;</span>

	<span class="n">regval</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">DSP_CKCTL</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">|=</span> <span class="n">dsor_exp</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">regval</span><span class="p">,</span> <span class="n">DSP_CKCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dsor_exp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">long</span> <span class="nf">omap1_clk_round_rate_ckctl_arm</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dsor_exp</span> <span class="o">=</span> <span class="n">calc_dsor_exp</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">dsor_exp</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">dsor_exp</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dsor_exp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap1_clk_set_rate_ckctl_arm</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">dsor_exp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">regval</span><span class="p">;</span>

	<span class="n">dsor_exp</span> <span class="o">=</span> <span class="n">calc_dsor_exp</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">dsor_exp</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor_exp</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">dsor_exp</span><span class="p">;</span>

	<span class="n">regval</span> <span class="o">=</span> <span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">|=</span> <span class="n">dsor_exp</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate_offset</span><span class="p">;</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">verify_ckctl_value</span><span class="p">(</span><span class="n">regval</span><span class="p">);</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="n">regval</span><span class="p">,</span> <span class="n">ARM_CKCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dsor_exp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">long</span> <span class="nf">omap1_round_to_table_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Find the highest supported frequency &lt;= rate */</span>
	<span class="k">struct</span> <span class="n">mpu_rate</span> <span class="o">*</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">highest_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ref_rate</span><span class="p">;</span>

	<span class="n">ref_rate</span> <span class="o">=</span> <span class="n">ck_ref_p</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">highest_rate</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">omap1_rate_table</span><span class="p">;</span> <span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">cpu_mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">xtal</span> <span class="o">!=</span> <span class="n">ref_rate</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">highest_rate</span> <span class="o">=</span> <span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

		<span class="cm">/* Can check only after xtal frequency check */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ptr</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="n">rate</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">highest_rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="nf">calc_ext_dsor</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">dsor</span><span class="p">;</span>

	<span class="cm">/* MCLK and BCLK divisor selection is not linear:</span>
<span class="cm">	 * freq = 96MHz / dsor</span>
<span class="cm">	 *</span>
<span class="cm">	 * RATIO_SEL range: dsor &lt;-&gt; RATIO_SEL</span>
<span class="cm">	 * 0..6: (RATIO_SEL+2) &lt;-&gt; (dsor-2)</span>
<span class="cm">	 * 6..48:  (8+(RATIO_SEL-6)*2) &lt;-&gt; ((dsor-8)/2+6)</span>
<span class="cm">	 * Minimum dsor is 2 and maximum is 96. Odd divisors starting from 9</span>
<span class="cm">	 * can not be used.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">dsor</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">dsor</span> <span class="o">&lt;</span> <span class="mi">96</span><span class="p">;</span> <span class="o">++</span><span class="n">dsor</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dsor</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dsor</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="mi">96000000</span> <span class="o">/</span> <span class="n">dsor</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">dsor</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* XXX Only needed on 1510 */</span>
<span class="kt">int</span> <span class="nf">omap1_set_uart_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="mi">12000000</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="mi">48000000</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* External clock (MCLK &amp; BCLK) functions */</span>
<span class="kt">int</span> <span class="nf">omap1_set_ext_clk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">dsor</span><span class="p">;</span>
	<span class="n">__u16</span> <span class="n">ratio_bits</span><span class="p">;</span>

	<span class="n">dsor</span> <span class="o">=</span> <span class="n">calc_ext_dsor</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">96000000</span> <span class="o">/</span> <span class="n">dsor</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsor</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">ratio_bits</span> <span class="o">=</span> <span class="p">((</span><span class="n">dsor</span> <span class="o">-</span> <span class="mi">8</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ratio_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">dsor</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">ratio_bits</span> <span class="o">|=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xfd</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">ratio_bits</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap1_set_sossi_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">p_rate</span><span class="p">;</span>

	<span class="n">p_rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="cm">/* Round towards slower frequency */</span>
	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">p_rate</span> <span class="o">+</span> <span class="n">rate</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">div</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">div</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">div</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">p_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">long</span> <span class="nf">omap1_round_ext_clk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">96000000</span> <span class="o">/</span> <span class="n">calc_ext_dsor</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap1_init_ext_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">dsor</span><span class="p">;</span>
	<span class="n">__u16</span> <span class="n">ratio_bits</span><span class="p">;</span>

	<span class="cm">/* Determine current rate and ensure clock is based on 96MHz APLL */</span>
	<span class="n">ratio_bits</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">ratio_bits</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>

	<span class="n">ratio_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio_bits</span> <span class="o">&amp;</span> <span class="mh">0xfc</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ratio_bits</span> <span class="o">&gt;</span> <span class="mi">6</span><span class="p">)</span>
		<span class="n">dsor</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio_bits</span> <span class="o">-</span> <span class="mi">6</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dsor</span> <span class="o">=</span> <span class="n">ratio_bits</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span> <span class="n">rate</span> <span class="o">=</span> <span class="mi">96000000</span> <span class="o">/</span> <span class="n">dsor</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap1_clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">omap1_clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">)</span>
				<span class="n">omap1_clk_deny_idle</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
				<span class="n">omap1_clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="o">--</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap1_clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">omap1_clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">)</span>
				<span class="n">omap1_clk_allow_idle</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap1_clk_enable_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__u16</span> <span class="n">regval16</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">regval32</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;clock.c: Enable for %s without enable code</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regval32</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="n">regval32</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">regval32</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regval16</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="n">regval16</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">regval16</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap1_clk_disable_generic</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__u16</span> <span class="n">regval16</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">regval32</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regval32</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="n">regval32</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">regval32</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">regval16</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
		<span class="n">regval16</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">);</span>
		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">regval16</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clkops_generic</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">omap1_clk_enable_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">omap1_clk_disable_generic</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap1_clk_enable_dsp_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">omap1_clk_enable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">omap1_clk_enable_generic</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">omap1_clk_disable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap1_clk_disable_dsp_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap1_clk_enable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">omap1_clk_disable_generic</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">omap1_clk_disable</span><span class="p">(</span><span class="n">api_ck_p</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clkops_dspck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">omap1_clk_enable_dsp_domain</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">omap1_clk_disable_dsp_domain</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* XXX SYSC register handling does not belong in the clock framework */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap1_clk_enable_uart_functional_16xx</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uart_clk</span> <span class="o">*</span><span class="n">uclk</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">omap1_clk_enable_generic</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set smart idle acknowledgement mode */</span>
		<span class="n">uclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
		<span class="n">omap_writeb</span><span class="p">((</span><span class="n">omap_readb</span><span class="p">(</span><span class="n">uclk</span><span class="o">-&gt;</span><span class="n">sysc_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x10</span><span class="p">)</span> <span class="o">|</span> <span class="mi">8</span><span class="p">,</span>
			    <span class="n">uclk</span><span class="o">-&gt;</span><span class="n">sysc_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* XXX SYSC register handling does not belong in the clock framework */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap1_clk_disable_uart_functional_16xx</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_clk</span> <span class="o">*</span><span class="n">uclk</span><span class="p">;</span>

	<span class="cm">/* Set force idle acknowledgement mode */</span>
	<span class="n">uclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">omap_writeb</span><span class="p">((</span><span class="n">omap_readb</span><span class="p">(</span><span class="n">uclk</span><span class="o">-&gt;</span><span class="n">sysc_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x18</span><span class="p">),</span> <span class="n">uclk</span><span class="o">-&gt;</span><span class="n">sysc_addr</span><span class="p">);</span>

	<span class="n">omap1_clk_disable_generic</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* XXX SYSC register handling does not belong in the clock framework */</span>
<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clkops_uart_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">omap1_clk_enable_uart_functional_16xx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">omap1_clk_disable_uart_functional_16xx</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">long</span> <span class="nf">omap1_clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap1_clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>  <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Omap1 clock reset and init functions</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_OMAP_RESET_CLOCKS</span>

<span class="kt">void</span> <span class="nf">omap1_clk_disable_unused</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__u32</span> <span class="n">regval32</span><span class="p">;</span>

	<span class="cm">/* Clocks in the DSP domain need api_ck. Just assume bootloader</span>
<span class="cm">	 * has not enabled any DSP clocks */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span> <span class="o">==</span> <span class="n">DSP_IDLECT2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Skipping reset check for DSP domain &quot;</span>
		       <span class="s">&quot;clock </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Is the clock already disabled? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">)</span>
		<span class="n">regval32</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">regval32</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">regval32</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Disabling unused clock </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;</span><span class="s">... &quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot; done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
