INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sources_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sources_1/new/load_file.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sources_1/new/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sources_1/new/save_file.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/project_3_new/project_3_new.srcs/sim_1/new/tb_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_state_machine
