Analysis & Synthesis report for processor
Tue Jun 10 17:34:55 2025
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 10 17:34:55 2025              ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; processor                                      ;
; Top-level Entity Name       ; processor                                      ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; processor          ; processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Jun 10 17:34:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nbit_sub.sv
    Info (12023): Found entity 1: Nbit_Sub File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Sub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_adder.sv
    Info (12023): Found entity 1: Nbit_Adder File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor.sv
    Info (12023): Found entity 1: full_subtractor File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/full_subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv
    Info (12023): Found entity 1: instruction_memory_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flopr_tb.sv
    Info (12023): Found entity 1: flopr_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/flopr_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/adder_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_tb.sv
    Info (12023): Found entity 1: mux2_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux2_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/register_file_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condcheck.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file condcheck_tb.sv
    Info (12023): Found entity 1: condcheck_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condcheck_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tb.sv
    Info (12023): Found entity 1: decoder_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic_tb.sv
    Info (12023): Found entity 1: condlogic_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3_tb.sv
    Info (12023): Found entity 1: mux3_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux3_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_tb.sv
    Info (12023): Found entity 1: shifter_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/shifter_tb.sv Line: 2
Warning (10229): Verilog HDL Expression warning at datapath_tb.sv(97): truncated literal to match 2 bits File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath_tb.sv Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: datapath_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arm_tb.sv
    Info (12023): Found entity 1: arm_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm_tb.sv Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vgaController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/pll.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_initializer.sv
    Info (12023): Found entity 1: vga_initializer File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vga_initializer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_mult.sv
    Info (12023): Found entity 1: Nbit_Mult File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Mult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_tb.sv
    Info (12023): Found entity 1: controller_tb File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard_controller.sv
    Info (12023): Found entity 1: ps2_keyboard_controller File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/ps2_keyboard_controller.sv Line: 1
Error (10170): Verilog HDL syntax error at ps2_rx.sv(23) near text: "edge";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/ps2_rx.sv Line: 23
Error (10112): Ignored design unit "ps2_rx" at ps2_rx.sv(1) due to previous errors File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/ps2_rx.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ps2_rx.sv
Info (12021): Found 1 design units, including 1 entities, in source file kb_code.sv
    Info (12023): Found entity 1: kb_code File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/kb_code.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: fifo File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/fifo.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file key2ascii.sv
    Info (12023): Found entity 1: key2ascii File: C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/key2ascii.sv Line: 2
Info (144001): Generated suppressed messages file C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/output_files/processor.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4783 megabytes
    Error: Processing ended: Tue Jun 10 17:34:55 2025
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/output_files/processor.map.smsg.


