Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MotherBoard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MotherBoard.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MotherBoard"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : MotherBoard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoDeFlags.vhd" into library work
Parsing entity <RegistoDeFlags>.
Parsing architecture <Behavioral> of entity <registodeflags>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoB.vhd" into library work
Parsing entity <RegistoB>.
Parsing architecture <Behavioral> of entity <registob>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoA.vhd" into library work
Parsing entity <RegistoA>.
Parsing architecture <Behavioral> of entity <registoa>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\Mux_PC.vhd" into library work
Parsing entity <Mux_PC>.
Parsing architecture <Behavioral> of entity <mux_pc>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\MultiplexerDosRegistos.vhd" into library work
Parsing entity <MultiplexerDosRegistos>.
Parsing architecture <Behavioral> of entity <multiplexerdosregistos>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\GestorDePerifericos.vhd" into library work
Parsing entity <GestorDePerifericos>.
Parsing architecture <Behavioral> of entity <gestordeperifericos>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\Processador.vhd" into library work
Parsing entity <Processador>.
Parsing architecture <Struct> of entity <processador>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\MemoriaDeInstrucoes.vhd" into library work
Parsing entity <MemoriaDeInstrucoes>.
Parsing architecture <Behavioral> of entity <memoriadeinstrucoes>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\MemoriaDeDadosRAM.vhd" into library work
Parsing entity <MemoriaDeDadosRAM>.
Parsing architecture <Behavioral> of entity <memoriadedadosram>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\MotherBoard.vhd" into library work
Parsing entity <MotherBoard>.
Parsing architecture <Struct> of entity <motherboard>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MotherBoard> (architecture <Struct>) from library <work>.

Elaborating entity <Processador> (architecture <Struct>) from library <work>.

Elaborating entity <GestorDePerifericos> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\nunoo\Documents\XilinxProjects\P1\GestorDePerifericos.vhd" Line 26: escr_p should be on the sensitivity list of the process

Elaborating entity <MultiplexerDosRegistos> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\nunoo\Documents\XilinxProjects\P1\MultiplexerDosRegistos.vhd" Line 23. Case statement is complete. others clause is never selected

Elaborating entity <RegistoA> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoA.vhd" Line 18: sel_r should be on the sensitivity list of the process

Elaborating entity <RegistoB> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoB.vhd" Line 18: sel_r should be on the sensitivity list of the process

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistoDeFlags> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux_PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoriaDeDadosRAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoriaDeInstrucoes> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MotherBoard>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\MotherBoard.vhd".
    Summary:
	no macro.
Unit <MotherBoard> synthesized.

Synthesizing Unit <Processador>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\Processador.vhd".
    Summary:
	no macro.
Unit <Processador> synthesized.

Synthesizing Unit <GestorDePerifericos>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\GestorDePerifericos.vhd".
    Found 8-bit register for signal <POUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Latch(s).
Unit <GestorDePerifericos> synthesized.

Synthesizing Unit <MultiplexerDosRegistos>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\MultiplexerDosRegistos.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <Dados_R> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MultiplexerDosRegistos> synthesized.

Synthesizing Unit <RegistoA>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoA.vhd".
    Found 8-bit register for signal <Operando1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegistoA> synthesized.

Synthesizing Unit <RegistoB>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoB.vhd".
    Found 8-bit register for signal <Operando2>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegistoB> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\ALU.vhd".
    Found 8-bit adder for signal <Operando1[7]_Operando2[7]_add_0_OUT> created at line 20.
    Found 8-bit subtractor for signal <GND_19_o_GND_19_o_sub_2_OUT<7:0>> created at line 21.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_14_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_16_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_18_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_20_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_22_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_24_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_26_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_19_o_Mux_28_o> created at line 19.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <Operando1[7]_Operando2[7]_LessThan_7_o> created at line 27
    Found 8-bit comparator equal for signal <Operando1[7]_Operando2[7]_equal_9_o> created at line 30
    Found 8-bit comparator greater for signal <Operando2[7]_Operando1[7]_LessThan_11_o> created at line 33
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 Latch(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <RegistoDeFlags>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoDeFlags.vhd".
    Found 5-bit register for signal <mem>.
    Found 1-bit 5-to-1 multiplexer for signal <S_FLAG> created at line 18.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RegistoDeFlags> synthesized.

Synthesizing Unit <Mux_PC>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\Mux_PC.vhd".
    Summary:
	no macro.
Unit <Mux_PC> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\PC.vhd".
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter[7]_GND_35_o_add_0_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\ROM.vhd".
    Found 32x15-bit Read Only RAM for signal <_n0045>
    Summary:
	inferred   1 RAM(s).
Unit <ROM> synthesized.

Synthesizing Unit <MemoriaDeDadosRAM>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\MemoriaDeDadosRAM.vhd".
    Found 256x8-bit single-port RAM <Mram_memoria> for signal <memoria>.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Latch(s).
Unit <MemoriaDeDadosRAM> synthesized.

Synthesizing Unit <MemoriaDeInstrucoes>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\MemoriaDeInstrucoes.vhd".
    Found 32x13-bit Read Only RAM for signal <_n0203>
    Summary:
	inferred   1 RAM(s).
Unit <MemoriaDeInstrucoes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port RAM                             : 1
 32x13-bit single-port Read Only RAM                   : 1
 32x15-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 5
 5-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 29
 1-bit latch                                           : 29
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MemoriaDeDadosRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memoria> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WR>            | high     |
    |     addrA          | connected to signal <Constante>     |          |
    |     diA            | connected to signal <Operando1>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemoriaDeDadosRAM> synthesized (advanced).

Synthesizing (advanced) Unit <MemoriaDeInstrucoes>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0203> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Endereco<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemoriaDeInstrucoes> synthesized (advanced).

Synthesizing (advanced) Unit <PC>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <PC> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0045> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x8-bit single-port distributed RAM                 : 1
 32x13-bit single-port distributed Read Only RAM       : 1
 32x15-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <GestorDePerifericos> ...

Optimizing unit <MemoriaDeDadosRAM> ...

Optimizing unit <MotherBoard> ...

Optimizing unit <Processador> ...

Optimizing unit <RegistoA> ...

Optimizing unit <RegistoB> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <Proc/PC1/counter_7> has a constant value of 0 in block <MotherBoard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Proc/PC1/counter_6> has a constant value of 0 in block <MotherBoard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Proc/PC1/counter_5> has a constant value of 0 in block <MotherBoard>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MotherBoard, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MotherBoard.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 147
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 21
#      LUT3                        : 10
#      LUT4                        : 1
#      LUT5                        : 36
#      LUT6                        : 32
#      MUXCY                       : 18
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 63
#      FDE                         : 29
#      FDR                         : 5
#      LD                          : 13
#      LD_1                        : 16
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  126800     0%  
 Number of Slice LUTs:                  137  out of  63400     0%  
    Number used as Logic:               105  out of  63400     0%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    151
   Number with an unused Flip Flop:      96  out of    151    63%  
   Number with an unused LUT:            14  out of    151     9%  
   Number of fully used LUT-FF pairs:    41  out of    151    27%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)             | Load  |
---------------------------------------------------------------------------------------+-----------------------------------+-------+
clk                                                                                    | BUFGP                             | 42    |
Proc/ESCR_P(Proc/ROMD/Mram__n004531:O)                                                 | NONE(*)(Proc/gestorPer/Dados_IN_7)| 8     |
Proc/ALUR/SEL_ALU[2]_PWR_21_o_Mux_31_o(Proc/ALUR/Mmux_SEL_ALU[2]_PWR_21_o_Mux_31_o16:O)| NONE(*)(Proc/ALUR/E_FLAG_0)       | 5     |
Proc/ALUR/SEL_ALU[2]_PWR_13_o_Mux_15_o(Proc/ALUR/SEL_ALU[2]_PWR_13_o_Mux_15_o1:O)      | NONE(*)(Proc/ALUR/Resultado_0)    | 8     |
WR(Proc/ROMD/Mram__n004571:O)                                                          | NONE(*)(RAM/Dados_M_7)            | 8     |
---------------------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.168ns (Maximum Frequency: 315.667MHz)
   Minimum input arrival time before clock: 0.760ns
   Maximum output required time after clock: 0.737ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.168ns (frequency: 315.667MHz)
  Total number of paths / destination ports: 2106 / 138
-------------------------------------------------------------------------
Delay:               3.168ns (Levels of Logic = 2)
  Source:            Proc/PC1/counter_0 (FF)
  Destination:       RAM/Mram_memoria8 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Proc/PC1/counter_0 to RAM/Mram_memoria8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.398   0.848  Proc/PC1/counter_0 (Proc/PC1/counter_0)
     LUT5:I0->O           19   0.105   0.881  MDI/Mram__n020321 (opcode<2>)
     LUT5:I0->O           16   0.105   0.422  Proc/ROMD/Mram__n004571 (WR)
     RAM256X1S:WE              0.408          RAM/Mram_memoria1
    ----------------------------------------
    Total                      3.168ns (1.016ns logic, 2.152ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.760ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Proc/PC1/counter_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to Proc/PC1/counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.362  reset_IBUF (reset_IBUF)
     FDR:R                     0.397          Proc/PC1/counter_0
    ----------------------------------------
    Total                      0.760ns (0.398ns logic, 0.362ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Proc/ESCR_P'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.340ns (Levels of Logic = 1)
  Source:            PIN<7> (PAD)
  Destination:       Proc/gestorPer/Dados_IN_7 (LATCH)
  Destination Clock: Proc/ESCR_P rising

  Data Path: PIN<7> to Proc/gestorPer/Dados_IN_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  PIN_7_IBUF (PIN_7_IBUF)
     LD_1:D                   -0.015          Proc/gestorPer/Dados_IN_7
    ----------------------------------------
    Total                      0.340ns (0.001ns logic, 0.339ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            Proc/gestorPer/POUT_7 (FF)
  Destination:       POUT<7> (PAD)
  Source Clock:      clk rising

  Data Path: Proc/gestorPer/POUT_7 to POUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.398   0.339  Proc/gestorPer/POUT_7 (Proc/gestorPer/POUT_7)
     OBUF:I->O                 0.000          POUT_7_OBUF (POUT<7>)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Proc/ALUR/SEL_ALU[2]_PWR_13_o_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.741|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Proc/ALUR/SEL_ALU[2]_PWR_21_o_Mux_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.731|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.904|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
Proc/ALUR/SEL_ALU[2]_PWR_13_o_Mux_15_o|         |    1.888|         |         |
Proc/ALUR/SEL_ALU[2]_PWR_21_o_Mux_31_o|         |    0.875|         |         |
Proc/ESCR_P                           |    1.900|         |         |         |
WR                                    |    1.756|         |         |         |
clk                                   |    3.168|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.13 secs
 
--> 

Total memory usage is 4617732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    4 (   0 filtered)

