// Seed: 3494813152
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign {-1, id_3, id_2[id_3]} = -1;
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd97,
    parameter id_3 = 32'd0
) (
    output uwire _id_0,
    output tri1  id_1,
    output wand  id_2,
    output wand  _id_3
);
  supply1 [id_0 : id_3] id_5 = 1'd0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
