<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="870450fs"></ZoomStartTime>
      <ZoomEndTime time="909151fs"></ZoomEndTime>
      <Cursor1Time time="920450fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="348"></NameColumnWidth>
      <ValueColumnWidth column_width="90"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="21" />
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_register_a" type="array">
      <obj_property name="ElementShortName">read_register_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_register_a[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_register_b" type="array">
      <obj_property name="ElementShortName">read_register_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">read_register_b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_enable" type="logic">
      <obj_property name="ElementShortName">write_enable</obj_property>
      <obj_property name="ObjectShortName">write_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_register" type="array">
      <obj_property name="ElementShortName">write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_register[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_data" type="array">
      <obj_property name="ElementShortName">write_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_data_a" type="array">
      <obj_property name="ElementShortName">read_data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/read_data_b" type="array">
      <obj_property name="ElementShortName">read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/WB_sig_write_data" type="array">
      <obj_property name="ElementShortName">WB_sig_write_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">WB_sig_write_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/WB_regWrite" type="logic">
      <obj_property name="ElementShortName">WB_regWrite</obj_property>
      <obj_property name="ObjectShortName">WB_regWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/WB_sig_write_register" type="array">
      <obj_property name="ElementShortName">WB_sig_write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">WB_sig_write_register[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_a" type="array">
      <obj_property name="ElementShortName">src_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_b" type="array">
      <obj_property name="ElementShortName">src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sum" type="array">
      <obj_property name="ElementShortName">sum[15:0]</obj_property>
      <obj_property name="ObjectShortName">sum[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sig_result" type="array">
      <obj_property name="ElementShortName">sig_result[16:0]</obj_property>
      <obj_property name="ObjectShortName">sig_result[16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/insn_mem/insn_out" type="array">
      <obj_property name="ElementShortName">insn_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">insn_out[15:0]</obj_property>
   </wvobject>
</wave_config>
