 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:25:07 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[3]/CLK (DFFX1_RVT)        0.00       0.00 r
  Delay_out1_reg[3]/Q (DFFX1_RVT)          0.28       0.28 r
  U498/Y (XOR2X1_LVT)                      0.15       0.43 f
  U1455/Y (NOR2X0_LVT)                     0.11       0.53 r
  U992/Y (OA21X1_LVT)                      0.08       0.61 r
  U592/Y (INVX0_RVT)                       0.03       0.65 f
  U965/Y (NAND3X0_LVT)                     0.05       0.69 r
  U1079/Y (NAND4X0_LVT)                    0.08       0.77 f
  U1473/Y (NAND3X0_LVT)                    0.07       0.84 r
  U1484/Y (NAND3X0_LVT)                    0.06       0.90 f
  U1500/Y (NAND3X0_LVT)                    0.06       0.96 r
  U1527/Y (AND3X1_LVT)                     0.09       1.05 r
  U509/Y (INVX1_LVT)                       0.07       1.12 f
  U1062/Y (AO21X1_LVT)                     0.12       1.25 f
  U755/Y (XNOR2X1_LVT)                     0.10       1.35 f
  U1726/Y (NAND2X0_LVT)                    0.06       1.41 r
  U1728/Y (NAND4X0_LVT)                    0.05       1.46 f
  Delay3_out1_reg[61]/D (DFFX1_LVT)        0.00       1.46 f
  data arrival time                                   1.46

  clock clk (rise edge)                    1.54       1.54
  clock network delay (ideal)              0.00       1.54
  Delay3_out1_reg[61]/CLK (DFFX1_LVT)      0.00       1.54 r
  library setup time                      -0.08       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
