###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:17 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.905
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.897 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    0.978 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.034 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.160 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.336 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.394 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.751 | 
     | U593     | C ^ -> Y v           | AOI22X1 | 0.152 | 0.238 |   1.743 |    1.989 | 
     | U284     | A v -> Y v           | BUFX2   | 0.050 | 0.084 |   1.827 |    2.073 | 
     | U594     | A v -> Y ^           | INVX1   | 0.076 | 0.076 |   1.903 |    2.149 | 
     |          | reg_write_addr[17] ^ |         | 0.076 | 0.001 |   1.905 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.877
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.925 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.006 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.062 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.188 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.364 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.422 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.779 | 
     | U587     | C ^ -> Y v           | AOI22X1 | 0.152 | 0.208 |   1.713 |    1.987 | 
     | U281     | A v -> Y v           | BUFX2   | 0.037 | 0.069 |   1.782 |    2.056 | 
     | U588     | A v -> Y ^           | INVX1   | 0.108 | 0.092 |   1.875 |    2.148 | 
     |          | reg_write_addr[14] ^ |         | 0.108 | 0.002 |   1.877 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.876
= Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.925 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.007 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.063 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.189 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.365 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.423 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.780 | 
     | U583     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.228 |   1.734 |    2.008 | 
     | U279     | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.807 |    2.081 | 
     | U584     | A v -> Y ^           | INVX1   | 0.068 | 0.068 |   1.875 |    2.149 | 
     |          | reg_write_addr[12] ^ |         | 0.068 | 0.001 |   1.876 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.873
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.928 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.009 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.066 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.192 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.368 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.426 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.782 | 
     | U613     | C ^ -> Y v           | AOI22X1 | 0.153 | 0.231 |   1.737 |    2.014 | 
     | U294     | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.803 |    2.080 | 
     | U614     | A v -> Y ^           | INVX1   | 0.074 | 0.069 |   1.872 |    2.149 | 
     |          | reg_write_addr[27] ^ |         | 0.074 | 0.001 |   1.873 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.873
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.929 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.010 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.066 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.192 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.368 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.426 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.783 | 
     | U581     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.232 |   1.737 |    2.015 | 
     | U278     | A v -> Y v           | BUFX2   | 0.044 | 0.077 |   1.814 |    2.092 | 
     | U582     | A v -> Y ^           | INVX1   | 0.050 | 0.058 |   1.872 |    2.149 | 
     |          | reg_write_addr[11] ^ |         | 0.050 | 0.001 |   1.873 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.863
= Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.938 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.020 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.076 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.202 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.378 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.436 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.793 | 
     | U605     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.220 |   1.726 |    2.013 | 
     | U290     | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.792 |    2.079 | 
     | U606     | A v -> Y ^           | INVX1   | 0.075 | 0.070 |   1.862 |    2.149 | 
     |          | reg_write_addr[23] ^ |         | 0.075 | 0.001 |   1.863 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.859
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.942 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.023 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.080 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.205 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.381 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.439 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.796 | 
     | U615     | C ^ -> Y v           | AOI22X1 | 0.148 | 0.226 |   1.731 |    2.022 | 
     | U295     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.796 |    2.087 | 
     | U616     | A v -> Y ^           | INVX1   | 0.063 | 0.062 |   1.858 |    2.149 | 
     |          | reg_write_addr[28] ^ |         | 0.063 | 0.001 |   1.859 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.858
= Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.943 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.025 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.081 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.207 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.383 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.441 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.798 | 
     | U607     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.220 |   1.725 |    2.017 | 
     | U291     | A v -> Y v           | BUFX2   | 0.036 | 0.067 |   1.792 |    2.084 | 
     | U608     | A v -> Y ^           | INVX1   | 0.066 | 0.065 |   1.857 |    2.149 | 
     |          | reg_write_addr[24] ^ |         | 0.066 | 0.001 |   1.858 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.857
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.944 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.025 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.082 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.208 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.384 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.442 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.799 | 
     | U597     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.231 |   1.736 |    2.030 | 
     | U286     | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.802 |    2.096 | 
     | U598     | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.856 |    2.149 | 
     |          | reg_write_addr[19] ^ |         | 0.049 | 0.001 |   1.857 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.857
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.945 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.026 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.082 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.208 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.384 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.442 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.799 | 
     | U617     | C ^ -> Y v           | AOI22X1 | 0.145 | 0.225 |   1.731 |    2.024 | 
     | U296     | A v -> Y v           | BUFX2   | 0.031 | 0.061 |   1.792 |    2.086 | 
     | U618     | A v -> Y ^           | INVX1   | 0.066 | 0.064 |   1.856 |    2.149 | 
     |          | reg_write_addr[29] ^ |         | 0.066 | 0.001 |   1.857 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.854
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.947 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.028 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.085 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.210 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.386 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.444 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.801 | 
     | U575     | C ^ -> Y v          | AOI22X1 | 0.147 | 0.205 |   1.710 |    2.006 | 
     | U275     | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.771 |    2.067 | 
     | U576     | A v -> Y ^          | INVX1   | 0.095 | 0.082 |   1.853 |    2.148 | 
     |          | reg_write_addr[8] ^ |         | 0.095 | 0.002 |   1.854 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.852
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.949 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.030 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.087 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.212 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.388 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.447 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.803 | 
     | U595     | C ^ -> Y v           | AOI22X1 | 0.151 | 0.205 |   1.711 |    2.008 | 
     | U285     | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.784 |    2.082 | 
     | U596     | A v -> Y ^           | INVX1   | 0.068 | 0.067 |   1.851 |    2.149 | 
     |          | reg_write_addr[18] ^ |         | 0.068 | 0.001 |   1.852 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.852
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.949 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.030 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.087 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.212 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.388 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.447 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.803 | 
     | U591     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.225 |   1.731 |    2.029 | 
     | U283     | A v -> Y v           | BUFX2   | 0.035 | 0.067 |   1.797 |    2.095 | 
     | U592     | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.852 |    2.149 | 
     |          | reg_write_addr[16] ^ |         | 0.049 | 0.001 |   1.852 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.848
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.953 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.034 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.091 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.217 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.393 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.451 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.807 | 
     | U601     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.230 |   1.735 |    2.037 | 
     | U288     | A v -> Y v           | BUFX2   | 0.030 | 0.060 |   1.796 |    2.098 | 
     | U602     | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.847 |    2.149 | 
     |          | reg_write_addr[21] ^ |         | 0.048 | 0.001 |   1.848 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.846
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.955 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.036 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.093 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.218 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.394 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.452 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.809 | 
     | U599     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.222 |   1.728 |    2.031 | 
     | U287     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.792 |    2.096 | 
     | U600     | A v -> Y ^           | INVX1   | 0.049 | 0.053 |   1.846 |    2.149 | 
     |          | reg_write_addr[20] ^ |         | 0.049 | 0.001 |   1.846 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.846
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.955 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.036 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.093 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.218 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.394 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.453 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.809 | 
     | U585     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.203 |   1.708 |    2.012 | 
     | U280     | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.780 |    2.083 | 
     | U586     | A v -> Y ^           | INVX1   | 0.065 | 0.066 |   1.845 |    2.149 | 
     |          | reg_write_addr[13] ^ |         | 0.065 | 0.001 |   1.846 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.845
= Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.957 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.038 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.094 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.220 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.396 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.454 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.811 | 
     | U589     | C ^ -> Y v           | AOI22X1 | 0.148 | 0.206 |   1.711 |    2.016 | 
     | U282     | A v -> Y v           | BUFX2   | 0.036 | 0.068 |   1.779 |    2.084 | 
     | U590     | A v -> Y ^           | INVX1   | 0.065 | 0.065 |   1.844 |    2.149 | 
     |          | reg_write_addr[15] ^ |         | 0.065 | 0.001 |   1.845 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.844
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.957 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.038 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.095 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.220 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.396 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.455 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.811 | 
     | U609     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.212 |   1.717 |    2.023 | 
     | U292     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.782 |    2.087 | 
     | U610     | A v -> Y ^           | INVX1   | 0.062 | 0.062 |   1.843 |    2.149 | 
     |          | reg_write_addr[25] ^ |         | 0.062 | 0.001 |   1.844 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.843
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.958 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.039 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.096 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.222 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.398 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.456 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.812 | 
     | U603     | C ^ -> Y v           | AOI22X1 | 0.140 | 0.225 |   1.731 |    2.038 | 
     | U289     | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.791 |    2.098 | 
     | U604     | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.842 |    2.149 | 
     |          | reg_write_addr[22] ^ |         | 0.048 | 0.001 |   1.843 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.841
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.960 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.041 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.098 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.223 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.399 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.457 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.814 | 
     | U611     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.213 |   1.718 |    2.027 | 
     | U293     | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.782 |    2.091 | 
     | U612     | A v -> Y ^           | INVX1   | 0.057 | 0.059 |   1.841 |    2.149 | 
     |          | reg_write_addr[26] ^ |         | 0.057 | 0.001 |   1.841 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.836
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.965 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.046 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.103 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.228 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.404 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.463 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.819 | 
     | U579     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.195 |   1.701 |    2.015 | 
     | U277     | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.763 |    2.077 | 
     | U580     | A v -> Y ^           | INVX1   | 0.079 | 0.072 |   1.835 |    2.149 | 
     |          | reg_write_addr[10] ^ |         | 0.079 | 0.001 |   1.836 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.356
- Arrival Time                  2.042
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.314 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.314 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.447 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.577 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.634 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.676 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.714 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.769 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.837 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.909 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    0.964 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.023 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.076 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.130 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.190 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.250 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.328 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.380 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.432 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.487 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.542 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.598 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.649 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.701 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.781 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.846 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    1.922 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    1.979 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.049 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.122 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.871 |    2.184 | 
     | U653                   | B ^ -> Y v   | OAI21X1 | 0.225 | 0.035 |   1.905 |    2.219 | 
     | U654                   | C v -> Y ^   | AOI21X1 | 0.057 | 0.094 |   1.999 |    2.313 | 
     | U323                   | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   2.042 |    2.356 | 
     | \burst_addr_d_reg[31]  | D ^          | DFFSR   | 0.022 | 0.000 |   2.042 |    2.356 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.314 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.834
= Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.967 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.048 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.105 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.230 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.406 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.465 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.821 | 
     | U571     | C ^ -> Y v          | AOI22X1 | 0.142 | 0.188 |   1.693 |    2.009 | 
     | U453     | A v -> Y v          | BUFX2   | 0.037 | 0.069 |   1.762 |    2.078 | 
     | U572     | A v -> Y ^          | INVX1   | 0.075 | 0.071 |   1.833 |    2.149 | 
     |          | reg_write_addr[6] ^ |         | 0.075 | 0.001 |   1.834 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.829
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.972 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.053 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.110 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.236 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.412 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.470 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.826 | 
     | U577     | C ^ -> Y v          | AOI22X1 | 0.149 | 0.197 |   1.702 |    2.023 | 
     | U276     | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.773 |    2.094 | 
     | U578     | A v -> Y ^          | INVX1   | 0.050 | 0.055 |   1.828 |    2.149 | 
     |          | reg_write_addr[9] ^ |         | 0.050 | 0.001 |   1.829 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.829
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.972 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.053 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.110 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.236 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.412 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.470 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.827 | 
     | U621     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.195 |   1.701 |    2.022 | 
     | U298     | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.772 |    2.093 | 
     | U622     | A v -> Y ^           | INVX1   | 0.051 | 0.057 |   1.828 |    2.149 | 
     |          | reg_write_addr[31] ^ |         | 0.051 | 0.001 |   1.829 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.828
= Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |          |                     |         |       |        |  Time   |   Time   | 
     |----------+---------------------+---------+-------+--------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.107 |        |   0.681 |    1.003 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.058 |  0.079 |   0.760 |    1.082 | 
     | U304     | B v -> Y v          | OR2X2   | 0.025 |  0.059 |   0.819 |    1.141 | 
     | U302     | B v -> Y v          | OR2X2   | 0.080 |  0.105 |   0.923 |    1.246 | 
     | U258     | A v -> Y ^          | INVX4   | 0.651 |  0.277 |   1.200 |    1.523 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.168 | -0.003 |   1.197 |    1.520 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.536 |  0.235 |   1.432 |    1.754 | 
     | U381     | B v -> Y v          | AND2X2  | 0.022 |  0.235 |   1.667 |    1.990 | 
     | U380     | A v -> Y ^          | INVX1   | 0.478 |  0.010 |   1.678 |    2.000 | 
     | U574     | C ^ -> Y v          | OAI21X1 | 0.170 |  0.149 |   1.827 |    2.149 | 
     |          | reg_write_addr[7] v |         | 0.170 |  0.001 |   1.828 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.813
= Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.988 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.069 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.126 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.252 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.428 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.486 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.843 | 
     | U619     | C ^ -> Y v           | AOI22X1 | 0.142 | 0.191 |   1.697 |    2.034 | 
     | U297     | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.757 |    2.094 | 
     | U620     | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   1.812 |    2.149 | 
     |          | reg_write_addr[30] ^ |         | 0.054 | 0.001 |   1.813 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.811
= Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.991 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.072 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.128 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.254 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.430 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.488 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.845 | 
     | U569     | C ^ -> Y v          | AOI22X1 | 0.144 | 0.193 |   1.699 |    2.038 | 
     | U274     | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.759 |    2.098 | 
     | U570     | A v -> Y ^          | INVX1   | 0.047 | 0.051 |   1.810 |    2.149 | 
     |          | reg_write_addr[5] ^ |         | 0.047 | 0.001 |   1.811 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.942
= Slack Time                    0.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.362 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.362 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.362 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.495 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.626 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.682 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.724 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.762 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.818 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.885 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.958 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.013 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.072 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.124 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.178 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.238 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.298 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.376 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.428 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.480 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.174 |    1.536 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.590 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.647 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.697 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.749 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.830 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.894 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    1.971 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.027 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.097 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.171 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.871 |    2.233 | 
     | U375                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.046 |   1.917 |    2.279 | 
     | U374                   | A ^ -> Y v   | INVX1   | 0.015 | 0.025 |   1.942 |    2.304 | 
     | \burst_addr_d_reg[30]  | D v          | DFFSR   | 0.015 | 0.000 |   1.942 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.362 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.362 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.362 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.362 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.761
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    1.040 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.121 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.178 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.304 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.480 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.538 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.894 | 
     | U457     | A ^ -> Y ^          | AND2X2  | 0.201 | 0.106 |   1.612 |    2.001 | 
     | U458     | A ^ -> Y v          | INVX1   | 0.010 | 0.075 |   1.687 |    2.076 | 
     | U568     | B v -> Y ^          | NAND2X1 | 0.126 | 0.073 |   1.760 |    2.149 | 
     |          | reg_write_addr[4] ^ |         | 0.126 | 0.001 |   1.761 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.907
= Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.397 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.397 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.397 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.531 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.661 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.717 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.759 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.798 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.853 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    0.920 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    0.993 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.048 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.107 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.159 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.214 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.273 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.334 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.412 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.463 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.515 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.571 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.626 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.682 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.733 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.784 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.865 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    1.930 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.006 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.063 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.132 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.809 |    2.206 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.062 |   1.871 |    2.268 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.021 | 0.036 |   1.907 |    2.304 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.021 | 0.000 |   1.907 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.398 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.398 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.398 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.398 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.750
= Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    1.051 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.132 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.189 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.314 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.490 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.549 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.905 | 
     | U385     | A ^ -> Y ^          | AND2X2  | 0.190 | 0.115 |   1.620 |    2.020 | 
     | U384     | A ^ -> Y v          | INVX1   | 0.011 | 0.072 |   1.693 |    2.092 | 
     | U564     | B v -> Y ^          | NAND2X1 | 0.101 | 0.057 |   1.749 |    2.149 | 
     |          | reg_write_addr[3] ^ |         | 0.101 | 0.001 |   1.750 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.847
= Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.138 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.274 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.343 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.998 |    1.454 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.526 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    1.789 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.084 | 0.120 |   1.452 |    1.909 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.051 | 0.080 |   1.532 |    1.989 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.058 | 0.081 |   1.613 |    2.070 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.063 | 0.086 |   1.699 |    2.156 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.073 | 0.062 |   1.761 |    2.218 | 
     | U548                           | A ^ -> Y ^       | XNOR2X1 | 0.056 | 0.054 |   1.815 |    2.272 | 
     | U549                           | B ^ -> Y v       | MUX2X1  | 0.021 | 0.032 |   1.847 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.021 | 0.000 |   1.847 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.457 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.457 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.825
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.479 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.479 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.479 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.612 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.743 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.799 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.841 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.879 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    0.934 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.002 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.074 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.129 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.188 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.241 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.295 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.355 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.415 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.493 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.545 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.597 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.652 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.707 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.763 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.814 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.866 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    1.947 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.011 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.088 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.144 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.735 |    2.214 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.044 | 0.056 |   1.791 |    2.270 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.023 | 0.035 |   1.825 |    2.304 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.023 | 0.000 |   1.825 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.479 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.479 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.479 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.479 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.787
= Slack Time                    0.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.198 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.335 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.044 | 0.069 |   0.886 |    1.404 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.135 | 0.111 |   0.997 |    1.515 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.024 | 0.071 |   1.069 |    1.586 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.393 | 0.263 |   1.332 |    1.849 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.084 | 0.120 |   1.452 |    1.969 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.051 | 0.080 |   1.532 |    2.049 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.058 | 0.081 |   1.613 |    2.131 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.013 | 0.086 |   1.699 |    2.216 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.051 | 0.054 |   1.753 |    2.270 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.020 | 0.034 |   1.787 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.020 | 0.000 |   1.787 |    2.304 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.517 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.517 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.517 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.517 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.629
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.172 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.253 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.310 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.435 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.611 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.670 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.505 |    2.026 | 
     | U566     | A ^ -> Y ^          | AND2X2 | 0.227 | 0.123 |   1.628 |    2.149 | 
     |          | reg_write_addr[1] ^ |        | 0.227 | 0.001 |   1.629 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.629
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.172 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.253 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.310 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.436 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.612 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.670 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.506 |    2.026 | 
     | U567     | A ^ -> Y ^          | AND2X2 | 0.220 | 0.123 |   1.629 |    2.149 | 
     |          | reg_write_addr[2] ^ |        | 0.220 | 0.001 |   1.629 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.622
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.180 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.261 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.317 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.443 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.619 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.677 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.506 |    2.034 | 
     | U565     | A ^ -> Y ^          | AND2X2 | 0.223 | 0.115 |   1.621 |    2.149 | 
     |          | reg_write_addr[0] ^ |        | 0.223 | 0.001 |   1.622 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.749
= Slack Time                    0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.107 |       |   0.681 |    1.236 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.174 | 0.137 |   0.817 |    1.372 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.044 | 0.069 |   0.886 |    1.441 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.135 | 0.111 |   0.998 |    1.553 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.024 | 0.071 |   1.069 |    1.624 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.393 | 0.263 |   1.332 |    1.887 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.084 | 0.120 |   1.452 |    2.007 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.051 | 0.080 |   1.532 |    2.087 | 
     | \intadd_0/U3                   | C ^ -> YS v      | FAX1   | 0.047 | 0.110 |   1.642 |    2.197 | 
     | U542                           | B v -> Y ^       | MUX2X1 | 0.061 | 0.069 |   1.711 |    2.266 | 
     | U543                           | A ^ -> Y v       | INVX1  | 0.021 | 0.038 |   1.749 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v              | DFFSR  | 0.021 | 0.000 |   1.749 |    2.304 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.555 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.555 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.555 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.555 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.735
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.569 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.569 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.569 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.702 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.832 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.889 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.931 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    0.969 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.024 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.092 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.164 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.219 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.278 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.331 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.385 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.445 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.505 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.583 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.635 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.687 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.742 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.797 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.853 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.904 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    1.956 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.036 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.101 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.178 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.665 |    2.234 | 
     | U369                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.045 |   1.710 |    2.279 | 
     | U368                   | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   1.735 |    2.304 | 
     | \burst_addr_d_reg[27]  | D v          | DFFSR   | 0.014 | 0.000 |   1.735 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.569 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.569 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (v) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.311
- Arrival Time                  1.732
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  v |         | 0.073 |       |   0.651 |    1.230 | 
     | U511                           | A v -> Y v       | AND2X2  | 0.104 | 0.115 |   0.766 |    1.344 | 
     | U267                           | B v -> Y v       | AND2X2  | 0.039 | 0.087 |   0.853 |    1.431 | 
     | U448                           | A v -> Y ^       | INVX1   | 0.193 | 0.147 |   0.999 |    1.578 | 
     | U234                           | B ^ -> Y ^       | OR2X2   | 0.041 | 0.065 |   1.065 |    1.643 | 
     | U510                           | A ^ -> Y v       | INVX1   | 0.253 | 0.185 |   1.250 |    1.828 | 
     | U539                           | C v -> Y ^       | AOI21X1 | 0.045 | 0.095 |   1.345 |    1.924 | 
     | U452                           | A ^ -> Y ^       | BUFX2   | 0.168 | 0.135 |   1.480 |    2.058 | 
     | U451                           | A ^ -> Y v       | INVX1   | 0.024 | 0.080 |   1.560 |    2.138 | 
     | U379                           | A v -> Y v       | AND2X2  | 0.007 | 0.039 |   1.599 |    2.177 | 
     | U378                           | A v -> Y ^       | INVX1   | 0.478 | 0.004 |   1.603 |    2.182 | 
     | U546                           | C ^ -> Y v       | OAI21X1 | 0.146 | 0.129 |   1.732 |    2.311 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.146 | 0.000 |   1.732 |    2.311 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.578 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.578 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.685
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.619 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.619 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.619 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.752 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.882 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    0.939 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    0.981 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.019 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.074 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.142 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.214 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.269 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.328 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.381 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.435 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.495 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.555 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.633 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.685 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.737 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.792 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.847 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.903 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    1.954 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.006 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.086 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.151 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.609 |    2.228 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.048 |   1.657 |    2.276 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.020 | 0.028 |   1.685 |    2.304 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.020 | 0.000 |   1.685 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.619 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.619 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.619 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.619 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.677
= Slack Time                    0.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.308 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.445 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.514 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.998 |    1.625 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.696 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    1.959 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.092 | 0.127 |   1.459 |    2.086 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.101 | 0.114 |   1.573 |    2.200 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.066 |   1.639 |    2.266 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.023 | 0.038 |   1.677 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.023 | 0.000 |   1.677 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.627 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.627 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.634
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.354 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.490 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.547 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.594 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.721 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    1.863 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    1.953 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.048 | 
     | \intadd_1/U2                    | C v -> YC v      | FAX1    | 0.048 | 0.099 |   1.474 |    2.147 | 
     | U532                            | A v -> Y ^       | XOR2X1  | 0.072 | 0.059 |   1.533 |    2.206 | 
     | U533                            | A ^ -> Y ^       | XNOR2X1 | 0.059 | 0.059 |   1.592 |    2.265 | 
     | U534                            | A ^ -> Y v       | MUX2X1  | 0.068 | 0.042 |   1.633 |    2.306 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.068 | 0.000 |   1.634 |    2.307 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.625
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.360 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.497 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.566 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.997 |    1.677 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.749 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    2.011 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.092 | 0.127 |   1.459 |    2.138 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.101 | 0.114 |   1.573 |    2.253 | 
     | U550                           | A v -> Y v       | XNOR2X1 | 0.028 | 0.052 |   1.625 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.028 | 0.000 |   1.625 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.680 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.680 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.680 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.680 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.608
= Slack Time                    0.696
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.696 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.696 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.696 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    0.829 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.155 | 0.130 |   0.264 |    0.960 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.026 | 0.056 |   0.320 |    1.016 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.362 |    1.058 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.400 |    1.096 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.455 |    1.152 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.523 |    1.219 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.595 |    1.292 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.650 |    1.347 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.709 |    1.406 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.762 |    1.458 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.816 |    1.512 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.876 |    1.572 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   0.936 |    1.632 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.014 |    1.710 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.066 |    1.762 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.118 |    1.814 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.173 |    1.870 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.228 |    1.924 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.284 |    1.981 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.335 |    2.031 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.387 |    2.083 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.468 |    2.164 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.532 |    2.229 | 
     | U365                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.047 |   1.579 |    2.276 | 
     | U364                   | A ^ -> Y v   | INVX1   | 0.019 | 0.028 |   1.608 |    2.304 | 
     | \burst_addr_d_reg[25]  | D v          | DFFSR   | 0.019 | 0.000 |   1.608 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.696 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.696 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.696 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.696 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.349
- Arrival Time                  1.645
= Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.384 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.521 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.578 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.624 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.751 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    1.893 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    1.984 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.078 | 
     | \intadd_1/U2                    | C v -> YS ^      | FAX1    | 0.043 | 0.088 |   1.463 |    2.166 | 
     | U377                            | B ^ -> Y ^       | AND2X2  | 0.105 | 0.040 |   1.503 |    2.206 | 
     | U376                            | A ^ -> Y v       | INVX1   | 0.025 | 0.056 |   1.558 |    2.262 | 
     | U531                            | C v -> Y ^       | OAI21X1 | 0.119 | 0.086 |   1.644 |    2.347 | 
     | \wchaddr_fifo/depth_left_reg[4] | D ^              | DFFSR   | 0.119 | 0.001 |   1.645 |    2.349 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.703 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.703 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.591
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.713 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.713 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.713 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.851 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.926 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.974 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.006 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.054 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.063 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.267 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.467 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.552 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.682 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.752 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.818 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.894 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.938 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    1.974 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.025 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.128 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.189 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.518 |    2.231 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.055 | 0.038 |   1.556 |    2.269 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.019 | 0.035 |   1.591 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.019 | 0.000 |   1.591 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.713 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.713 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.307
- Arrival Time                  1.584
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.723 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.723 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.862 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.937 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    0.984 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.016 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.064 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.074 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.278 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.477 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.563 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.692 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.763 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.828 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.905 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.948 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    1.985 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.036 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.138 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.200 | 
     | U398                           | A ^ -> Y ^   | AND2X2  | 0.024 | 0.043 |   1.519 |    2.242 | 
     | U397                           | A ^ -> Y v   | INVX1   | 0.020 | 0.026 |   1.545 |    2.268 | 
     | U676                           | S v -> Y v   | MUX2X1  | 0.081 | 0.039 |   1.584 |    2.307 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D v          | DFFSR   | 0.081 | 0.000 |   1.584 |    2.307 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.723 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.351
- Arrival Time                  1.602
= Slack Time                    0.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.749 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.749 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.749 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |    0.887 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.214 |    0.963 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.261 |    1.010 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.293 |    1.042 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.341 |    1.090 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.351 |    1.099 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.555 |    1.303 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.200 |   0.754 |    1.503 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.840 |    1.588 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   0.969 |    1.718 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.039 |    1.788 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.105 |    1.854 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.182 |    1.930 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.225 |    1.974 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.261 |    2.010 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.312 |    2.061 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.415 |    2.164 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.476 |    2.225 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.518 |    2.267 | 
     | U674                           | B v -> Y ^   | MUX2X1  | 0.088 | 0.083 |   1.602 |    2.351 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D ^          | DFFSR   | 0.088 | 0.000 |   1.602 |    2.351 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.749 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.749 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.749 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.749 | 
     +---------------------------------------------------------------------------------------+ 

