// ax register
#define ORDER_PP_SYM_rax(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rax 64
#define PPASM_REGISTER_INDEX_rax 0
#define PPASM_REGISTER_BLOCK_rax 0

#define ORDER_PP_SYM_eax(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_eax 32
#define PPASM_REGISTER_INDEX_eax 0
#define PPASM_REGISTER_BLOCK_eax 0

// bx register
#define ORDER_PP_SYM_rbx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rbx 64
#define PPASM_REGISTER_INDEX_rbx 3
#define PPASM_REGISTER_BLOCK_rbx 0

#define ORDER_PP_SYM_ebx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_ebx 32
#define PPASM_REGISTER_INDEX_ebx 3
#define PPASM_REGISTER_BLOCK_ebx 0

// cx register
#define ORDER_PP_SYM_rcx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rcx 64
#define PPASM_REGISTER_INDEX_rcx 1
#define PPASM_REGISTER_BLOCK_rcx 0

#define ORDER_PP_SYM_ecx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_ecx 32
#define PPASM_REGISTER_INDEX_ecx 1
#define PPASM_REGISTER_BLOCK_ecx 0

// dx register
#define ORDER_PP_SYM_rdx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rdx 64
#define PPASM_REGISTER_INDEX_rdx 2
#define PPASM_REGISTER_BLOCK_rdx 0

#define ORDER_PP_SYM_edx(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_edx 32
#define PPASM_REGISTER_INDEX_edx 2
#define PPASM_REGISTER_BLOCK_edx 0

// sp register
#define ORDER_PP_SYM_rsp(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rsp 64
#define PPASM_REGISTER_INDEX_rsp 4
#define PPASM_REGISTER_BLOCK_rsp 0

#define ORDER_PP_SYM_esp(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_esp 32
#define PPASM_REGISTER_INDEX_esp 4
#define PPASM_REGISTER_BLOCK_esp 0

// bp register
#define ORDER_PP_SYM_rbp(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rbp 64
#define PPASM_REGISTER_INDEX_rbp 5
#define PPASM_REGISTER_BLOCK_rbp 0

#define ORDER_PP_SYM_ebp(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_ebp 32
#define PPASM_REGISTER_INDEX_ebp 5
#define PPASM_REGISTER_BLOCK_rbp 0

// si register
#define ORDER_PP_SYM_rsi(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rsi 64
#define PPASM_REGISTER_INDEX_rsi 6
#define PPASM_REGISTER_BLOCK_rsi 0

#define ORDER_PP_SYM_esi(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_esi 32
#define PPASM_REGISTER_INDEX_esi 5
#define PPASM_REGISTER_BLOCK_esi 0

// di register
#define ORDER_PP_SYM_rdi(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_rdi 64
#define PPASM_REGISTER_INDEX_rdi 7
#define PPASM_REGISTER_BLOCK_rdi 0

#define ORDER_PP_SYM_edi(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_edi 32
#define PPASM_REGISTER_INDEX_edi 7
#define PPASM_REGISTER_BLOCK_edi 0


// r8 register
#define ORDER_PP_SYM_r8(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r8 64
#define PPASM_REGISTER_INDEX_r8 0
#define PPASM_REGISTER_BLOCK_r8 1

#define ORDER_PP_SYM_r8d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r8d 32
#define PPASM_REGISTER_INDEX_r8d 0
#define PPASM_REGISTER_BLOCK_r8d 1

// r9 register
#define ORDER_PP_SYM_r9(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r9 64
#define PPASM_REGISTER_INDEX_r9 1
#define PPASM_REGISTER_BLOCK_r9 1

#define ORDER_PP_SYM_r9d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r9d 32
#define PPASM_REGISTER_INDEX_r9d 1
#define PPASM_REGISTER_BLOCK_r9d 1

// r10 register
#define ORDER_PP_SYM_r10(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r10 64
#define PPASM_REGISTER_INDEX_r10 2
#define PPASM_REGISTER_BLOCK_r10 1

#define ORDER_PP_SYM_r10d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r10d 32
#define PPASM_REGISTER_INDEX_r10d 2
#define PPASM_REGISTER_BLOCK_r10d 1

// r11 register
#define ORDER_PP_SYM_r11(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r11 64
#define PPASM_REGISTER_INDEX_r11 3
#define PPASM_REGISTER_BLOCK_r11 1

#define ORDER_PP_SYM_r11d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r11d 32
#define PPASM_REGISTER_INDEX_r11d 3
#define PPASM_REGISTER_BLOCK_r11d 1

// r12 register
#define ORDER_PP_SYM_r12(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r12 64
#define PPASM_REGISTER_INDEX_r12 4
#define PPASM_REGISTER_BLOCK_r12 1

#define ORDER_PP_SYM_r12d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r12d 32
#define PPASM_REGISTER_INDEX_r12d 4
#define PPASM_REGISTER_BLOCK_r12d 1

// r13 register
#define ORDER_PP_SYM_r13(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r13 64
#define PPASM_REGISTER_INDEX_r13 5
#define PPASM_REGISTER_BLOCK_r13 1

#define ORDER_PP_SYM_r13d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r13d 32
#define PPASM_REGISTER_INDEX_r13d 5
#define PPASM_REGISTER_BLOCK_r13d 1

// r14 register
#define ORDER_PP_SYM_r14(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r14 64
#define PPASM_REGISTER_INDEX_r14 6
#define PPASM_REGISTER_BLOCK_r14 1

#define ORDER_PP_SYM_r14d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r14d 32
#define PPASM_REGISTER_INDEX_r14d 6
#define PPASM_REGISTER_BLOCK_r14d 1

// r15 register
#define ORDER_PP_SYM_r15(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r15 64
#define PPASM_REGISTER_INDEX_r15 7
#define PPASM_REGISTER_BLOCK_r15 1

#define ORDER_PP_SYM_r15d(...) __VA_ARGS__
#define PPASM_REGISTER_SIZE_r15d 32
#define PPASM_REGISTER_INDEX_r15d 7
#define PPASM_REGISTER_BLOCK_r15d 1
