#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 24 12:00:53 2020
# Process ID: 6978
# Current directory: /home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.runs/synth_1
# Command line: vivado -log counter_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_top.tcl
# Log file: /home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.runs/synth_1/counter_top.vds
# Journal file: /home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter_top.tcl -notrace
Command: synth_design -top counter_top -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7009 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.199 ; gain = 215.504 ; free physical = 22360 ; free virtual = 55596
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_top' [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/counter_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'inc_counter' [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/inc_counter.v:4]
WARNING: [Synth 8-5788] Register waiting_reg in module inc_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/inc_counter.v:21]
WARNING: [Synth 8-5788] Register inc_count_reg in module inc_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/inc_counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'inc_counter' (1#1) [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/inc_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'dec_counter' [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/dec_counter.v:4]
WARNING: [Synth 8-5788] Register waiting_reg in module dec_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/dec_counter.v:21]
WARNING: [Synth 8-5788] Register dec_count_reg in module dec_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/dec_counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dec_counter' (2#1) [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/dec_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter_top' (3#1) [/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/counter_top.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.949 ; gain = 277.254 ; free physical = 22370 ; free virtual = 55673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.918 ; gain = 280.223 ; free physical = 22325 ; free virtual = 55644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.828 ; gain = 297.133 ; free physical = 22333 ; free virtual = 55632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1847.836 ; gain = 305.141 ; free physical = 22296 ; free virtual = 55595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inc_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module dec_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/waiting_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/waiting_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_inc_counter/inc_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_dec_counter/dec_count_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21791 ; free virtual = 55113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21791 ; free virtual = 55112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21791 ; free virtual = 55113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.250 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2554.258 ; gain = 1011.555 ; free physical = 21785 ; free virtual = 55112
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.516 ; gain = 0.000 ; free physical = 21718 ; free virtual = 55081
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.516 ; gain = 0.000 ; free physical = 21583 ; free virtual = 54964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:54 . Memory (MB): peak = 2560.516 ; gain = 1041.754 ; free physical = 21714 ; free virtual = 55102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.516 ; gain = 0.000 ; free physical = 21714 ; free virtual = 55102
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.runs/synth_1/counter_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_top_utilization_synth.rpt -pb counter_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 12:02:55 2020...
