<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3493' type='bool llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7834' u='c' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8648' u='c' c='_ZNK4llvm16SITargetLowering26performUCharToFloatCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10211' u='c' c='_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12471' u='c' c='_ZNK4llvm17PPCTargetLowering22ConvertSETCCToSubtractEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14554' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43054' u='c' c='_ZL24combineShiftRightLogicalPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43500' u='c' c='_ZL19combineVectorInsertPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
