Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Fri Jan 23 18:11:53 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.001        0.000                      0                 1265        0.049        0.000                      0                 1265        4.427        0.000                       0                   518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.001        0.000                      0                 1265        0.049        0.000                      0                 1265        4.427        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_HFF2_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_GFF2_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 5.148ns (75.620%)  route 1.660ns (24.380%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.314     6.889    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y38          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 5.148ns (75.620%)  route 1.660ns (24.380%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.314     6.889    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y38          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  3.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln36_reg_1161_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_reg_235_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y46          FDRE                                         r  bd_0_i/hls_inst/inst/add_ln36_reg_1161_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/add_ln36_reg_1161_reg[8]/Q
                         net (fo=1, routed)           0.062     0.115    bd_0_i/hls_inst/inst/add_ln36_reg_1161[8]
    SLICE_X3Y46          FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_235_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y46          FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_235_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X3Y46          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_1_reg_235_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln45_reg_1184_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_2_reg_258_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y46          FDRE                                         r  bd_0_i/hls_inst/inst/add_ln45_reg_1184_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/add_ln45_reg_1184_reg[1]/Q
                         net (fo=1, routed)           0.063     0.116    bd_0_i/hls_inst/inst/add_ln45_reg_1184[1]
    SLICE_X1Y46          FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_258_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y46          FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_258_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X1Y46          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_2_reg_258_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_36/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.301%)  route 0.067ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y40          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/Q
                         net (fo=2, routed)           0.067     0.118    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35_n_3
    SLICE_X1Y40          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_36/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y40          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_36/C
                         clock pessimism              0.000     0.019    
    SLICE_X1Y40          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_36
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.833%)  route 0.043ns (41.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X3Y43          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[11]/Q
                         net (fo=2, routed)           0.027     0.079    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[11]
    SLICE_X3Y43          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.101 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[12]_i_1/O
                         net (fo=1, routed)           0.016     0.117    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[12]_i_1_n_3
    SLICE_X3Y43          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X3Y43          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X3Y43          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X3Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp[0]
    SLICE_X3Y41          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.111 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.006     0.117    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp[1]_i_1_n_3
    SLICE_X3Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.018     0.018    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X3Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X3Y41          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.271%)  route 0.044ns (41.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X7Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[7]/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[7]
    SLICE_X7Y41          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.101 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[8]_i_1/O
                         net (fo=1, routed)           0.016     0.117    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[8]_i_1_n_3
    SLICE_X7Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.018     0.018    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X7Y41          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y41          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln11_reg_1080_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_130_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.185%)  route 0.070ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y50          FDRE                                         r  bd_0_i/hls_inst/inst/add_ln11_reg_1080_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln11_reg_1080_reg[5]/Q
                         net (fo=1, routed)           0.070     0.121    bd_0_i/hls_inst/inst/add_ln11_reg_1080[5]
    SLICE_X1Y50          FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_130_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y50          FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_130_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X1Y50          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_fu_130_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_130_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1085_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.241%)  route 0.072ns (64.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y49          FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_130_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/i_fu_130_reg[2]/Q
                         net (fo=7, routed)           0.072     0.123    bd_0_i/hls_inst/inst/i_fu_130_reg_n_3_[2]
    SLICE_X1Y49          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1085_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y49          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1085_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X1Y49          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/tmp_4_reg_1085_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y36          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/Q
                         net (fo=1, routed)           0.069     0.121    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23_n_3
    SLICE_X2Y36          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y36          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/C
                         clock pessimism              0.000     0.018    
    SLICE_X2Y36          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.077ns (69.568%)  route 0.034ns (30.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X6Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[19]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[19]
    SLICE_X6Y38          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     0.118 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[20]_i_1/O
                         net (fo=1, routed)           0.006     0.124    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp[20]_i_1_n_3
    SLICE_X6Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X6Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y38          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y1   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y10  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y2   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y3   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y4   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y5   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y6   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y7   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y8   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[44]_srl7___ap_CS_fsm_reg_r_37/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[44]_srl7___ap_CS_fsm_reg_r_37/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[36]_srl4___ap_CS_fsm_reg_r_34/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[36]_srl4___ap_CS_fsm_reg_r_34/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[44]_srl7___ap_CS_fsm_reg_r_37/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[44]_srl7___ap_CS_fsm_reg_r_37/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[36]_srl4___ap_CS_fsm_reg_r_34/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y40   bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/r_stage_reg[36]_srl4___ap_CS_fsm_reg_r_34/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.064ns  (logic 0.064ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X3Y50          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.064    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X3Y50          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.023    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_224_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.391ns  (logic 0.617ns (44.345%)  route 0.774ns (55.655%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y49          FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_224_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  bd_0_i/hls_inst/inst/j_2_reg_224_reg[6]/Q
                         net (fo=3, routed)           0.261     0.392    bd_0_i/hls_inst/inst/j_2_reg_224_reg_n_3_[6]
    SLICE_X1Y48          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     0.456 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.470    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X1Y48          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.264     0.734 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[4]
                         net (fo=2, routed)           0.469     1.203    bd_0_i/hls_inst/inst/add_ln26_fu_486_p2[10]
    SLICE_X3Y49          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.396 r  bd_0_i/hls_inst/inst/A_address0[10]_INST_0/O
                         net (fo=0)                   0.030     1.426    A_address0[10]
                                                                      r  A_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.656ns (48.494%)  route 0.697ns (51.506%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.298     0.867 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[5]
                         net (fo=1, routed)           0.376     1.243    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[11]
    SLICE_X2Y48          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     1.390 r  bd_0_i/hls_inst/inst/A_address0[11]_INST_0/O
                         net (fo=0)                   0.000     1.390    A_address0[11]
                                                                      r  A_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.680ns (51.879%)  route 0.631ns (48.121%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.299     0.868 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[7]
                         net (fo=1, routed)           0.278     1.146    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[13]
    SLICE_X2Y48          LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.170     1.316 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0/O
                         net (fo=0)                   0.032     1.348    A_address0[13]
                                                                      r  A_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.208ns  (logic 0.572ns (47.361%)  route 0.636ns (52.639%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.281     0.850 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[6]
                         net (fo=1, routed)           0.285     1.135    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[12]
    SLICE_X2Y48          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.215 r  bd_0_i/hls_inst/inst/A_address0[12]_INST_0/O
                         net (fo=0)                   0.030     1.245    A_address0[12]
                                                                      r  A_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.505ns (43.657%)  route 0.652ns (56.343%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.167     0.736 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[2]
                         net (fo=1, routed)           0.298     1.034    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[8]
    SLICE_X2Y48          LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     1.161 r  bd_0_i/hls_inst/inst/A_address0[8]_INST_0/O
                         net (fo=0)                   0.033     1.194    A_address0[8]
                                                                      r  A_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.449ns (40.630%)  route 0.656ns (59.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y47          FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/j_fu_134_reg[5]/Q
                         net (fo=4, routed)           0.176     0.310    bd_0_i/hls_inst/inst/tmp_U/Q[5]
    SLICE_X5Y47          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.488 f  bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.108     0.596    bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_2_n_3
    SLICE_X5Y47          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     0.634 f  bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.342     0.976    bd_0_i/hls_inst/inst/tmp_U_n_3
    SLICE_X3Y50          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.112 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.030     1.142    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.449ns (40.630%)  route 0.656ns (59.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y47          FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/j_fu_134_reg[5]/Q
                         net (fo=4, routed)           0.176     0.310    bd_0_i/hls_inst/inst/tmp_U/Q[5]
    SLICE_X5Y47          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.488 f  bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.108     0.596    bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_2_n_3
    SLICE_X5Y47          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     0.634 f  bd_0_i/hls_inst/inst/tmp_U/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.342     0.976    bd_0_i/hls_inst/inst/tmp_U_n_3
    SLICE_X3Y50          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.112 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.030     1.142    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.098ns  (logic 0.481ns (43.817%)  route 0.617ns (56.183%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.121     0.690 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[1]
                         net (fo=1, routed)           0.296     0.986    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[7]
    SLICE_X2Y48          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.135 r  bd_0_i/hls_inst/inst/A_address0[7]_INST_0/O
                         net (fo=0)                   0.000     1.135    A_address0[7]
                                                                      r  A_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.502ns (46.840%)  route 0.570ns (53.160%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.175     0.744 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[3]
                         net (fo=1, routed)           0.249     0.993    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[9]
    SLICE_X3Y49          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     1.109 r  bd_0_i/hls_inst/inst/A_address0[9]_INST_0/O
                         net (fo=0)                   0.000     1.109    A_address0[9]
                                                                      r  A_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.069ns  (logic 0.416ns (38.924%)  route 0.653ns (61.076%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y48          FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/j_1_reg_201_reg[6]/Q
                         net (fo=3, routed)           0.307     0.439    bd_0_i/hls_inst/inst/j_1_reg_201_reg_n_3_[6]
    SLICE_X1Y49          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     0.555 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.014     0.569    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X1Y49          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.070     0.639 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[0]
                         net (fo=1, routed)           0.300     0.939    bd_0_i/hls_inst/inst/add_ln17_2_fu_322_p2[6]
    SLICE_X2Y48          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     1.074 r  bd_0_i/hls_inst/inst/A_address0[6]_INST_0/O
                         net (fo=0)                   0.032     1.106    A_address0[6]
                                                                      r  A_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y47          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[4]/Q
                         net (fo=0)                   0.000     0.050    C_address0[4]
                                                                      r  C_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y46          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=11, unset)           0.000     0.051    C_ce0
                                                                      r  C_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y46          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=11, unset)           0.000     0.051    C_we0
                                                                      r  C_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y47          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[13]/Q
                         net (fo=0)                   0.000     0.051    C_address0[13]
                                                                      r  C_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y48          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[5]/Q
                         net (fo=0)                   0.000     0.051    C_address0[5]
                                                                      r  C_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y46          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[6]/Q
                         net (fo=0)                   0.000     0.051    C_address0[6]
                                                                      r  C_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y46          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[7]/Q
                         net (fo=0)                   0.000     0.051    C_address0[7]
                                                                      r  C_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y46          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln46_1_reg_1189_reg[8]/Q
                         net (fo=0)                   0.000     0.051    C_address0[8]
                                                                      r  C_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/Q
                         net (fo=0)                   0.000     0.051    C_d0[0]
                                                                      r  C_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/Q
                         net (fo=0)                   0.000     0.051    C_d0[10]
                                                                      r  C_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.063ns  (logic 0.586ns (55.143%)  route 0.477ns (44.857%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.345     0.889    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     1.005 r  bd_0_i/hls_inst/inst/empty_reg_212[10]_i_1/O
                         net (fo=1, routed)           0.058     1.063    bd_0_i/hls_inst/inst/empty_reg_212[10]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[10]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.583ns (55.172%)  route 0.474ns (44.828%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.341     0.885    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.998 r  bd_0_i/hls_inst/inst/empty_reg_212[14]_i_1/O
                         net (fo=1, routed)           0.059     1.057    bd_0_i/hls_inst/inst/empty_reg_212[14]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[14]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.585ns (55.536%)  route 0.468ns (44.464%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.336     0.880    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     0.995 r  bd_0_i/hls_inst/inst/empty_reg_212[8]_i_1/O
                         net (fo=1, routed)           0.058     1.053    bd_0_i/hls_inst/inst/empty_reg_212[8]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[8]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.612ns (58.377%)  route 0.436ns (41.623%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.336     0.880    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     1.022 r  bd_0_i/hls_inst/inst/empty_reg_212[9]_i_1/O
                         net (fo=1, routed)           0.026     1.048    bd_0_i/hls_inst/inst/empty_reg_212[9]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[9]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.606ns (57.897%)  route 0.441ns (42.103%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.345     0.889    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.025 r  bd_0_i/hls_inst/inst/empty_reg_212[11]_i_1/O
                         net (fo=1, routed)           0.022     1.047    bd_0_i/hls_inst/inst/empty_reg_212[11]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[11]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.605ns (58.023%)  route 0.438ns (41.977%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.341     0.885    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X8Y45          LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     1.020 r  bd_0_i/hls_inst/inst/empty_reg_212[15]_i_1/O
                         net (fo=1, routed)           0.023     1.043    bd_0_i/hls_inst/inst/empty_reg_212[15]_i_1_n_3
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y45          FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.569ns (55.314%)  route 0.460ns (44.686%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     0.544 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[7]
                         net (fo=24, routed)          0.328     0.872    bd_0_i/hls_inst/inst/tmp_3_fu_428_p3
    SLICE_X10Y45         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.971 r  bd_0_i/hls_inst/inst/empty_reg_212[12]_i_1/O
                         net (fo=1, routed)           0.058     1.029    bd_0_i/hls_inst/inst/empty_reg_212[12]_i_1_n_3
    SLICE_X10Y45         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y45         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[12]/C

Slack:                    inf
  Source:                 A_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.529ns (51.774%)  route 0.493ns (48.226%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[0]
    SLICE_X7Y44          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/empty_reg_212[22]_i_40/O
                         net (fo=1, routed)           0.011     0.075    bd_0_i/hls_inst/inst/empty_reg_212[22]_i_40_n_3
    SLICE_X7Y44          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     0.313 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028     0.341    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_24_n_3
    SLICE_X7Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.364 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.028     0.392    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_14_n_3
    SLICE_X7Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     0.422 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_5/CO[7]
                         net (fo=25, routed)          0.367     0.789    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_5_n_3
    SLICE_X10Y46         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     0.963 r  bd_0_i/hls_inst/inst/empty_reg_212[18]_i_1/O
                         net (fo=1, routed)           0.059     1.022    bd_0_i/hls_inst/inst/empty_reg_212[18]_i_1_n_3
    SLICE_X10Y46         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y46         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[18]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.557ns (54.877%)  route 0.458ns (45.123%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[1]
    SLICE_X9Y44          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.063 r  bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9/O
                         net (fo=1, routed)           0.018     0.081    bd_0_i/hls_inst/inst/empty_reg_212[7]_i_9_n_3
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     0.319 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.347    bd_0_i/hls_inst/inst/empty_reg_212_reg[7]_i_2_n_3
    SLICE_X9Y45          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     0.370 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     0.398    bd_0_i/hls_inst/inst/empty_reg_212_reg[15]_i_2_n_3
    SLICE_X9Y46          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     0.495 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4/O[1]
                         net (fo=1, routed)           0.362     0.857    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_4_n_17
    SLICE_X10Y46         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.993 r  bd_0_i/hls_inst/inst/empty_reg_212[17]_i_1/O
                         net (fo=1, routed)           0.022     1.015    bd_0_i/hls_inst/inst/empty_reg_212[17]_i_1_n_3
    SLICE_X10Y46         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y46         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[17]/C

Slack:                    inf
  Source:                 A_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/empty_reg_212_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.529ns (52.134%)  route 0.486ns (47.866%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_q0[0]
    SLICE_X7Y44          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/empty_reg_212[22]_i_40/O
                         net (fo=1, routed)           0.011     0.075    bd_0_i/hls_inst/inst/empty_reg_212[22]_i_40_n_3
    SLICE_X7Y44          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     0.313 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028     0.341    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_24_n_3
    SLICE_X7Y45          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     0.364 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.028     0.392    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_14_n_3
    SLICE_X7Y46          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     0.422 r  bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_5/CO[7]
                         net (fo=25, routed)          0.361     0.783    bd_0_i/hls_inst/inst/empty_reg_212_reg[22]_i_5_n_3
    SLICE_X10Y44         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     0.957 r  bd_0_i/hls_inst/inst/empty_reg_212[4]_i_1/O
                         net (fo=1, routed)           0.058     1.015    bd_0_i/hls_inst/inst/empty_reg_212[4]_i_1_n_3
    SLICE_X10Y44         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y44         FDSE                                         r  bd_0_i/hls_inst/inst/empty_reg_212_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[1]
    SLICE_X5Y40          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X5Y40          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[15]/C

Slack:                    inf
  Source:                 A_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[11] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[11]
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[25]/C

Slack:                    inf
  Source:                 A_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[0] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[0]
    SLICE_X6Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X6Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[14]/C

Slack:                    inf
  Source:                 A_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[2] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[2]
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[16]/C

Slack:                    inf
  Source:                 A_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[3] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[3]
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[17]/C

Slack:                    inf
  Source:                 A_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[4] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[4]
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[18]/C

Slack:                    inf
  Source:                 A_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[5] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[5]
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[19]/C

Slack:                    inf
  Source:                 A_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[7] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[7]
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X2Y38          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[21]/C

Slack:                    inf
  Source:                 A_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[9] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[9]
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X3Y37          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[23]/C

Slack:                    inf
  Source:                 A_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[12] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/A_q0[12]
    SLICE_X2Y39          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/ap_clk
    SLICE_X2Y39          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U1/dividend0_reg[26]/C





