{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@193:203@HdlIdDef", "wire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@191:201", "\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@188:198", "wire [ODW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@196:206", "wire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@190:200", "wire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@194:204", "\nwire [3*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nwire event_data_phase;\nwire err_statistics_reset;\n\nwire lmfc_edge_synced;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n"]], "Diff Content": {"Delete": [[198, "wire event_data_phase;\n"]], "Add": []}}