# Reading pref.tcl
# do counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/danie/Desktop/Code/counter {C:/Users/danie/Desktop/Code/counter/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:30 on Jul 20,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/danie/Desktop/Code/counter" C:/Users/danie/Desktop/Code/counter/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 22:25:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/danie/Desktop/Code/counter {C:/Users/danie/Desktop/Code/counter/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:30 on Jul 20,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/danie/Desktop/Code/counter" C:/Users/danie/Desktop/Code/counter/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 22:25:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:40 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:25:40 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:43 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 22:25:43 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:43 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:25:43 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_counter
# vsim work.tb_counter 
# Start time: 22:25:48 on Jul 20,2024
# Loading sv_std.std
# Loading work.tb_counter
# Loading work.counter
# Loading work.memory
add wave sim:/tb_counter/*
run
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  3.
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:51 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:27:51 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave sim:/tb_counter/counter/*
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0101 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  2.
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0101 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  2.
# Third round of counting on address 0001 done. Final count was  2.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 1020 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:29:53 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:29:53 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  3.
# Fifth round of counting on address 0001 done. Final count was  2.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 1020 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:01 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:36:01 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was 12.
# Fifth round of counting on address 0001 done. Final count was  3.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 940 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:36:49 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:36:49 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  1.
# Fourth round of counting on address 0001 done. Final count was 12.
# Fifth round of counting on address 0001 done. Final count was  3.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 900 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:37:56 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:37:56 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was  7.
# Third round of counting on address 0001 done. Final count was  1.
# Fourth round of counting on address 0001 done. Final count was 12.
# Fifth round of counting on address 0001 done. Final count was  3.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 900 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:25 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:39:25 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  3.
# Fifth round of counting on address 0001 done. Final count was  2.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 1020 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:51 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv 
# -- Compiling module counter
# ** Error: (vlog-13069) C:/Users/danie/Desktop/Code/counter/counter.sv(120): near "cntr_vld_r": syntax error, unexpected IDENTIFIER.
# ** Error: (vlog-13069) C:/Users/danie/Desktop/Code/counter/counter.sv(125): near "end": syntax error, unexpected end.
# End time: 22:49:51 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:51 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/tb_counter.sv 
# -- Compiling module tb_counter
# 
# Top level modules:
# 	tb_counter
# End time: 22:49:51 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:50:05 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 22:50:05 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_counter
# Loading work.counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was  2.
# Fourth round of counting on address 0001 done. Final count was  3.
# Fifth round of counting on address 0001 done. Final count was  2.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 1020 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:38 on Jul 20,2024
# vlog -reportprogress 300 -work work C:/Users/danie/Desktop/Code/counter/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:00:38 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.counter
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Waiting for init phase.
# Init done!
# First round of counting on address 0000 done. Final count was  5.
# Second round of counting on address 0001 done. Final count was 10.
# Third round of counting on address 0001 done. Final count was 12.
# Fourth round of counting on address 0001 done. Final count was 14.
# Fifth round of counting on address 0001 done. Final count was  0.
# ** Note: $stop    : C:/Users/danie/Desktop/Code/counter/tb_counter.sv(94)
#    Time: 1020 ns  Iteration: 0  Instance: /tb_counter
# Break in Module tb_counter at C:/Users/danie/Desktop/Code/counter/tb_counter.sv line 94
# End time: 23:00:59 on Jul 20,2024, Elapsed time: 0:35:11
# Errors: 0, Warnings: 0
