$date
	Sun Oct 23 04:37:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#548129
b11 !
1"
#548130
b11 &
b11 %
1$
#548131
0"
#548134
b1010 &
b1010 %
#548138
b101 &
b101 %
#548142
b10000 &
b10000 %
#548146
b1000 &
b1000 %
#548150
b100 &
b100 %
#548154
b10 &
b10 %
#548158
b1 &
1#
b1 %
#548162
b0 &
b0 %
0#
0$
#1525884
b11000 !
1"
#1525886
b11000 &
b11000 %
1$
#1525887
0"
#1525890
b1100 &
b1100 %
#1525894
b110 &
b110 %
#1525898
b11 &
b11 %
#1525902
b1010 &
b1010 %
#1525906
b101 &
b101 %
#1525910
b10000 &
b10000 %
#1525914
b1000 &
b1000 %
#1525918
b100 &
b100 %
#1525922
b10 &
b10 %
#1525926
b1 &
1#
b1 %
#1525930
b0 &
b0 %
0#
0$
#2611189
b11010 !
1"
#2611190
b11010 &
b11010 %
1$
#2611191
0"
#2611194
b1101 &
b1101 %
#2611198
b101000 &
b101000 %
#2611202
b10100 &
b10100 %
#2611206
b1010 &
b1010 %
#2611210
b101 &
b101 %
#2611214
b10000 &
b10000 %
#2611218
b1000 &
b1000 %
#2611222
b100 &
b100 %
#2611226
b10 &
b10 %
#2611230
b1 &
1#
b1 %
#2611234
b0 &
b0 %
0#
0$
#4500012
