
output/kernel8.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000080000 <__start>:
   80000:	580000c1 	ldr	x1, 80018 <halt+0xc>
   80004:	9100003f 	mov	sp, x1
   80008:	94000086 	bl	80220 <main>

000000000008000c <halt>:
   8000c:	d503205f 	wfe
   80010:	17ffffff 	b	8000c <halt>
   80014:	00000000 	.word	0x00000000
   80018:	00083270 	.word	0x00083270
   8001c:	00000000 	.word	0x00000000

0000000000080020 <uart_init>:
   80020:	f81f0ff3 	str	x19, [sp, #-16]!
   80024:	d28a0080 	mov	x0, #0x5004                	// #20484
   80028:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   8002c:	b9400001 	ldr	w1, [x0]
   80030:	d28a0080 	mov	x0, #0x5004                	// #20484
   80034:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80038:	32000021 	orr	w1, w1, #0x1
   8003c:	b9000001 	str	w1, [x0]
   80040:	d28a0c00 	mov	x0, #0x5060                	// #20576
   80044:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80048:	b900001f 	str	wzr, [x0]
   8004c:	d28a0980 	mov	x0, #0x504c                	// #20556
   80050:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80054:	52800061 	mov	w1, #0x3                   	// #3
   80058:	b9000001 	str	w1, [x0]
   8005c:	d28a0a00 	mov	x0, #0x5050                	// #20560
   80060:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80064:	b900001f 	str	wzr, [x0]
   80068:	d28a0880 	mov	x0, #0x5044                	// #20548
   8006c:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80070:	b900001f 	str	wzr, [x0]
   80074:	d28a0900 	mov	x0, #0x5048                	// #20552
   80078:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   8007c:	528018c1 	mov	w1, #0xc6                  	// #198
   80080:	b9000001 	str	w1, [x0]
   80084:	d28a0d00 	mov	x0, #0x5068                	// #20584
   80088:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   8008c:	528021c1 	mov	w1, #0x10e                 	// #270
   80090:	b9000001 	str	w1, [x0]
   80094:	d2800080 	mov	x0, #0x4                   	// #4
   80098:	f2a7e400 	movk	x0, #0x3f20, lsl #16
   8009c:	b9400013 	ldr	w19, [x0]
   800a0:	120e6673 	and	w19, w19, #0xfffc0fff
   800a4:	52840000 	mov	w0, #0x2000                	// #8192
   800a8:	72a00020 	movk	w0, #0x1, lsl #16
   800ac:	2a000273 	orr	w19, w19, w0
   800b0:	d2800080 	mov	x0, #0x4                   	// #4
   800b4:	f2a7e400 	movk	x0, #0x3f20, lsl #16
   800b8:	b9000013 	str	w19, [x0]
   800bc:	d2801280 	mov	x0, #0x94                  	// #148
   800c0:	f2a7e400 	movk	x0, #0x3f20, lsl #16
   800c4:	b900001f 	str	wzr, [x0]
   800c8:	528012d3 	mov	w19, #0x96                  	// #150
   800cc:	14000002 	b	800d4 <uart_init+0xb4>
   800d0:	d503201f 	nop
   800d4:	2a1303e0 	mov	w0, w19
   800d8:	51000413 	sub	w19, w0, #0x1
   800dc:	7100001f 	cmp	w0, #0x0
   800e0:	54ffff81 	b.ne	800d0 <uart_init+0xb0>  // b.any
   800e4:	d2801300 	mov	x0, #0x98                  	// #152
   800e8:	f2a7e400 	movk	x0, #0x3f20, lsl #16
   800ec:	52980001 	mov	w1, #0xc000                	// #49152
   800f0:	b9000001 	str	w1, [x0]
   800f4:	528012d3 	mov	w19, #0x96                  	// #150
   800f8:	14000002 	b	80100 <uart_init+0xe0>
   800fc:	d503201f 	nop
   80100:	2a1303e0 	mov	w0, w19
   80104:	51000413 	sub	w19, w0, #0x1
   80108:	7100001f 	cmp	w0, #0x0
   8010c:	54ffff81 	b.ne	800fc <uart_init+0xdc>  // b.any
   80110:	d2801300 	mov	x0, #0x98                  	// #152
   80114:	f2a7e400 	movk	x0, #0x3f20, lsl #16
   80118:	b900001f 	str	wzr, [x0]
   8011c:	d28a0c00 	mov	x0, #0x5060                	// #20576
   80120:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80124:	52800061 	mov	w1, #0x3                   	// #3
   80128:	b9000001 	str	w1, [x0]
   8012c:	d503201f 	nop
   80130:	f84107f3 	ldr	x19, [sp], #16
   80134:	d65f03c0 	ret

0000000000080138 <uart_putc>:
   80138:	d10043ff 	sub	sp, sp, #0x10
   8013c:	39003fe0 	strb	w0, [sp, #15]
   80140:	d503201f 	nop
   80144:	d28a0a80 	mov	x0, #0x5054                	// #20564
   80148:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   8014c:	b9400000 	ldr	w0, [x0]
   80150:	121b0000 	and	w0, w0, #0x20
   80154:	7100001f 	cmp	w0, #0x0
   80158:	54ffff40 	b.eq	80140 <uart_putc+0x8>  // b.none
   8015c:	d28a0800 	mov	x0, #0x5040                	// #20544
   80160:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80164:	39403fe1 	ldrb	w1, [sp, #15]
   80168:	b9000001 	str	w1, [x0]
   8016c:	d503201f 	nop
   80170:	910043ff 	add	sp, sp, #0x10
   80174:	d65f03c0 	ret

0000000000080178 <uart_getc>:
   80178:	d10043ff 	sub	sp, sp, #0x10
   8017c:	d503201f 	nop
   80180:	d28a0a80 	mov	x0, #0x5054                	// #20564
   80184:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   80188:	b9400000 	ldr	w0, [x0]
   8018c:	12000000 	and	w0, w0, #0x1
   80190:	7100001f 	cmp	w0, #0x0
   80194:	54ffff40 	b.eq	8017c <uart_getc+0x4>  // b.none
   80198:	d28a0800 	mov	x0, #0x5040                	// #20544
   8019c:	f2a7e420 	movk	x0, #0x3f21, lsl #16
   801a0:	b9400000 	ldr	w0, [x0]
   801a4:	39003fe0 	strb	w0, [sp, #15]
   801a8:	39403fe0 	ldrb	w0, [sp, #15]
   801ac:	7100341f 	cmp	w0, #0xd
   801b0:	54000060 	b.eq	801bc <uart_getc+0x44>  // b.none
   801b4:	39403fe0 	ldrb	w0, [sp, #15]
   801b8:	14000002 	b	801c0 <uart_getc+0x48>
   801bc:	52800140 	mov	w0, #0xa                   	// #10
   801c0:	910043ff 	add	sp, sp, #0x10
   801c4:	d65f03c0 	ret

00000000000801c8 <uart_puts>:
   801c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   801cc:	910003fd 	mov	x29, sp
   801d0:	f9000fe0 	str	x0, [sp, #24]
   801d4:	1400000c 	b	80204 <uart_puts+0x3c>
   801d8:	f9400fe0 	ldr	x0, [sp, #24]
   801dc:	39400000 	ldrb	w0, [x0]
   801e0:	7100281f 	cmp	w0, #0xa
   801e4:	54000061 	b.ne	801f0 <uart_puts+0x28>  // b.any
   801e8:	528001a0 	mov	w0, #0xd                   	// #13
   801ec:	97ffffd3 	bl	80138 <uart_putc>
   801f0:	f9400fe0 	ldr	x0, [sp, #24]
   801f4:	91000401 	add	x1, x0, #0x1
   801f8:	f9000fe1 	str	x1, [sp, #24]
   801fc:	39400000 	ldrb	w0, [x0]
   80200:	97ffffce 	bl	80138 <uart_putc>
   80204:	f9400fe0 	ldr	x0, [sp, #24]
   80208:	39400000 	ldrb	w0, [x0]
   8020c:	7100001f 	cmp	w0, #0x0
   80210:	54fffe41 	b.ne	801d8 <uart_puts+0x10>  // b.any
   80214:	d503201f 	nop
   80218:	a8c27bfd 	ldp	x29, x30, [sp], #32
   8021c:	d65f03c0 	ret

0000000000080220 <main>:
   80220:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   80224:	910003fd 	mov	x29, sp
   80228:	97ffff7e 	bl	80020 <uart_init>
   8022c:	90000000 	adrp	x0, 80000 <__start>
   80230:	91092000 	add	x0, x0, #0x248
   80234:	97ffffe5 	bl	801c8 <uart_puts>
   80238:	97ffffd0 	bl	80178 <uart_getc>
   8023c:	12001c00 	and	w0, w0, #0xff
   80240:	97ffffbe 	bl	80138 <uart_putc>
   80244:	17fffffd 	b	80238 <main+0x18>

Disassembly of section .rodata:

0000000000080248 <__rodata_start>:
   80248:	74616857 	.word	0x74616857
   8024c:	20736920 	.word	0x20736920
   80250:	74696877 	.word	0x74696877
   80254:	6e612065 	.word	0x6e612065
   80258:	61632064 	.word	0x61632064
   8025c:	2074276e 	.word	0x2074276e
   80260:	6d696c63 	.word	0x6d696c63
   80264:	20612062 	.word	0x20612062
   80268:	65657274 	.word	0x65657274
   8026c:	003f      	.short	0x003f

Disassembly of section .stack:

000000000008026e <__stack_start-0x2>:
	...

0000000000080270 <__stack_start>:
	...
