* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 15 2020 23:04:10

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2632/3520
Used Logic Tile: 368/440
Used IO Cell:    83/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: DEBUG_6_c_c
Clock Source: FIFO_CLK 
Clock Driver: DEBUG_6_c_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1109
Fanout to Tile: 236

Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 374
Fanout to Tile: 108


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 7 7 3 6 0 8 8 2 8 3 7 3 0 0 0 0 0   
19|   0 0 0 0 0 2 7 7 8 8 2 8 8 8 8 8 8 8 2 0 0 0 0 0   
18|   0 0 0 0 0 1 8 7 8 8 8 8 8 8 8 8 7 7 5 0 0 0 0 0   
17|   0 0 0 0 7 8 6 8 8 8 8 8 8 8 8 2 8 8 1 1 0 0 0 0   
16|   0 0 8 0 7 8 8 8 8 8 8 7 8 8 8 6 8 8 5 1 0 2 8 0   
15|   0 8 8 0 7 8 8 8 8 8 8 8 7 8 8 2 6 6 7 5 0 8 8 0   
14|   8 8 8 0 8 8 8 8 8 7 8 8 8 3 8 8 8 8 8 8 0 8 8 0   
13|   7 8 7 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 0   
12|   8 7 8 0 7 8 8 8 8 8 8 7 8 8 8 8 1 3 8 8 0 8 5 2   
11|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 0 8 8 8   
10|   7 8 8 0 8 8 8 8 8 8 8 8 6 8 7 8 8 8 8 8 0 6 2 1   
 9|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 7 0 7 7 2   
 8|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 1 8   
 7|   7 8 8 0 7 8 8 8 8 8 8 8 8 8 8 8 8 8 5 7 0 8 8 7   
 6|   0 8 7 0 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 7 0 6 8 0   
 5|   0 7 8 0 8 8 8 7 8 8 8 8 8 8 8 8 8 8 8 7 0 6 8 0   
 4|   0 0 0 0 8 8 8 8 8 8 8 8 8 7 8 8 7 8 8 1 0 1 0 0   
 3|   0 0 1 0 8 8 7 7 8 8 8 7 8 8 7 8 0 0 0 0 0 0 0 0   
 2|   0 0 2 0 1 7 8 8 7 7 7 7 7 8 7 8 7 1 0 0 0 0 0 0   
 1|   0 0 1 0 2 1 1 8 8 8 8 7 7 8 1 1 4 3 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.15

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0 21 18 11 19  0 12 16  4  9  7 13  8  0  0  0  0  0    
19|     0  0  0  0  0  2 14 15 16 20  5 14 10 18 16 18 10 17  6  0  0  0  0  0    
18|     0  0  0  0  0  4 12 22 14 21 17 18 11 18 11 10 13 14 11  0  0  0  0  0    
17|     0  0  0  0 14 19 20 22 17 22 17 21 15 16 11  3 16 18  2  4  0  0  0  0    
16|     0  0 19  0 21 21 21 18 19 19 13 24 15 16 19 14 15 15 18  4  0  6 18  0    
15|     0 18 21  0 22 16 22 22 17 17 19 11 14 17 21  5 20 17 22 17  0 15 18  0    
14|    13 18 21  0 16 22 21 20 20 24 20 11 14  7 11  4 14 13 20 17  0 15 18  0    
13|    21 15 20  0 22 19 22 22 22 16 17 19 15 18 18  4 14 20  9 14  0 14 20  0    
12|    16 21 21  0 20 20 21 20 21 22 22 14 16 19 15  4  4  7  7 12  0 11  7  4    
11|    22 21 21  0 21 21 22 20 17 12 22 18 17 16 19  8 14 18 20 22  0  8 20 16    
10|    21 18 21  0 22 20 22 22 19 13  9 22 20 22 22 20 18 19 19 20  0 19  3  4    
 9|    21 19 18  0 19 22 21 11 19 11  8 21 18 20 19 21 22 21 18 17  0 14 20  8    
 8|    17 19 21  0 22 20 20 13 12  7 22 20 22 22 21 20 22 20 19 19  0 16  2 12    
 7|    22 16 21  0 21 21 21 22 18 19 20 21 20 22 20 18 19 19 15 15  0 19 16 21    
 6|     0 16 21  0 21 21 22 21 21 21 20 20 21 17 18 17 22 22 18 22  0 15 16  0    
 5|     0 22 19  0 20 22 22 21 20 22 17 17 22 18 21 21 18 22 21 21  0 18 16  0    
 4|     0  0  0  0 19 15 22 20 22 22 22 22 20 22 20 20 22 16 21  4  0  4  0  0    
 3|     0  0  1  0 22 20 21 21 22 16 22 18 22 20 22 20  0  0  0  0  0  0  0  0    
 2|     0  0  2  0  1  8 21 20 21 21 18 20 22 17 16 20  7  1  0  0  0  0  0  0    
 1|     0  0  1  0  2  1  1 21 12 16 20 18 22 16  4  1  4  3  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 16.69

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0 26 26 12 24  0 25 23  4 26 11 23 11  0  0  0  0  0    
19|     0  0  0  0  0  2 14 27 26 31  6 31 28 25 16 24 24 23  6  0  0  0  0  0    
18|     0  0  0  0  0  4 22 27 28 28 23 27 26 30 20 26 22 26 16  0  0  0  0  0    
17|     0  0  0  0 24 28 24 29 31 25 26 25 29 25 20  5 28 31  2  4  0  0  0  0    
16|     0  0 29  0 25 27 27 30 31 26 18 24 20 26 26 17 28 32 20  4  0  6 25  0    
15|     0 29 28  0 28 24 29 29 22 22 26 21 21 24 30  6 22 24 26 20  0 29 29  0    
14|    30 26 30  0 31 28 29 27 25 24 27 18 21  9 22 11 28 21 29 29  0 28 29  0    
13|    26 32 25  0 29 29 27 25 25 28 26 26 25 24 24 11 29 26 26 32  0 26 29  0    
12|    31 27 31  0 27 27 27 26 26 27 26 14 28 28 31 11  4  9 29 25  0 25  7  4    
11|    26 26 28  0 27 29 30 29 26 25 26 26 31 25 27 16 31 24 25 26  0 31 26 16    
10|    26 28 30  0 27 27 25 29 26 26 26 27 24 30 28 31 28 28 29 31  0 24  5  4    
 9|    32 27 30  0 27 27 28 30 28 27 31 26 30 25 30 28 26 29 23 28  0 28 28  8    
 8|    32 29 28  0 29 26 29 30 30 30 26 24 27 26 25 28 26 28 29 30  0 31  2 30    
 7|    26 32 29  0 24 29 28 26 24 25 24 27 25 27 28 25 25 27 16 27  0 30 16 26    
 6|     0 30 25  0 29 30 29 30 27 25 25 26 27 24 31 31 27 27 30 27  0 22 16  0    
 5|     0 27 31  0 29 29 29 24 31 25 24 30 32 26 26 29 30 26 29 27  0 22 16  0    
 4|     0  0  0  0 27 30 26 28 27 27 25 26 27 28 27 28 26 26 29  4  0  4  0  0    
 3|     0  0  1  0 29 28 26 25 27 30 27 21 28 29 27 30  0  0  0  0  0  0  0  0    
 2|     0  0  2  0  1  8 28 27 26 24 21 23 25 24 24 28  7  1  0  0  0  0  0  0    
 1|     0  0  1  0  2  1  1 28 30 29 29 25 27 30  4  1  4  3  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 24.09

***** Run Time Info *****
Run Time:  1
