<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf vmodtft_nexys3.ucf -ucf nexys3.ucf

</twCmdLine><twDesign>Top_Level.ncd</twDesign><twDesignPath>Top_Level.ncd</twDesignPath><twPCF>Top_Level.pcf</twPCF><twPcfPath>Top_Level.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2012-12-04</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD CLK_I 100 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>24404</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2382</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.826</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point scu/RstD_4 (SLICE_X16Y47.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.174</twSlack><twSrc BELType="FF">scu/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">scu/RstD_4</twDest><twTotPathDel>7.775</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>scu/RstD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>scu/Start_Up_Rst</twComp><twBEL>scu/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>scu/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_4</twBEL></twPathDel><twLogDel>3.099</twLogDel><twRouteDel>4.676</twRouteDel><twTotDel>7.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.874</twSlack><twSrc BELType="FF">scu/RstQ_98</twSrc><twDest BELType="FF">scu/RstD_4</twDest><twTotPathDel>7.075</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_98</twSrc><twDest BELType='FF'>scu/RstD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_4</twBEL></twPathDel><twLogDel>2.486</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>7.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.955</twSlack><twSrc BELType="FF">scu/RstQ_96</twSrc><twDest BELType="FF">scu/RstD_4</twDest><twTotPathDel>6.994</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_96</twSrc><twDest BELType='FF'>scu/RstD_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>scu/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_4</twBEL></twPathDel><twLogDel>2.486</twLogDel><twRouteDel>4.508</twRouteDel><twTotDel>6.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point scu/RstD_5 (SLICE_X16Y47.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.189</twSlack><twSrc BELType="FF">scu/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">scu/RstD_5</twDest><twTotPathDel>7.760</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>scu/RstD_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>scu/Start_Up_Rst</twComp><twBEL>scu/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>scu/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_5</twBEL></twPathDel><twLogDel>3.084</twLogDel><twRouteDel>4.676</twRouteDel><twTotDel>7.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.889</twSlack><twSrc BELType="FF">scu/RstQ_98</twSrc><twDest BELType="FF">scu/RstD_5</twDest><twTotPathDel>7.060</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_98</twSrc><twDest BELType='FF'>scu/RstD_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_5</twBEL></twPathDel><twLogDel>2.471</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>7.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.970</twSlack><twSrc BELType="FF">scu/RstQ_96</twSrc><twDest BELType="FF">scu/RstD_5</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_96</twSrc><twDest BELType='FF'>scu/RstD_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>scu/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_5</twBEL></twPathDel><twLogDel>2.471</twLogDel><twRouteDel>4.508</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point scu/RstD_6 (SLICE_X16Y47.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.223</twSlack><twSrc BELType="FF">scu/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">scu/RstD_6</twDest><twTotPathDel>7.726</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>scu/RstD_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>scu/Start_Up_Rst</twComp><twBEL>scu/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>scu/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_6</twBEL></twPathDel><twLogDel>3.050</twLogDel><twRouteDel>4.676</twRouteDel><twTotDel>7.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.923</twSlack><twSrc BELType="FF">scu/RstQ_98</twSrc><twDest BELType="FF">scu/RstD_6</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_98</twSrc><twDest BELType='FF'>scu/RstD_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_6</twBEL></twPathDel><twLogDel>2.437</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.004</twSlack><twSrc BELType="FF">scu/RstQ_96</twSrc><twDest BELType="FF">scu/RstD_6</twDest><twTotPathDel>6.945</twTotPathDel><twClkSkew dest = "0.337" src = "0.353">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scu/RstQ_96</twSrc><twDest BELType='FF'>scu/RstD_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scu/RstQ&lt;98&gt;</twComp><twBEL>scu/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>scu/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scu/DcmRst</twComp><twBEL>scu/DcmRst1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>scu/DcmRst</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>scu/DcmLckd</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scu/DcmLckd_inv</twComp><twBEL>scu/DcmLckd_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>scu/DcmLckd_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scu/RstD&lt;7&gt;</twComp><twBEL>scu/RstD_6</twBEL></twPathDel><twLogDel>2.437</twLogDel><twRouteDel>4.508</twRouteDel><twTotDel>6.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point touch_controller/Inst_X_div_Z1/blk00000001/blk000001d8 (DSP48_X1Y3.OPMODE7), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">touch_controller/Inst_X_div_Z1/blk00000001/blk000001d4</twSrc><twDest BELType="DSP">touch_controller/Inst_X_div_Z1/blk00000001/blk000001d8</twDest><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.112" src = "0.100">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d4</twSrc><twDest BELType='DSP'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000004e9</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d4</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y3.OPMODE7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000004e4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y3.CLK</twSite><twDelType>Tdspckd_OPMODE_OPMODEREG</twDelType><twDelInfo twEdge="twFalling">-0.203</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d8</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d8</twBEL></twPathDel><twLogDel>-0.003</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>-1.2</twPctLog><twPctRoute>101.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point touch_controller/Inst_X_div_Z1/blk00000001/blk000001d5 (DSP48_X1Y0.A15), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">touch_controller/Inst_X_div_Z1/blk00000001/blk000001ec</twSrc><twDest BELType="DSP">touch_controller/Inst_X_div_Z1/blk00000001/blk000001d5</twDest><twTotPathDel>0.287</twTotPathDel><twClkSkew dest = "0.111" src = "0.100">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001ec</twSrc><twDest BELType='DSP'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000003b9</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001ec</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y0.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000003b8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y0.CLK</twSite><twDelType>Tdspckd_A_A1REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d5</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d5</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point touch_controller/Inst_X_div_Z1/blk00000001/blk000001d7 (DSP48_X1Y2.C27), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">touch_controller/Inst_X_div_Z1/blk00000001/blk000001c6</twSrc><twDest BELType="DSP">touch_controller/Inst_X_div_Z1/blk00000001/blk000001d7</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew dest = "0.105" src = "0.098">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001c6</twSrc><twDest BELType='DSP'>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000004f6</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001c6</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y2.C27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/sig000004f2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y2.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d7</twComp><twBEL>touch_controller/Inst_X_div_Z1/blk00000001/blk000001d7</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SysClk_BUFG</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="scu/DCM_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="scu/DCM_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="SysClk_BUFG"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="scu/DCM_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="scu/DCM_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="SysClk_BUFG"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="touch_controller/Inst_X_div_Z1/blk00000001/blk0000039d/CLKA" logResource="touch_controller/Inst_X_div_Z1/blk00000001/blk0000039d/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="SysClk_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD CLK_I 100 MHz HIGH 50 %;" ScopeName="">TS_scu_DCM_inst_clkout0 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout0&quot; TS_CLK_I *         0.09 HIGH 50%;</twConstName><twItemCnt>10458</twItemCnt><twErrCntSetup>80</twErrCntSetup><twErrCntEndPt>80</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1174</twEndPtCnt><twPathErrCnt>2404</twPathErrCnt><twMinPer>516.051</twMinPer></twConstHead><twPathRptBanner iPaths="76" iCriticalPaths="76" sType="EndPoint">Paths for end point tft_controller/vram_wraddr_16 (SLICE_X26Y35.A5), 76 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.049</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_16</twDest><twTotPathDel>4.676</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M19</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>TouchYNorm&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_16</twBEL></twPathDel><twLogDel>2.475</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>4.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.037</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_16</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M13</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TouchYNorm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd1_xor&lt;11&gt;11</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;10&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_16</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>2.226</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.973</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_16</twDest><twTotPathDel>4.600</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M12</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>TouchYNorm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_16</twBEL></twPathDel><twLogDel>2.475</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>4.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="76" iCriticalPaths="76" sType="EndPoint">Paths for end point tft_controller/vram_wraddr_15 (SLICE_X26Y35.A5), 76 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.020</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_15</twDest><twTotPathDel>4.647</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M19</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>TouchYNorm&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_15</twBEL></twPathDel><twLogDel>2.446</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>4.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.008</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_15</twDest><twTotPathDel>4.635</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M13</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TouchYNorm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd1_xor&lt;11&gt;11</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;10&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_15</twBEL></twPathDel><twLogDel>2.409</twLogDel><twRouteDel>2.226</twRouteDel><twTotDel>4.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.944</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_15</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M12</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>TouchYNorm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_15</twBEL></twPathDel><twLogDel>2.446</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="76" iCriticalPaths="76" sType="EndPoint">Paths for end point tft_controller/vram_wraddr_14 (SLICE_X26Y35.A5), 76 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.922</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_14</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M19</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>TouchYNorm&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_14</twBEL></twPathDel><twLogDel>2.348</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.910</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_14</twDest><twTotPathDel>4.537</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M13</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>TouchYNorm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd1_xor&lt;11&gt;11</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_xor&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;10&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_14</twBEL></twPathDel><twLogDel>2.311</twLogDel><twRouteDel>2.226</twRouteDel><twTotDel>4.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.846</twSlack><twSrc BELType="DSP">Mmult_n0035</twSrc><twDest BELType="FF">tft_controller/vram_wraddr_14</twDest><twTotPathDel>4.473</twTotPathDel><twClkSkew dest = "0.829" src = "0.889">0.060</twClkSkew><twDelConst>1.111</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>Mmult_n0035</twSrc><twDest BELType='FF'>tft_controller/vram_wraddr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>DSP48_X1Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="110.000">SysClk_BUFG</twSrcClk><twPathDel><twSite>DSP48_X1Y8.M12</twSite><twDelType>Tdspcko_M_MREG</twDelType><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>Mmult_n0035</twComp><twBEL>Mmult_n0035</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>TouchYNorm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_101</twComp><twBEL>tft_controller/Mmult_n0095_Madd_xor&lt;8&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twComp><twBEL>tft_controller/Mmult_n0095_Madd2_lut&lt;9&gt;</twBEL><twBEL>tft_controller/Mmult_n0095_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>tft_controller/n0095&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>tft_controller/vram_wraddr&lt;16&gt;</twComp><twBEL>tft_controller/n0095&lt;13&gt;_rt</twBEL><twBEL>tft_controller/Madd_n0096_Madd_xor&lt;16&gt;</twBEL><twBEL>tft_controller/vram_wraddr_14</twBEL></twPathDel><twLogDel>2.348</twLogDel><twRouteDel>2.125</twRouteDel><twTotDel>4.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_scu_DCM_inst_clkout0 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout0&quot; TS_CLK_I *
        0.09 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tft_controller/Mram_vram14 (RAMB16_X1Y18.ADDRB9), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">tft_controller/vram_addr_9</twSrc><twDest BELType="RAM">tft_controller/Mram_vram14</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew dest = "0.117" src = "0.105">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/vram_addr_9</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X30Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>tft_controller/vram_addr&lt;11&gt;</twComp><twBEL>tft_controller/vram_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>tft_controller/vram_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>tft_controller/Mram_vram14</twComp><twBEL>tft_controller/Mram_vram14</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tft_controller/pwm/PSCnt_4 (SLICE_X35Y31.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">tft_controller/pwm/PSCnt_3</twSrc><twDest BELType="FF">tft_controller/pwm/PSCnt_4</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/pwm/PSCnt_3</twSrc><twDest BELType='FF'>tft_controller/pwm/PSCnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X35Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>tft_controller/pwm/PSCnt&lt;3&gt;</twComp><twBEL>tft_controller/pwm/PSCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.057</twDelInfo><twComp>tft_controller/pwm/PSCnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>tft_controller/pwm/PSCnt&lt;3&gt;</twComp><twBEL>tft_controller/pwm/Result&lt;4&gt;1</twBEL><twBEL>tft_controller/pwm/PSCnt_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.057</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tft_controller/Mram_vram14 (RAMB16_X1Y18.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">tft_controller/vram_wraddr_4</twSrc><twDest BELType="RAM">tft_controller/Mram_vram14</twDest><twTotPathDel>0.450</twTotPathDel><twClkSkew dest = "0.117" src = "0.092">-0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/vram_wraddr_4</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X29Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>tft_controller/vram_wraddr&lt;4&gt;</twComp><twBEL>tft_controller/vram_wraddr_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>tft_controller/vram_wraddr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>tft_controller/Mram_vram14</twComp><twBEL>tft_controller/Mram_vram14</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_scu_DCM_inst_clkout0 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout0&quot; TS_CLK_I *
        0.09 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="107.987" period="111.111" constraintValue="111.111" deviceLimit="3.124" freqLimit="320.102" physResource="tft_controller/Mram_vram10/CLKA" logResource="tft_controller/Mram_vram10/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="TFTClk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="107.987" period="111.111" constraintValue="111.111" deviceLimit="3.124" freqLimit="320.102" physResource="tft_controller/Mram_vram10/CLKB" logResource="tft_controller/Mram_vram10/CLKB" locationPin="RAMB16_X1Y16.CLKB" clockNet="TFTClk"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="107.987" period="111.111" constraintValue="111.111" deviceLimit="3.124" freqLimit="320.102" physResource="tft_controller/Mram_vram11/CLKA" logResource="tft_controller/Mram_vram11/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="TFTClk"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD CLK_I 100 MHz HIGH 50 %;" ScopeName="">TS_scu_DCM_inst_clkout1 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout1&quot; TS_CLK_I *         0.09 PHASE 55.5555556 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.704</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point tft_controller/Inst_ODDR2_MCLK_FORWARD (OLOGIC_X9Y61.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>49.703</twSlack><twSrc BELType="FF">tft_controller/state_0</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>5.841</twTotPathDel><twClkSkew dest = "1.802" src = "1.509">-0.293</twClkSkew><twDelConst>55.555</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tft_controller/state_0</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp><twBEL>tft_controller/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>50.123</twSlack><twSrc BELType="FF">tft_controller/state_1</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>5.421</twTotPathDel><twClkSkew dest = "1.802" src = "1.509">-0.293</twClkSkew><twDelConst>55.555</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tft_controller/state_1</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>5.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>50.315</twSlack><twSrc BELType="FF">tft_controller/state_2</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>5.229</twTotPathDel><twClkSkew dest = "1.802" src = "1.509">-0.293</twClkSkew><twDelConst>55.555</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tft_controller/state_2</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>tft_controller/state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.020</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.018</twRouteDel><twTotDel>5.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_scu_DCM_inst_clkout1 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout1&quot; TS_CLK_I *
        0.09 PHASE 55.5555556 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point tft_controller/Inst_ODDR2_MCLK_FORWARD (OLOGIC_X9Y61.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>58.028</twSlack><twSrc BELType="FF">tft_controller/state_2</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>3.159</twTotPathDel><twClkSkew dest = "0.979" src = "0.596">-0.383</twClkSkew><twDelConst>55.556</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_2</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>tft_controller/state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.213</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>58.183</twSlack><twSrc BELType="FF">tft_controller/state_1</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>3.314</twTotPathDel><twClkSkew dest = "0.979" src = "0.596">-0.383</twClkSkew><twDelConst>55.556</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_1</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.213</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>3.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>58.413</twSlack><twSrc BELType="FF">tft_controller/state_0</twSrc><twDest BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twTotPathDel>3.544</twTotPathDel><twClkSkew dest = "0.979" src = "0.596">-0.383</twClkSkew><twDelConst>55.556</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_0</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="111.111">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp><twBEL>tft_controller/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/clkStop1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.213</twDelInfo><twComp>tft_controller/clkStop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>2.814</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_scu_DCM_inst_clkout1 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout1&quot; TS_CLK_I *
        0.09 PHASE 55.5555556 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tbcper_I" slack="109.381" period="111.111" constraintValue="111.111" deviceLimit="1.730" freqLimit="578.035" physResource="scu/DCM_inst/clkout2_buf/I0" logResource="scu/DCM_inst/clkout2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="scu/DCM_inst/clkout1"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tockper" slack="109.708" period="111.111" constraintValue="111.111" deviceLimit="1.403" freqLimit="712.758" physResource="TFT_CLK_O_OBUF/CLK1" logResource="tft_controller/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X9Y61.CLK1" clockNet="TFTClk180"/></twPinLimitRpt></twConst><twConst anchorID="79" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIMEGRP &quot;TFT_PIXEL_BUS&quot; OFFSET = OUT  AFTER &quot;CLK_I&quot; REFERENCE_PIN &quot;TFT_CLK_O&quot;;" ScopeName="">TIMEGRP &quot;TFT_PIXEL_BUS&quot; OFFSET = OUT AFTER COMP &quot;CLK_I&quot; REFERENCE_PIN BEL         &quot;TFT_CLK_O&quot;;</twConstName><twItemCnt>518</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>63.894</twMaxOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_CLK_O (C10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstOffOut anchorID="81" twDataPathType="twDataPathMaxDelay"><twOff>63.894</twOff><twSrc BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType="PAD">TFT_CLK_O</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout2_buf</twComp><twBEL>scu/DCM_inst/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>TFTClk180</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.668</twRouteDel><twTotDel>3.679</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType='PAD'>TFT_CLK_O</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y61.CLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twSrcClk><twPathDel><twSite>OLOGIC_X9Y61.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twPathDel><twSite>C10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_CLK_O</twComp><twBEL>TFT_CLK_O_OBUF</twBEL><twBEL>TFT_CLK_O</twBEL></twPathDel><twLogDel>3.875</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>4.237</twTotDel><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="82"><twUnconstOffOut anchorID="83" twDataPathType="twDataPathMaxDelay"><twOff>8.364</twOff><twSrc BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType="PAD">TFT_CLK_O</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.673</twRouteDel><twTotDel>3.684</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType='PAD'>TFT_CLK_O</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y61.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twPathDel><twSite>C10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_CLK_O</twComp><twBEL>TFT_CLK_O_OBUF</twBEL><twBEL>TFT_CLK_O</twBEL></twPathDel><twLogDel>3.895</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>4.257</twTotDel><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_B_O&lt;7&gt; (A4.PAD), 67 paths
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstOffOut anchorID="85" twDataPathType="twDataPathMaxDelay"><twOff>17.204</twOff><twSrc BELType="RAM">tft_controller/Mram_vram9</twSrc><twDest BELType="PAD">TFT_B_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram9</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.238</twRouteDel><twTotDel>3.249</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram9</twSrc><twDest BELType='PAD'>TFT_B_O&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram9</twComp><twBEL>tft_controller/Mram_vram9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.991</twDelInfo><twComp>tft_controller/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp><twBEL>tft_controller/inst_LPM_MUX1_4</twBEL><twBEL>tft_controller/inst_LPM_MUX1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.311</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007921</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.628</twDelInfo><twComp>TFT_B_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;7&gt;</twComp><twBEL>TFT_B_O_7_OBUF</twBEL><twBEL>TFT_B_O&lt;7&gt;</twBEL></twPathDel><twLogDel>5.602</twLogDel><twRouteDel>7.930</twRouteDel><twTotDel>13.532</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="86"><twUnconstOffOut anchorID="87" twDataPathType="twDataPathMaxDelay"><twOff>16.823</twOff><twSrc BELType="RAM">tft_controller/Mram_vram12</twSrc><twDest BELType="PAD">TFT_B_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram12</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.245</twRouteDel><twTotDel>3.256</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram12</twSrc><twDest BELType='PAD'>TFT_B_O&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram12</twComp><twBEL>tft_controller/Mram_vram12</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>tft_controller/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp><twBEL>tft_controller/inst_LPM_MUX1_3</twBEL><twBEL>tft_controller/inst_LPM_MUX1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.311</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007921</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.628</twDelInfo><twComp>TFT_B_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;7&gt;</twComp><twBEL>TFT_B_O_7_OBUF</twBEL><twBEL>TFT_B_O&lt;7&gt;</twBEL></twPathDel><twLogDel>5.607</twLogDel><twRouteDel>7.537</twRouteDel><twTotDel>13.144</twTotDel><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="88"><twUnconstOffOut anchorID="89" twDataPathType="twDataPathMaxDelay"><twOff>16.389</twOff><twSrc BELType="RAM">tft_controller/Mram_vram8</twSrc><twDest BELType="PAD">TFT_B_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram8</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>3.247</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram8</twSrc><twDest BELType='PAD'>TFT_B_O&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram8</twComp><twBEL>tft_controller/Mram_vram8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>tft_controller/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp><twBEL>tft_controller/inst_LPM_MUX1_4</twBEL><twBEL>tft_controller/inst_LPM_MUX1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.311</twDelInfo><twComp>tft_controller/vram_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007921</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.628</twDelInfo><twComp>TFT_B_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;7&gt;</twComp><twBEL>TFT_B_O_7_OBUF</twBEL><twBEL>TFT_B_O&lt;7&gt;</twBEL></twPathDel><twLogDel>5.602</twLogDel><twRouteDel>7.117</twRouteDel><twTotDel>12.719</twTotDel><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_B_O&lt;6&gt; (A5.PAD), 67 paths
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstOffOut anchorID="91" twDataPathType="twDataPathMaxDelay"><twOff>17.059</twOff><twSrc BELType="RAM">tft_controller/Mram_vram2</twSrc><twDest BELType="PAD">TFT_B_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>3.247</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram2</twSrc><twDest BELType='PAD'>TFT_B_O&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y4.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram2</twComp><twBEL>tft_controller/Mram_vram2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.335</twDelInfo><twComp>tft_controller/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/inst_LPM_MUX_4</twBEL><twBEL>tft_controller/inst_LPM_MUX_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>tft_controller/vram_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/Mmux_n007911</twBEL></twPathDel><twPathDel><twSite>A5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>TFT_B_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>A5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;6&gt;</twComp><twBEL>TFT_B_O_6_OBUF</twBEL><twBEL>TFT_B_O&lt;6&gt;</twBEL></twPathDel><twLogDel>5.632</twLogDel><twRouteDel>7.757</twRouteDel><twTotDel>13.389</twTotDel><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="92"><twUnconstOffOut anchorID="93" twDataPathType="twDataPathMaxDelay"><twOff>16.818</twOff><twSrc BELType="RAM">tft_controller/Mram_vram1</twSrc><twDest BELType="PAD">TFT_B_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.239</twRouteDel><twTotDel>3.250</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram1</twSrc><twDest BELType='PAD'>TFT_B_O&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y10.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram1</twComp><twBEL>tft_controller/Mram_vram1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>tft_controller/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/inst_LPM_MUX_4</twBEL><twBEL>tft_controller/inst_LPM_MUX_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>tft_controller/vram_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/Mmux_n007911</twBEL></twPathDel><twPathDel><twSite>A5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>TFT_B_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>A5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;6&gt;</twComp><twBEL>TFT_B_O_6_OBUF</twBEL><twBEL>TFT_B_O&lt;6&gt;</twBEL></twPathDel><twLogDel>5.632</twLogDel><twRouteDel>7.513</twRouteDel><twTotDel>13.145</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="94"><twUnconstOffOut anchorID="95" twDataPathType="twDataPathMaxDelay"><twOff>16.293</twOff><twSrc BELType="RAM">tft_controller/Mram_vram5</twSrc><twDest BELType="PAD">TFT_B_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='RAM'>tft_controller/Mram_vram5</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-1.717</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.011</twLogDel><twRouteDel>3.246</twRouteDel><twTotDel>3.257</twTotDel></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>tft_controller/Mram_vram5</twSrc><twDest BELType='PAD'>TFT_B_O&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>tft_controller/Mram_vram5</twComp><twBEL>tft_controller/Mram_vram5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>tft_controller/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/inst_LPM_MUX_3</twBEL><twBEL>tft_controller/inst_LPM_MUX_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>tft_controller/vram_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>TFT_R_O_6_OBUF</twComp><twBEL>tft_controller/Mmux_n007911</twBEL></twPathDel><twPathDel><twSite>A5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>TFT_B_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>A5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>TFT_B_O&lt;6&gt;</twComp><twBEL>TFT_B_O_6_OBUF</twBEL><twBEL>TFT_B_O&lt;6&gt;</twBEL></twPathDel><twLogDel>5.625</twLogDel><twRouteDel>6.988</twRouteDel><twTotDel>12.613</twTotDel><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TFT_PIXEL_BUS&quot; OFFSET = OUT AFTER COMP &quot;CLK_I&quot; REFERENCE_PIN BEL
        &quot;TFT_CLK_O&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_CLK_O (C10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstOffOut anchorID="97" twDataPathType="twDataPathMinDelay"><twOff>3.194</twOff><twSrc BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType="PAD">TFT_CLK_O</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.576</twRouteDel><twTotDel>1.782</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType='PAD'>TFT_CLK_O</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y61.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twPathDel><twSite>C10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_CLK_O</twComp><twBEL>TFT_CLK_O_OBUF</twBEL><twBEL>TFT_CLK_O</twBEL></twPathDel><twLogDel>1.516</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.835</twTotDel><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="98"><twUnconstOffOut anchorID="99" twDataPathType="twDataPathMinDelay"><twOff>58.683</twOff><twSrc BELType="FF">tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType="PAD">TFT_CLK_O</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout2_buf</twComp><twBEL>scu/DCM_inst/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y61.CLK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>TFTClk180</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.504</twRouteDel><twTotDel>1.710</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/Inst_ODDR2_MCLK_FORWARD</twSrc><twDest BELType='PAD'>TFT_CLK_O</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y61.CLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="55.555">TFTClk180</twSrcClk><twPathDel><twSite>OLOGIC_X9Y61.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp><twBEL>tft_controller/Inst_ODDR2_MCLK_FORWARD</twBEL></twPathDel><twPathDel><twSite>C10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>TFT_CLK_O_OBUF</twComp></twPathDel><twPathDel><twSite>C10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_CLK_O</twComp><twBEL>TFT_CLK_O_OBUF</twBEL><twBEL>TFT_CLK_O</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.841</twTotDel><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="120" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_G_O&lt;7&gt; (C8.PAD), 120 paths
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstOffOut anchorID="101" twDataPathType="twDataPathMinDelay"><twOff>4.750</twOff><twSrc BELType="FF">tft_controller/state_2</twSrc><twDest BELType="PAD">TFT_G_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_2</twSrc><twDest BELType='PAD'>TFT_G_O&lt;7&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>tft_controller/state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007821</twBEL></twPathDel><twPathDel><twSite>C8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>TFT_G_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>C8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;7&gt;</twComp><twBEL>TFT_G_O_7_OBUF</twBEL><twBEL>TFT_G_O&lt;7&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.161</twRouteDel><twTotDel>3.614</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="102"><twUnconstOffOut anchorID="103" twDataPathType="twDataPathMinDelay"><twOff>4.785</twOff><twSrc BELType="FF">tft_controller/state_0</twSrc><twDest BELType="PAD">TFT_G_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_0</twSrc><twDest BELType='PAD'>TFT_G_O&lt;7&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp><twBEL>tft_controller/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007821</twBEL></twPathDel><twPathDel><twSite>C8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>TFT_G_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>C8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;7&gt;</twComp><twBEL>TFT_G_O_7_OBUF</twBEL><twBEL>TFT_G_O&lt;7&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>3.649</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="104"><twUnconstOffOut anchorID="105" twDataPathType="twDataPathMinDelay"><twOff>4.860</twOff><twSrc BELType="FF">tft_controller/state_1</twSrc><twDest BELType="PAD">TFT_G_O&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_1</twSrc><twDest BELType='PAD'>TFT_G_O&lt;7&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007821</twBEL></twPathDel><twPathDel><twSite>C8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>TFT_G_O_7_OBUF</twComp></twPathDel><twPathDel><twSite>C8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;7&gt;</twComp><twBEL>TFT_G_O_7_OBUF</twBEL><twBEL>TFT_G_O&lt;7&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.724</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="120" iCriticalPaths="0" sType="EndPoint">Paths for end point TFT_G_O&lt;6&gt; (D8.PAD), 120 paths
</twPathRptBanner><twPathRpt anchorID="106"><twUnconstOffOut anchorID="107" twDataPathType="twDataPathMinDelay"><twOff>4.763</twOff><twSrc BELType="FF">tft_controller/state_2</twSrc><twDest BELType="PAD">TFT_G_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_2</twSrc><twDest BELType='PAD'>TFT_G_O&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>tft_controller/state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007811</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>TFT_G_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;6&gt;</twComp><twBEL>TFT_G_O_6_OBUF</twBEL><twBEL>TFT_G_O&lt;6&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>3.627</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="108"><twUnconstOffOut anchorID="109" twDataPathType="twDataPathMinDelay"><twOff>4.850</twOff><twSrc BELType="FF">tft_controller/state_1</twSrc><twDest BELType="PAD">TFT_G_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_1</twSrc><twDest BELType='PAD'>TFT_G_O&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp><twBEL>tft_controller/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>tft_controller/state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007811</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>TFT_G_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;6&gt;</twComp><twBEL>TFT_G_O_6_OBUF</twBEL><twBEL>TFT_G_O&lt;6&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.261</twRouteDel><twTotDel>3.714</twTotDel><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="110"><twUnconstOffOut anchorID="111" twDataPathType="twDataPathMinDelay"><twOff>5.057</twOff><twSrc BELType="FF">tft_controller/state_0</twSrc><twDest BELType="PAD">TFT_G_O&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.361" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.423</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLK_I</twSrc><twDest BELType='FF'>tft_controller/state_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>V10.PAD</twSrcSite><twPathDel><twSite>V10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CLK_I</twComp><twBEL>CLK_I</twBEL><twBEL>scu/IBUGF_inst</twBEL><twBEL>ProtoComp121.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>SysClk</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>SysClk_BUFG</twComp><twBEL>SysClk_BUFG</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>158</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>SysClk_BUFG</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.675</twDelInfo><twComp>scu/DCM_inst/pll_base_inst/PLL_ADV</twComp><twBEL>scu/DCM_inst/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>scu/DCM_inst/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>scu/DCM_inst/clkout1_buf</twComp><twBEL>scu/DCM_inst/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>TFTClk</twComp></twPathDel><twLogDel>0.206</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>1.559</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tft_controller/state_0</twSrc><twDest BELType='PAD'>TFT_G_O&lt;6&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">TFTClk</twSrcClk><twPathDel><twSite>SLICE_X16Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp><twBEL>tft_controller/state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>tft_controller/state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>TFT_DISP_O_OBUF</twComp><twBEL>tft_controller/Mmux_n007811</twBEL></twPathDel><twPathDel><twSite>D8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>TFT_G_O_6_OBUF</twComp></twPathDel><twPathDel><twSite>D8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>TFT_G_O&lt;6&gt;</twComp><twBEL>TFT_G_O_6_OBUF</twBEL><twBEL>TFT_G_O&lt;6&gt;</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>3.921</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="112"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="7.826" actualRollup="46.445" errors="0" errorRollup="80" items="24404" itemsRollup="10461"/><twConstRollup name="TS_scu_DCM_inst_clkout0" fullName="TS_scu_DCM_inst_clkout0 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout0&quot; TS_CLK_I *         0.09 HIGH 50%;" type="child" depth="1" requirement="111.111" prefType="period" actual="516.051" actualRollup="N/A" errors="80" errorRollup="0" items="10458" itemsRollup="0"/><twConstRollup name="TS_scu_DCM_inst_clkout1" fullName="TS_scu_DCM_inst_clkout1 = PERIOD TIMEGRP &quot;scu_DCM_inst_clkout1&quot; TS_CLK_I *         0.09 PHASE 55.5555556 ns HIGH 50%;" type="child" depth="1" requirement="111.111" prefType="period" actual="11.704" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="113">1</twUnmetConstCnt><twDataSheet anchorID="114" twNameLen="15"><twClk2OutList anchorID="115" twDestWidth="10" twPhaseWidth="9"><twSrc>CLK_I</twSrc><twClk2Out  twOutPad = "TFT_B_O&lt;6&gt;" twMinTime = "5.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.059" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_B_O&lt;7&gt;" twMinTime = "5.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_CLK_O" twMinTime = "3.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_CLK_O" twMinTime = "58.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "63.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk180" twClkPhase="55.555" ></twClk2Out><twClk2Out  twOutPad = "TFT_DE_O" twMinTime = "4.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_G_O&lt;6&gt;" twMinTime = "4.763" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_G_O&lt;7&gt;" twMinTime = "4.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_R_O&lt;6&gt;" twMinTime = "4.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TFT_R_O&lt;7&gt;" twMinTime = "4.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="TFTClk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="116" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>7.826</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="117" twDestWidth="10" twMinSlack="-63.894" twMaxSlack="-11.996" twRelSkew="51.898" ><twConstName>TIMEGRP &quot;TFT_PIXEL_BUS&quot; OFFSET = OUT AFTER COMP &quot;CLK_I&quot; REFERENCE_PIN BEL         &quot;TFT_CLK_O&quot;;</twConstName><twOffOutTblRow twOutPad = "TFT_B_O&lt;6&gt;" twSlack = "17.059" twMaxDelayCrnr="f" twMinDelay = "5.949" twMinDelayCrnr="t" twRelSkew = "-46.835" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_B_O&lt;7&gt;" twSlack = "17.204" twMaxDelayCrnr="f" twMinDelay = "5.026" twMinDelayCrnr="t" twRelSkew = "-46.690" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_CLK_O" twSlack = "63.894" twMaxDelayCrnr="f" twMinDelay = "58.683" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_DE_O" twSlack = "11.996" twMaxDelayCrnr="f" twMinDelay = "4.900" twMinDelayCrnr="t" twRelSkew = "-51.898" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_G_O&lt;6&gt;" twSlack = "16.718" twMaxDelayCrnr="f" twMinDelay = "4.763" twMinDelayCrnr="t" twRelSkew = "-47.176" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_G_O&lt;7&gt;" twSlack = "16.651" twMaxDelayCrnr="f" twMinDelay = "4.750" twMinDelayCrnr="t" twRelSkew = "-47.243" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_R_O&lt;6&gt;" twSlack = "15.531" twMaxDelayCrnr="f" twMinDelay = "4.917" twMinDelayCrnr="t" twRelSkew = "-48.363" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TFT_R_O&lt;7&gt;" twSlack = "15.850" twMaxDelayCrnr="f" twMinDelay = "4.767" twMinDelayCrnr="t" twRelSkew = "-48.044" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="118"><twErrCnt>80</twErrCnt><twScore>191381</twScore><twSetupScore>191381</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>35383</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3794</twConnCnt></twConstCov><twStats anchorID="119"><twMinPer>516.051</twMinPer><twFootnote number="1" /><twMaxFreq>1.938</twMaxFreq><twMaxOutBeforeClk>63.894</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jun 15 23:42:34 2014 </twTimestamp></twFoot><twClientInfo anchorID="120"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 240 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
