//========================================================================
// IssueQueueInOrder_test.v
//========================================================================
// A testbench for our IssueQueueInOrder

`include "hw/decode_issue/IssueQueueInOrder.v"
`include "test/fl/TestCaller.v"
`include "test/fl/TestOstream.v"
`include "test/fl/TestMPub.v"
`include "test/TestUtils.v"
`include "test/FLTestUtils.v"

import TestEnv::*;
import UArch::*;

//========================================================================
// IssueQueueInOrderTestSuite
//========================================================================
// A test suite for the IssueQueueInOrder

module IssueQueueInOrderTestSuite #(
  parameter p_suite_num    = 0,
  parameter p_depth        = 4,
  parameter p_num_regs     = 36,
  parameter p_seq_num_bits = 5,
  parameter p_num_lanes    = 2
);

  localparam p_addr_bits       = $clog2( p_num_regs );
  localparam p_entry_bits      = $clog2( p_depth );
  localparam p_phys_addr_bits  = p_addr_bits;
  localparam p_num_be_lanes    = p_num_lanes;
  localparam p_X_recv_intv_delay = 0;
  
  string suite_name = $sformatf("%0d: IssueQueueInOrderTestSuite_%d_%0d_%0d_%0d", 
                                p_suite_num, p_depth, p_num_regs, p_seq_num_bits, p_num_lanes);

  //----------------------------------------------------------------------
  // Setup
  //----------------------------------------------------------------------

  logic clk, rst;
  TestUtils t( .* );

  //----------------------------------------------------------------------
  // Instantiate design under test
  //----------------------------------------------------------------------

  logic                      dut_ins_try;
  logic                      dut_ins_rdy;
  logic [p_entry_bits:0]     dut_avail_slots;

  // Veri..ator does not like unpacked arrays in structs, so src_preg0/1 and
  // src_pending0/1 are kept as separate scalar fields rather than [2]
  // arrays.
  typedef struct packed {
    logic [31:0]               pc;
    logic [p_addr_bits-1:0]    src_preg0;
    logic [p_addr_bits-1:0]    src_preg1;
    logic                      src_pending0;
    logic                      src_pending1;
    rv_uop                     uop;
    logic [4:0]                waddr;
    logic [31:0]               imm;
    logic                      op2_sel;
    logic                      op3_sel;
    logic [p_seq_num_bits-1:0] seq_num;
    logic [p_addr_bits-1:0]    alloc_preg;
    logic [p_addr_bits-1:0]    alloc_ppreg;
    logic                      predicted_taken;
  } t_ins_msg;

  t_ins_msg ins_msg;

  D__XIntf #(
    .p_seq_num_bits   (p_seq_num_bits),
    .p_phys_addr_bits (p_addr_bits)
  ) Ex ();

  logic [p_addr_bits-1:0]  dut_rf_raddr [2];
  logic [31:0]             dut_rf_rdata [2];

  CompleteNotif #(
    .p_phys_addr_bits (p_addr_bits)
  ) complete_notif [p_num_be_lanes] ();

  IssueQueueInOrder #(
    .t_msg          (t_ins_msg),
    .p_depth        (p_depth),
    .p_num_regs     (p_num_regs),
    .p_seq_num_bits (p_seq_num_bits),
    .p_num_be_lanes (p_num_lanes)
  ) dut (
    .clk     (clk),
    .rst     (rst),

    .ins_msg     (ins_msg),
    .ins_try     (dut_ins_try),
    .ins_rdy     (dut_ins_rdy),
    .avail_slots (dut_avail_slots),

    .Ex          (Ex),

    .rf_raddr    (dut_rf_raddr),
    .rf_rdata    (dut_rf_rdata),

    .complete    (complete_notif)
  );

  //----------------------------------------------------------------------
  // Insertion
  //----------------------------------------------------------------------

  // Unused output message
  logic unused_dut_ins_output;
  assign unused_dut_ins_output = 1'b1;

  TestCaller #(
    .t_call_msg (t_ins_msg),
    .t_ret_msg  (logic)
  ) ins_caller (
    .call_msg (ins_msg),
    .ret_msg  (unused_dut_ins_output),
    .en       (dut_ins_try),
    .rdy      (dut_ins_rdy),
    .*
  );

  t_ins_msg msg_to_send;

  task send(
    logic [31:0]               pc,
    logic [p_addr_bits-1:0]    src_preg0,
    logic [p_addr_bits-1:0]    src_preg1,
    logic                      src_pending0,
    logic                      src_pending1,
    rv_uop                     uop,
    logic [4:0]                waddr,
    logic [31:0]               imm,
    logic                      op2_sel,
    logic                      op3_sel,
    logic [p_seq_num_bits-1:0] seq_num,
    logic [p_addr_bits-1:0]    alloc_preg,
    logic [p_addr_bits-1:0]    alloc_ppreg,
    logic                      predicted_taken
  );
    msg_to_send.pc               = pc;
    msg_to_send.src_preg0        = src_preg0;
    msg_to_send.src_preg1        = src_preg1;
    msg_to_send.src_pending0     = src_pending0;
    msg_to_send.src_pending1     = src_pending1;
    msg_to_send.uop              = uop;
    msg_to_send.waddr            = waddr;
    msg_to_send.imm              = imm;
    msg_to_send.op2_sel          = op2_sel;
    msg_to_send.op3_sel          = op3_sel;
    msg_to_send.seq_num          = seq_num;
    msg_to_send.alloc_preg       = alloc_preg;
    msg_to_send.alloc_ppreg      = alloc_ppreg;
    msg_to_send.predicted_taken  = predicted_taken;

    ins_caller.call(msg_to_send, 1'b1);
  endtask

  //----------------------------------------------------------------------
  // Dequeue
  //----------------------------------------------------------------------

  typedef struct packed {
    logic                 [31:0] pc;
    logic   [p_seq_num_bits-1:0] seq_num;
    logic                 [31:0] op1;
    logic                 [31:0] op2;
    logic                  [4:0] waddr;
    logic [p_phys_addr_bits-1:0] preg;
    logic [p_phys_addr_bits-1:0] ppreg;
    rv_uop                       uop;
  } t_d__x_msg;

  t_d__x_msg d__x_msg;

  assign d__x_msg.pc      = Ex.pc;
  assign d__x_msg.seq_num = Ex.seq_num;
  assign d__x_msg.op1     = Ex.op1;
  assign d__x_msg.op2     = Ex.op2;
  assign d__x_msg.waddr   = Ex.waddr;
  assign d__x_msg.uop     = Ex.uop;
  assign d__x_msg.preg    = Ex.preg;
  assign d__x_msg.ppreg   = Ex.ppreg;

  TestOstream #( t_d__x_msg, p_X_recv_intv_delay ) X_Ostream (
    .msg (d__x_msg),
    .val (Ex.val),
    .rdy (Ex.rdy),
    .*
  );

  //----------------------------------------------------------------------
  // Completion Interface
  //----------------------------------------------------------------------

  typedef struct packed {
    logic   [p_seq_num_bits-1:0] seq_num;
    logic                  [4:0] waddr;
    logic                 [31:0] wdata;
    logic                        wen;
    logic [p_phys_addr_bits-1:0] preg;
  } t_complete_msg;

  t_complete_msg complete_msg     [p_num_be_lanes];
  logic          complete_msg_val [p_num_be_lanes];

  genvar i;
  generate
    for( i = 0; i < p_num_be_lanes; i++ ) begin
      assign complete_notif[i].seq_num = complete_msg[i].seq_num;
      assign complete_notif[i].waddr   = complete_msg[i].waddr;
      assign complete_notif[i].wdata   = complete_msg[i].wdata;
      assign complete_notif[i].wen     = complete_msg[i].wen;
      assign complete_notif[i].preg    = complete_msg[i].preg;
      assign complete_notif[i].val     = complete_msg_val[i];
    end
  endgenerate

  logic [4:0] unused_waddr [p_num_be_lanes];
  generate    
    for( i = 0; i < p_num_be_lanes; i++ ) begin
      assign unused_waddr[i] = complete_notif[i].waddr;
    end
  endgenerate

  TestMPub #(
    .t_msg    (t_complete_msg),
    .p_num_msgs (p_num_be_lanes)
  ) complete_pub (
    .msg (complete_msg),
    .val (complete_msg_val),
    .*
  );

  t_complete_msg msg_to_complete_pub     [p_num_be_lanes];
  logic          msg_to_complete_pub_val [p_num_be_lanes];

  task complete(
    input logic   [p_seq_num_bits-1:0] seq_num [p_num_be_lanes],
    input logic                  [4:0] waddr   [p_num_be_lanes],
    input logic                 [31:0] wdata   [p_num_be_lanes],
    input logic                        wen     [p_num_be_lanes],
    input logic [p_phys_addr_bits-1:0] preg    [p_num_be_lanes],
    input logic                        val     [p_num_be_lanes]
  );
    for( int j = 0; j < p_num_be_lanes; j++ ) begin
      msg_to_complete_pub[j].seq_num = seq_num[j];
      msg_to_complete_pub[j].waddr   = waddr[j];
      msg_to_complete_pub[j].wdata   = wdata[j];
      msg_to_complete_pub[j].wen     = wen[j];
      msg_to_complete_pub[j].preg    = preg[j];
      msg_to_complete_pub_val[j]     = val[j];
    end

    complete_pub.pub( msg_to_complete_pub, msg_to_complete_pub_val );
  endtask

  //----------------------------------------------------------------------
  // Register File Blackbox
  //----------------------------------------------------------------------
  // Reference model: maps each physical register address -> data.
  // Initialized to zero.  Responds combinationally to the DUT's read
  // addresses.

  logic [31:0] rf_ref_rdata [p_num_regs-1:1];

  initial begin
    for (int i = 1; i <= p_num_regs; i++) begin
      rf_ref_rdata[i] = '0;
    end
  end

  // Drive rdata by indexing the reference regfile with the DUT's raddr
  always_comb begin
    for (int i = 0; i < 2; i++) begin
      dut_rf_rdata[i] = rf_ref_rdata[dut_rf_raddr[i]];
    end
  end

  // Set a single register file entry
  task rf_set(
    input logic [p_addr_bits-1:0]  addr,
    input logic [31:0] data
  );
    rf_ref_rdata[addr] = data;
  endtask

  // Reset reference regfile back to all zeros
  task rf_reset();
    for (int i = 1; i <= p_num_regs; i++) begin
      rf_ref_rdata[i] = '0;
    end
  endtask

  // Check DUT register file read addresses against expected values
  task rf_check(
    input logic [p_addr_bits-1:0] exp_raddr [2]
  );
    for (int i = 0; i < 2; i++) begin
      `CHECK_EQ(dut_rf_raddr[i], exp_raddr[i]);
    end
  endtask

  //----------------------------------------------------------------------
  // Linetracing
  //----------------------------------------------------------------------

  string trace;

  // verilator lint_off BLKSEQ
  always @( posedge clk ) begin
    #2;
    trace = "";

    // trace = {trace, ins_caller.trace( t.trace_level )};
    // trace = {trace, " | "};
    // trace = {trace, dut.trace( t.trace_level )};
    // trace = {trace, " | "};
    // trace = {trace, X_Ostream.trace( t.trace_level )};

    t.trace( trace );
  end
  // verilator lint_on BLKSEQ

  //----------------------------------------------------------------------
  // test_case_basic
  //----------------------------------------------------------------------

  task test_case_basic();
    t.test_case_begin( "test_case_basic" );
    if( !t.run_test ) return;

    // -----------------------------------------------------------------
    // Test 1: ADD, both sources ready, op1 and op2 from regfile
    //   regfile[3] = 2, regfile[7] = 1
    // -----------------------------------------------------------------

    rf_set( 3, 32'd2 );
    rf_set( 7, 32'd1 );

    fork
      begin
        //        pc      preg0 preg1 pend0 pend1  uop    waddr imm    op2s  op3s  seq   preg  ppreg pred
        send( 32'h200, 6'd3, 6'd7, 1'b0, 1'b0, OP_ADD, 5'd5, 32'd0, 1'b0, 1'b0, 5'd0, 6'd8, 6'd3, 1'b0 );
      end
      begin
        X_Ostream.recv( '{
          pc:      32'h200,
          seq_num: 5'd0,
          op1:     32'd2,
          op2:     32'd1,
          waddr:   5'd5,
          preg:    6'd8,
          ppreg:   6'd3,
          uop:     OP_ADD
        } );
      end
    join

    // -----------------------------------------------------------------
    // Test 2: ADD with op2 from immediate (ADDI-like)
    //   op1 = regfile[3] = 2, op2 = imm = 10
    // -----------------------------------------------------------------

    fork
      begin
        send( 32'h204, 6'd3, 6'd0, 1'b0, 1'b0, OP_ADD, 5'd6, 32'd10, 1'b1, 1'b0, 5'd1, 6'd9, 6'd5, 1'b0 );
      end
      begin
        X_Ostream.recv( '{
          pc:      32'h204,
          seq_num: 5'd1,
          op1:     32'd2,
          op2:     32'd10,
          waddr:   5'd6,
          preg:    6'd9,
          ppreg:   6'd5,
          uop:     OP_ADD
        } );
      end
    join

    // -----------------------------------------------------------------
    // Test 3: Source 1 (rs2) pending, woken by completion
    //   preg 7 is ready (regfile[7] = 1); preg 12 is pending (regfile[12] = 3)
    //   Instruction stalls until src_preg1's completion arrives.
    // -----------------------------------------------------------------

    rf_set( 12, 32'd3 );

    fork
      begin
        send( 32'h208, 6'd7, 6'd12, 1'b0, 1'b1, OP_ADD, 5'd4, 32'd0, 1'b0, 1'b0, 5'd2, 6'd10, 6'd6, 1'b0 );
      end
      begin
        // Wait for insert to land, then fire completion for preg 12
        repeat( 3 ) @( posedge clk );
        #1;
        complete(
          '{5'dx,  5'dx},     // seq_num [p_num_be_lanes]
          '{5'dx,  5'dx},     // waddr   [p_num_be_lanes]
          '{32'hx, 32'hx},    // wdata   [p_num_be_lanes]
          '{1'b1,  1'b0},     // wen     [p_num_be_lanes]
          '{6'd12, 6'dx},     // preg    [p_num_be_lanes]
          '{1'b1,  1'b0}      // val     [p_num_be_lanes]
        );
      end
      begin
        X_Ostream.recv( '{
          pc:      32'h208,
          seq_num: 5'd2,
          op1:     32'd1,
          op2:     32'd3,
          waddr:   5'd4,
          preg:    6'd10,
          ppreg:   6'd6,
          uop:     OP_ADD
        } );
      end
    join

    // -----------------------------------------------------------------
    // Test 4: Source 0 (rs1) pending, woken by completion
    //   preg 12 is pending (regfile[12] = 3); preg 7 is ready (regfile[7] = 1)
    // -----------------------------------------------------------------

    fork
      begin
        send( 32'h20c, 6'd12, 6'd7, 1'b1, 1'b0, OP_ADD, 5'd2, 32'd0, 1'b0, 1'b0, 5'd3, 6'd11, 6'd7, 1'b0 );
      end
      begin
        // Wait for insert, then fire completion for preg 12
        repeat( 3 ) @( posedge clk );
        #1;
        complete(
          '{5'dx,  5'dx},
          '{5'dx,  5'dx},
          '{32'hx, 32'hx},
          '{1'b1,  1'b0},
          '{6'd12, 6'dx},
          '{1'b1,  1'b0}
        );
      end
      begin
        X_Ostream.recv( '{
          pc:      32'h20c,
          seq_num: 5'd3,
          op1:     32'd3,
          op2:     32'd1,
          waddr:   5'd2,
          preg:    6'd11,
          ppreg:   6'd7,
          uop:     OP_ADD
        } );
      end
    join

    rf_reset();

    t.test_case_end();
  endtask

  //----------------------------------------------------------------------
  // run_test_suite
  //----------------------------------------------------------------------

  task run_test_suite();
    t.test_suite_begin( suite_name );

    test_case_basic();
  endtask

endmodule

//========================================================================
// IssueQueueInOrder_test
//========================================================================

module IssueQueueInOrder_test;
  IssueQueueInOrderTestSuite #(1) suite_1();

  int s;

  initial begin
    test_bench_begin( `__FILE__ );
    s = get_test_suite();

    if ((s <= 0) || (s == 1)) suite_1.run_test_suite();

    test_bench_end();
  end
endmodule
