Classic Timing Analyzer report for RAM
Fri Jan 05 00:56:18 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.297 ns                                       ; pin_name4                                                                                                        ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.888 ns                                       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[7]                                                                                                        ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.088 ns                                      ; pin_name4                                                                                                        ; result[7]                                                                                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.128 ns                                      ; pin_name[7]                                                                                                      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                  ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.297 ns   ; pin_name4   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.986 ns   ; pin_name2   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.540 ns   ; pin_name3   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.362 ns   ; result[7]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 3.232 ns   ; result[3]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 2.794 ns   ; result[0]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 2.757 ns   ; result[5]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 2.732 ns   ; result[4]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 2.719 ns   ; result[1]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 2.702 ns   ; result[6]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 2.574 ns   ; pin_name[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 2.567 ns   ; pin_name[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 2.565 ns   ; result[2]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 2.563 ns   ; pin_name[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 2.560 ns   ; pin_name[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 2.558 ns   ; pin_name[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 2.537 ns   ; pin_name[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 2.516 ns   ; pin_name[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 2.353 ns   ; pin_name[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
+-------+--------------+------------+-------------+------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                             ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[7] ; clk        ;
; N/A   ; None         ; 8.888 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[7] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[3] ; clk        ;
; N/A   ; None         ; 8.834 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[3] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[5] ; clk        ;
; N/A   ; None         ; 7.629 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[5] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[6] ; clk        ;
; N/A   ; None         ; 7.528 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[6] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[0] ; clk        ;
; N/A   ; None         ; 7.522 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[0] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[4] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[4] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[1] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[1] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; result[2] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; result[2] ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 10.088 ns       ; pin_name4 ; result[7] ;
; N/A   ; None              ; 10.068 ns       ; pin_name4 ; result[3] ;
; N/A   ; None              ; 9.331 ns        ; pin_name3 ; result[7] ;
; N/A   ; None              ; 9.311 ns        ; pin_name3 ; result[3] ;
; N/A   ; None              ; 8.762 ns        ; pin_name4 ; result[0] ;
; N/A   ; None              ; 8.742 ns        ; pin_name4 ; result[4] ;
; N/A   ; None              ; 8.729 ns        ; pin_name4 ; result[6] ;
; N/A   ; None              ; 8.729 ns        ; pin_name4 ; result[5] ;
; N/A   ; None              ; 8.416 ns        ; pin_name4 ; result[1] ;
; N/A   ; None              ; 8.120 ns        ; pin_name4 ; result[2] ;
; N/A   ; None              ; 8.005 ns        ; pin_name3 ; result[0] ;
; N/A   ; None              ; 7.985 ns        ; pin_name3 ; result[4] ;
; N/A   ; None              ; 7.972 ns        ; pin_name3 ; result[6] ;
; N/A   ; None              ; 7.972 ns        ; pin_name3 ; result[5] ;
; N/A   ; None              ; 7.659 ns        ; pin_name3 ; result[1] ;
; N/A   ; None              ; 7.363 ns        ; pin_name3 ; result[2] ;
+-------+-------------------+-----------------+-----------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                  ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.128 ns ; pin_name[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -2.291 ns ; pin_name[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -2.312 ns ; pin_name[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.333 ns ; pin_name[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -2.335 ns ; pin_name[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -2.338 ns ; pin_name[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.340 ns ; result[2]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -2.342 ns ; pin_name[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -2.349 ns ; pin_name[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -2.477 ns ; result[6]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -2.494 ns ; result[1]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -2.507 ns ; result[4]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -2.532 ns ; result[5]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -2.569 ns ; result[0]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -3.007 ns ; result[3]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.137 ns ; result[7]   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.315 ns ; pin_name3   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -3.761 ns ; pin_name2   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -4.072 ns ; pin_name4   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 05 00:56:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y1; Fanout = 0; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.623 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.352 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.683 ns) + CELL(0.472 ns) = 2.352 ns; Loc. = M4K_X32_Y1; Fanout = 0; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.326 ns ( 56.38 % )
                Info: Total interconnect delay = 1.026 ns ( 43.62 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.361 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.335 ns ( 56.54 % )
                Info: Total interconnect delay = 1.026 ns ( 43.46 % )
        Info: + Micro clock to output delay of source is 0.136 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg" (data pin = "pin_name4", clock pin = "clk") is 4.297 ns
    Info: + Longest pin to memory delay is 6.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; PIN Node = 'pin_name4'
        Info: 2: + IC(4.510 ns) + CELL(0.366 ns) = 5.696 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst1|_~2'
        Info: 3: + IC(0.706 ns) + CELL(0.234 ns) = 6.636 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.420 ns ( 21.40 % )
        Info: Total interconnect delay = 5.216 ns ( 78.60 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
Info: tco from clock "clk" to destination pin "result[7]" through memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg" is 8.888 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7]'
        Info: 3: + IC(2.589 ns) + CELL(1.952 ns) = 6.391 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'result[7]'
        Info: Total cell delay = 3.802 ns ( 59.49 % )
        Info: Total interconnect delay = 2.589 ns ( 40.51 % )
Info: Longest tpd from source pin "pin_name4" to destination pin "result[7]" is 10.088 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; PIN Node = 'pin_name4'
    Info: 2: + IC(4.510 ns) + CELL(0.366 ns) = 5.696 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 8; COMB Node = 'lpm_ram_io:inst1|datatri[7]~0'
    Info: 3: + IC(2.450 ns) + CELL(1.942 ns) = 10.088 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'result[7]'
    Info: Total cell delay = 3.128 ns ( 31.01 % )
    Info: Total interconnect delay = 6.960 ns ( 68.99 % )
Info: th for memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7" (data pin = "pin_name[7]", clock pin = "clk") is -2.128 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 1; PIN Node = 'pin_name[7]'
        Info: 2: + IC(3.762 ns) + CELL(0.103 ns) = 4.692 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 0.930 ns ( 19.82 % )
        Info: Total interconnect delay = 3.762 ns ( 80.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Fri Jan 05 00:56:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


