

================================================================
== Vivado HLS Report for 'shuffle_96_p'
================================================================
* Date:           Sat Dec 22 04:14:31 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25345|  25345|  25345|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  25344|  25344|       132|          -|          -|   192|    no    |
        | + Loop 1.1      |    120|    120|        20|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     18|     18|         3|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     552|    304|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     244|     84|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     154|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     950|    513|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_yd2_x_U664  |ShuffleNetV2_mux_yd2  |        0|      0|  150|  45|
    |ShuffleNetV2_uremxdS_x_U663  |ShuffleNetV2_uremxdS  |        0|      0|   94|  39|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  244|  84|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |mul_fu_369_p2        |     *    |      0|   0|  62|           7|           8|
    |co_24_fu_344_p2      |     +    |      0|  29|  13|           1|           8|
    |h_21_fu_572_p2       |     +    |      0|  14|   9|           1|           3|
    |tmp_442_fu_469_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_444_fu_500_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_446_fu_531_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_448_fu_590_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_449_fu_600_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_450_fu_610_p2    |     +    |      0|  35|  15|          10|          10|
    |w_27_fu_637_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_435_fu_328_p2    |     -    |      0|  41|  17|          12|          12|
    |tmp_438_fu_407_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_441_fu_451_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_443_fu_494_p2    |     -    |      0|  44|  18|          13|          13|
    |tmp_445_fu_525_p2    |     -    |      0|  47|  19|          14|          14|
    |tmp_447_fu_560_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond4_fu_566_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond5_fu_338_p2  |   icmp   |      0|   0|   4|           8|           8|
    |exitcond_fu_631_p2   |   icmp   |      0|   0|   1|           3|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 552| 304|         171|         179|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  89|         18|    1|         18|
    |co_reg_257          |   9|          2|    8|         16|
    |h_reg_268           |   9|          2|    3|          6|
    |storemerge_reg_290  |   9|          2|    8|         16|
    |w_reg_279           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 125|         26|   23|         62|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  17|   0|   17|          0|
    |arrayNo_cast_reg_708   |   7|   0|    9|          2|
    |co_24_reg_684          |   8|   0|    8|          0|
    |co_reg_257             |   8|   0|    8|          0|
    |h_21_reg_736           |   3|   0|    3|          0|
    |h_reg_268              |   3|   0|    3|          0|
    |output_V_addr_reg_746  |  13|   0|   13|          0|
    |p_lshr_f_cast_reg_689  |   7|   0|    7|          0|
    |storemerge_reg_290     |   8|   0|    8|          0|
    |tmp_1365_cast_reg_676  |  12|   0|   13|          1|
    |tmp_1370_cast_reg_703  |  11|   0|   12|          1|
    |tmp_1375_cast_reg_713  |  11|   0|   12|          1|
    |tmp_1473_reg_672       |   1|   0|    1|          0|
    |tmp_1474_reg_697       |   5|   0|    5|          0|
    |tmp_443_reg_718        |  12|   0|   13|          1|
    |tmp_445_reg_723        |  13|   0|   14|          1|
    |tmp_447_reg_728        |   9|   0|   10|          1|
    |w_27_reg_814           |   3|   0|    3|          0|
    |w_reg_279              |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 154|   0|  162|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|ap_done                           | out |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |       shuffle_96_p      | return value |
|left_V_address0                   | out |   12|  ap_memory |          left_V         |     array    |
|left_V_ce0                        | out |    1|  ap_memory |          left_V         |     array    |
|left_V_q0                         |  in |    8|  ap_memory |          left_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_96_4x4_p_V_12_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_1_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_2_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_3_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_4_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_5_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_6_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_7_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_8_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_9_address0   | out |    9|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_10_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_11_address0  | out |    9|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
|buffer1_1_96_4x4_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
|buffer1_1_96_4x4_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

