0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado projects/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado projects/lab_1/lab_1.srcs/sim_1/new/half_adder_tb.v,1673852605,verilog,,,,half_adder_tb,,,,,,,,
D:/vivado projects/lab_1/lab_1.srcs/sim_1/new/half_adder_test_bench.v,1673853067,verilog,,,,half_adder_test_bench,,,,,,,,
D:/vivado projects/lab_1/lab_1.srcs/sources_1/new/half_adder.v,1673597092,verilog,,D:/vivado projects/lab_1/lab_1.srcs/sim_1/new/half_adder_test_bench.v,,half_adder,,,,,,,,
