{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701666642867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701666642868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 13:10:42 2023 " "Processing started: Mon Dec 04 13:10:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701666642868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701666642868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701666642868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701666642984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_PWM " "Found entity 1: tb_PWM" {  } { { "tb_pwm.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/tb_pwm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_up.v 1 1 " "Found 1 design units, including 1 entities, in source file rect_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 rect_up " "Found entity 1: rect_up" {  } { { "rect_up.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/rect_up.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "ad.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/ad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcvr.v 1 1 " "Found 1 design units, including 1 entities, in source file rcvr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcvr " "Found entity 1: rcvr" {  } { { "rcvr.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/rcvr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file down_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_deal " "Found entity 1: down_deal" {  } { { "down_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/down_deal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/PWM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_down.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_down " "Found entity 1: pwm_down" {  } { { "pwm_down.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_final.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 UNIT_FINAL " "Found entity 1: UNIT_FINAL" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_up.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_up " "Found entity 1: pwm_up" {  } { { "pwm_up.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_deal.v 5 5 " "Found 5 design units, including 5 entities, in source file sign_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_deal " "Found entity 1: sign_deal" {  } { { "sign_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""} { "Info" "ISGN_ENTITY_NAME" "2 error " "Found entity 2: error" {  } { { "sign_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""} { "Info" "ISGN_ENTITY_NAME" "3 error1 " "Found entity 3: error1" {  } { { "sign_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm " "Found entity 4: alarm" {  } { { "sign_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm1 " "Found entity 5: alarm1" {  } { { "sign_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sign " "Found entity 1: up_sign" {  } { { "up_sign.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/up_sign.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "send.v(51) " "Verilog HDL information at send.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "send.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/send.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send.v 1 1 " "Found 1 design units, including 1 entities, in source file send.v" { { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "send.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/send.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_down.v 1 1 " "Found 1 design units, including 1 entities, in source file rect_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 rect_down " "Found entity 1: rect_down" {  } { { "rect_down.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/rect_down.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701666643047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UNIT_FINAL " "Elaborating entity \"UNIT_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701666643066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:ad " "Elaborating entity \"ad\" for hierarchy \"ad:ad\"" {  } { { "UNIT_FINAL.v" "ad" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_down pwm_down:pwm_down " "Elaborating entity \"pwm_down\" for hierarchy \"pwm_down:pwm_down\"" {  } { { "UNIT_FINAL.v" "pwm_down" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcvr pwm_down:pwm_down\|rcvr:rcvr " "Elaborating entity \"rcvr\" for hierarchy \"pwm_down:pwm_down\|rcvr:rcvr\"" {  } { { "pwm_down.v" "rcvr" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_down.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_deal pwm_down:pwm_down\|down_deal:down_deal " "Elaborating entity \"down_deal\" for hierarchy \"pwm_down:pwm_down\|down_deal:down_deal\"" {  } { { "pwm_down.v" "down_deal" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_down.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM pwm_down:pwm_down\|PWM:PWM " "Elaborating entity \"PWM\" for hierarchy \"pwm_down:pwm_down\|PWM:PWM\"" {  } { { "pwm_down.v" "PWM" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_down.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_up pwm_up:pwm_up " "Elaborating entity \"pwm_up\" for hierarchy \"pwm_up:pwm_up\"" {  } { { "UNIT_FINAL.v" "pwm_up" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_deal pwm_up:pwm_up\|sign_deal:sign_deal " "Elaborating entity \"sign_deal\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\"" {  } { { "pwm_up.v" "sign_deal" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_up.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1 " "Elaborating entity \"error\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1\"" {  } { { "sign_deal.v" "t1" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f " "Elaborating entity \"alarm\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\"" {  } { { "sign_deal.v" "uv_f" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/sign_deal.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sign pwm_up:pwm_up\|up_sign:up_sign " "Elaborating entity \"up_sign\" for hierarchy \"pwm_up:pwm_up\|up_sign:up_sign\"" {  } { { "pwm_up.v" "up_sign" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_up.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send pwm_up:pwm_up\|send:send " "Elaborating entity \"send\" for hierarchy \"pwm_up:pwm_up\|send:send\"" {  } { { "pwm_up.v" "send" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/pwm_up.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701666643166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "K_5 GND " "Pin \"K_5\" is stuck at GND" {  } { { "UNIT_FINAL.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701666643837 "|UNIT_FINAL|K_5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701666643837 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "send.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/send.v" 15 -1 0 } } { "send.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/send.v" 24 -1 0 } } { "down_deal.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/down_deal.v" 22 -1 0 } } { "rcvr.v" "" { Text "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/rcvr.v" 26 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701666643843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1701666644052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1119 " "Implemented 1119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701666644066 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701666644066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1086 " "Implemented 1086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701666644066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701666644066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.map.smsg " "Generated suppressed messages file D:/temp/hff/git_v2/GR20230909/GR202300909_V2/UNIT_FINAL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1701666644106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701666644116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 13:10:44 2023 " "Processing ended: Mon Dec 04 13:10:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701666644116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701666644116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701666644116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701666644116 ""}
