Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 12:40:31 2023
| Host         : LAPTOP-6VNODD3K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     163         
LUTAR-1    Warning           LUT drives async reset alert    17          
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (316)
5. checking no_input_delay (8)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (336)
--------------------------
 There are 140 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW_in[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW_in[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SW_in[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: estado_actual_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: estado_actual_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[3][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[3][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[3][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_ERR/inst_ERROR/digsel_change_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_ERR/inst_ERROR/digsel_change_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst_DISPLAY_ERR/inst_ERROR/digsel_change_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ok_option_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (316)
--------------------------------------------------
 There are 316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  347          inf        0.000                      0                  347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digsel_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digsel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.303ns  (logic 4.201ns (45.154%)  route 5.102ns (54.846%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          LDCE                         0.000     0.000 r  digsel_reg[6]_LDC/G
    SLICE_X0Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  digsel_reg[6]_LDC/Q
                         net (fo=1, routed)           0.422     0.981    digsel_reg[6]_LDC_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     1.105 r  digsel_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.681     5.785    digsel_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.303 r  digsel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.303    digsel[6]
    K2                                                                r  digsel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 2.109ns (24.202%)  route 6.605ns (75.798%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=12, routed)          3.966     5.473    inst_DISPLAY_COUNTER/inst_Edgectr/reset_IBUF
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     5.597 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_7/O
                         net (fo=6, routed)           1.041     6.637    inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][0]_0[0]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150     6.787 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.828     7.616    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_1
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.328     7.944 r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.770     8.714    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count[5]
    SLICE_X1Y85          LDCE                                         r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.512ns (51.964%)  route 4.171ns (48.036%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  segments_reg[3]_LDC/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segments_reg[3]_LDC/Q
                         net (fo=2, routed)           1.247     1.806    segments_reg[3]_LDC_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.152     1.958 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.924     4.882    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.801     8.683 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.683    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 2.003ns (23.643%)  route 6.469ns (76.357%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=12, routed)          3.815     5.322    inst_DISPLAY_COUNTER/inst_Edgectr/reset_IBUF
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     5.446 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_6/O
                         net (fo=5, routed)           0.980     6.425    inst_DISPLAY_COUNTER/inst_Edgectr/coin_aux[1]
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     6.549 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[2]_i_2/O
                         net (fo=2, routed)           0.508     7.057    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[3]_i_1_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.181 r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_i_4/O
                         net (fo=4, routed)           0.827     8.008    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_i_4_n_0
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.124     8.132 r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.340     8.472    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count[3]
    SLICE_X1Y85          LDCE                                         r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 2.137ns (25.580%)  route 6.217ns (74.420%))
  Logic Levels:           4  (IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=12, routed)          3.966     5.473    inst_DISPLAY_COUNTER/inst_Edgectr/reset_IBUF
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     5.597 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_7/O
                         net (fo=6, routed)           1.041     6.637    inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][0]_0[0]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150     6.787 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.828     7.616    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_1
    SLICE_X1Y85          LUT4 (Prop_lut4_I1_O)        0.356     7.972 r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.382     8.354    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count[4]
    SLICE_X1Y85          LDCE                                         r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 2.109ns (25.494%)  route 6.163ns (74.506%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=12, routed)          3.966     5.473    inst_DISPLAY_COUNTER/inst_Edgectr/reset_IBUF
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     5.597 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_7/O
                         net (fo=6, routed)           1.041     6.637    inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[2][0]_0[0]
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.150     6.787 r  inst_DISPLAY_COUNTER/inst_Edgectr/actual_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.827     7.615    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.328     7.943 r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.330     8.272    inst_DISPLAY_COUNTER/inst_COUNTER/actual_count[6]
    SLICE_X1Y85          LDCE                                         r  inst_DISPLAY_COUNTER/inst_COUNTER/actual_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.233ns (52.032%)  route 3.903ns (47.968%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  segments_reg[3]_LDC/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segments_reg[3]_LDC/Q
                         net (fo=2, routed)           1.247     1.806    segments_reg[3]_LDC_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.930 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.655     4.586    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.136 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.136    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.113ns (51.530%)  route 3.869ns (48.470%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  led_reg[15]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  led_reg[15]/Q
                         net (fo=16, routed)          3.869     4.428    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.982 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.982    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.111ns (52.446%)  route 3.728ns (47.554%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  led_reg[15]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  led_reg[15]/Q
                         net (fo=16, routed)          3.728     4.287    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.839 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.839    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.128ns (53.574%)  route 3.577ns (46.426%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  led_reg[15]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  led_reg[15]/Q
                         net (fo=16, routed)          3.577     4.136    led_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.705 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.705    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg_c_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_DISPLAY_COUNTER/inst_SYNCHRNZR/SYNC_OUT_reg_c/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg_c_0/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg_c_0/Q
                         net (fo=1, routed)           0.116     0.257    inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg_c_0_n_0
    SLICE_X5Y83          FDCE                                         r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/SYNC_OUT_reg_c/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[1][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.996%)  route 0.076ns (29.004%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[1][9]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[1][9]/Q
                         net (fo=8, routed)           0.076     0.217    inst_DISPLAY_COUNTER/inst_Debouncer/p_3_in
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.045     0.262 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    inst_DISPLAY_COUNTER/inst_Debouncer/counter[1][2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[0][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[0]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[0]/Q
                         net (fo=2, routed)           0.123     0.264    inst_DISPLAY_COUNTER/inst_SYNCHRNZR/p_0_out[0]
    SLICE_X6Y84          SRL16E                                       r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[0][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[2][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[2]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[2]/Q
                         net (fo=2, routed)           0.127     0.268    inst_DISPLAY_COUNTER/inst_SYNCHRNZR/p_2_out[0]
    SLICE_X6Y78          SRL16E                                       r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[2][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.326%)  route 0.135ns (47.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][0]/C
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][0]/Q
                         net (fo=2, routed)           0.135     0.283    inst_DISPLAY_COUNTER/inst_Edgectr/p_1_out[1]
    SLICE_X6Y85          FDCE                                         r  inst_DISPLAY_COUNTER/inst_Edgectr/sreg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 estado_siguiente_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            estado_actual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          LDCE                         0.000     0.000 r  estado_siguiente_reg[1]_LDC/G
    SLICE_X7Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  estado_siguiente_reg[1]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    estado_siguiente_reg[1]_LDC_n_0
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    estado_actual[1]_i_1_n_0
    SLICE_X6Y87          FDCE                                         r  estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[1][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[1]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[1]/Q
                         net (fo=2, routed)           0.127     0.291    inst_DISPLAY_COUNTER/inst_SYNCHRNZR/SYNC_OUT_reg[1]_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_SYNC_OUT_reg_c_1
    SLICE_X6Y93          SRL16E                                       r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[1][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/coin_prev_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/coin_prev_reg[0]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_DISPLAY_COUNTER/inst_Debouncer/coin_prev_reg[0]/Q
                         net (fo=2, routed)           0.093     0.257    inst_DISPLAY_COUNTER/inst_Debouncer/coin_prev_reg_n_0_[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     0.302 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT[0]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.972%)  route 0.124ns (40.028%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[3][2]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[3][2]/Q
                         net (fo=5, routed)           0.124     0.265    inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg_n_0_[3][2]
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.045     0.310 r  inst_DISPLAY_COUNTER/inst_Debouncer/counter[3][4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    inst_DISPLAY_COUNTER/inst_Debouncer/counter[3][4]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  inst_DISPLAY_COUNTER/inst_Debouncer/counter_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[3][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.256%)  route 0.171ns (54.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE                         0.000     0.000 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[3]/C
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DISPLAY_COUNTER/inst_Debouncer/COIN_OUT_reg[3]/Q
                         net (fo=2, routed)           0.171     0.312    inst_DISPLAY_COUNTER/inst_SYNCHRNZR/p_3_out[0]
    SLICE_X6Y78          SRL16E                                       r  inst_DISPLAY_COUNTER/inst_SYNCHRNZR/sreg_reg[3][1]_srl2_inst_DISPLAY_COUNTER_inst_SYNCHRNZR_sreg_reg_c_0/D
  -------------------------------------------------------------------    -------------------





