<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: housekeeping</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_housekeeping'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_housekeeping')">housekeeping</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 84.40</td>
<td class="s9 cl rt"><a href="mod81.html#Line" > 97.19</a></td>
<td class="s9 cl rt"><a href="mod81.html#Cond" > 93.91</a></td>
<td class="s7 cl rt"><a href="mod81.html#Toggle" > 74.23</a></td>
<td class="s6 cl rt"><a href="mod81.html#FSM" > 62.96</a></td>
<td class="s9 cl rt"><a href="mod81.html#Branch" > 93.72</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/package/caravel/verilog/rtl/housekeeping.v')">/home/rady/caravel/package/caravel/verilog/rtl/housekeeping.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod81.html#inst_tag_4058"  onclick="showContent('inst_tag_4058')">caravel_top.uut.chip_core.housekeeping</a></td>
<td class="s8 cl rt"> 84.40</td>
<td class="s9 cl rt"><a href="mod81.html#Line" > 97.19</a></td>
<td class="s9 cl rt"><a href="mod81.html#Cond" > 93.91</a></td>
<td class="s7 cl rt"><a href="mod81.html#Toggle" > 74.23</a></td>
<td class="s6 cl rt"><a href="mod81.html#FSM" > 62.96</a></td>
<td class="s9 cl rt"><a href="mod81.html#Branch" > 93.72</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_housekeeping'>
<hr>
<a name="inst_tag_4058"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4058" >caravel_top.uut.chip_core.housekeeping</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 84.40</td>
<td class="s9 cl rt"><a href="mod81.html#Line" > 97.19</a></td>
<td class="s9 cl rt"><a href="mod81.html#Cond" > 93.91</a></td>
<td class="s7 cl rt"><a href="mod81.html#Toggle" > 74.23</a></td>
<td class="s6 cl rt"><a href="mod81.html#FSM" > 62.96</a></td>
<td class="s9 cl rt"><a href="mod81.html#Branch" > 93.72</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 86.75</td>
<td class="s9 cl rt"> 97.59</td>
<td class="s9 cl rt"> 94.17</td>
<td class="s7 cl rt"> 76.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s9 cl rt"> 93.75</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_147" >chip_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod47.html#inst_tag_1968" id="tag_urg_inst_1968">hkspi</a></td>
<td class="s9 cl rt"> 98.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.94</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_housekeeping'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod81.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>498</td><td>484</td><td>97.19</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>342</td><td>108</td><td>108</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>499</td><td>114</td><td>104</td><td>91.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>639</td><td>73</td><td>73</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>921</td><td>52</td><td>52</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>1032</td><td>151</td><td>147</td><td>97.35</td></tr>
</table>
<pre class="code"><br clear=all>
341                     	begin
342        1/1          	case (address)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
343                     	    /* Housekeeping SPI Protocol */
344        1/1          	    8'h00 : fdata = 8'h00;			// SPI status (fixed) 
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
345                     
346                     	    /* Status and Identification */
347        1/1          	    8'h01 : fdata = {4'h0, mfgr_id[11:8]};	// Manufacturer ID (fixed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;
348        1/1          	    8'h02 : fdata = mfgr_id[7:0];		// Manufacturer ID (fixed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;
349        1/1          	    8'h03 : fdata = prod_id;			// Product ID (fixed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;
350        1/1          	    8'h04 : fdata = mask_rev[31:24];		// Mask rev (via programmed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;
351        1/1          	    8'h05 : fdata = mask_rev[23:16];		// Mask rev (via programmed)
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
352        1/1          	    8'h06 : fdata = mask_rev[15:8];		// Mask rev (via programmed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
353        1/1          	    8'h07 : fdata = mask_rev[7:0];		// Mask rev (via programmed)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
354                     
355                     	    /* Clocking control */
356        1/1          	    8'h08 : fdata = {6'b000000, pll_dco_ena, pll_ena};
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_disable">T4</span>&nbsp;
357        1/1          	    8'h09 : fdata = {7'b0000000, pll_bypass};
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_disable">T4</span>&nbsp;
358        1/1          	    8'h0a : fdata = {7'b0000000, irq_spi};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;<span title = "compilation/simv/spi_rd_wr">T48</span>&nbsp;
359        1/1          	    8'h0b : fdata = {7'b0000000, reset};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
360        1/1          	    8'h0c : fdata = {7'b0000000, trap};		// CPU trap state
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;
361        1/1          	    8'h0d : fdata = pll_trim[7:0];
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
362        1/1          	    8'h0e : fdata = pll_trim[15:8];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
363        1/1          	    8'h0f : fdata = pll_trim[23:16];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
364        1/1          	    8'h10 : fdata = {6'b000000, pll_trim[25:24]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;<span title = "compilation/simv/spi_rd_wr">T48</span>&nbsp;
365        1/1          	    8'h11 : fdata = {2'b00, pll90_sel, pll_sel};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;<span title = "compilation/simv/spi_rd_wr">T48</span>&nbsp;
366        1/1          	    8'h12 : fdata = {3'b000, pll_div};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
367                     
368                     	    // GPIO Control (bit bang and automatic)
369                     	    // NOTE: &quot;serial_busy&quot; is the read-back signal occupying the same
370                     	    // address/bit as &quot;serial_xfer&quot;.
371        1/1          	    8'h13 : fdata = {1'b0, serial_data_2, serial_data_1, serial_bb_clock,
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
372                     				serial_bb_load, serial_bb_resetn, serial_bb_enable,
373                     				serial_busy};
374                     
375                     `ifdef USE_SRAM_RO_INTERFACE
376                     	    /* Optional:  SRAM read-only port (registers 14 to 19) */
377                     	    8'h14 : fdata = {6'b000000, sram_ro_clk, sram_ro_csb};
378                     	    8'h15 : fdata = sram_ro_addr;
379                     	    8'h16 : fdata = sram_ro_data[31:24];
380                     	    8'h17 : fdata = sram_ro_data[23:16];
381                     	    8'h18 : fdata = sram_ro_data[15:8];
382                     	    8'h19 : fdata = sram_ro_data[7:0];
383                     `endif
384                     
385                     	    /* System monitoring */
386        1/1          	    8'h1a : fdata = {4'b0000, usr1_vcc_pwrgood, usr2_vcc_pwrgood,
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
387                     				usr1_vdd_pwrgood, usr2_vdd_pwrgood};
388        1/1          	    8'h1b : fdata = {5'b00000, clk1_output_dest, clk2_output_dest,
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
389                     				trap_output_dest};
390        1/1          	    8'h1c : fdata = {6'b000000, irq_2_inputsrc, irq_1_inputsrc};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;
391                     
392                     	    /* GPIO Configuration */
393        1/1          	    8'h1d : fdata = {3'b000, gpio_configure[0][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
394        1/1          	    8'h1e : fdata = gpio_configure[0][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
395        1/1          	    8'h1f : fdata = {3'b000, gpio_configure[1][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
396        1/1          	    8'h20 : fdata = gpio_configure[1][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
397        1/1          	    8'h21 : fdata = {3'b000, gpio_configure[2][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
398        1/1          	    8'h22 : fdata = gpio_configure[2][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
399        1/1          	    8'h23 : fdata = {3'b000, gpio_configure[3][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
400        1/1          	    8'h24 : fdata = gpio_configure[3][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
401        1/1          	    8'h25 : fdata = {3'b000, gpio_configure[4][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
402        1/1          	    8'h26 : fdata = gpio_configure[4][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
403        1/1          	    8'h27 : fdata = {3'b000, gpio_configure[5][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
404        1/1          	    8'h28 : fdata = gpio_configure[5][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
405        1/1          	    8'h29 : fdata = {3'b000, gpio_configure[6][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
406        1/1          	    8'h2a : fdata = gpio_configure[6][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
407        1/1          	    8'h2b : fdata = {3'b000, gpio_configure[7][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
408        1/1          	    8'h2c : fdata = gpio_configure[7][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
409        1/1          	    8'h2d : fdata = {3'b000, gpio_configure[8][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
410        1/1          	    8'h2e : fdata = gpio_configure[8][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
411        1/1          	    8'h2f : fdata = {3'b000, gpio_configure[9][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
412        1/1          	    8'h30 : fdata = gpio_configure[9][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
413        1/1          	    8'h31 : fdata = {3'b000, gpio_configure[10][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
414        1/1          	    8'h32 : fdata = gpio_configure[10][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
415        1/1          	    8'h33 : fdata = {3'b000, gpio_configure[11][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
416        1/1          	    8'h34 : fdata = gpio_configure[11][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
417        1/1          	    8'h35 : fdata = {3'b000, gpio_configure[12][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
418        1/1          	    8'h36 : fdata = gpio_configure[12][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
419        1/1          	    8'h37 : fdata = {3'b000, gpio_configure[13][12:8]};
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
420        1/1          	    8'h38 : fdata = gpio_configure[13][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
421        1/1          	    8'h39 : fdata = {3'b000, gpio_configure[14][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
422        1/1          	    8'h3a : fdata = gpio_configure[14][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
423        1/1          	    8'h3b : fdata = {3'b000, gpio_configure[15][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
424        1/1          	    8'h3c : fdata = gpio_configure[15][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
425        1/1          	    8'h3d : fdata = {3'b000, gpio_configure[16][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
426        1/1          	    8'h3e : fdata = gpio_configure[16][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
427        1/1          	    8'h3f : fdata = {3'b000, gpio_configure[17][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
428        1/1          	    8'h40 : fdata = gpio_configure[17][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
429        1/1          	    8'h41 : fdata = {3'b000, gpio_configure[18][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
430        1/1          	    8'h42 : fdata = gpio_configure[18][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
431        1/1          	    8'h43 : fdata = {3'b000, gpio_configure[19][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
432        1/1          	    8'h44 : fdata = gpio_configure[19][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
433        1/1          	    8'h45 : fdata = {3'b000, gpio_configure[20][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
434        1/1          	    8'h46 : fdata = gpio_configure[20][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
435        1/1          	    8'h47 : fdata = {3'b000, gpio_configure[21][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
436        1/1          	    8'h48 : fdata = gpio_configure[21][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
437        1/1          	    8'h49 : fdata = {3'b000, gpio_configure[22][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
438        1/1          	    8'h4a : fdata = gpio_configure[22][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
439        1/1          	    8'h4b : fdata = {3'b000, gpio_configure[23][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
440        1/1          	    8'h4c : fdata = gpio_configure[23][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
441        1/1          	    8'h4d : fdata = {3'b000, gpio_configure[24][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
442        1/1          	    8'h4e : fdata = gpio_configure[24][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
443        1/1          	    8'h4f : fdata = {3'b000, gpio_configure[25][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
444        1/1          	    8'h50 : fdata = gpio_configure[25][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
445        1/1          	    8'h51 : fdata = {3'b000, gpio_configure[26][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
446        1/1          	    8'h52 : fdata = gpio_configure[26][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
447        1/1          	    8'h53 : fdata = {3'b000, gpio_configure[27][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
448        1/1          	    8'h54 : fdata = gpio_configure[27][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
449        1/1          	    8'h55 : fdata = {3'b000, gpio_configure[28][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
450        1/1          	    8'h56 : fdata = gpio_configure[28][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
451        1/1          	    8'h57 : fdata = {3'b000, gpio_configure[29][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
452        1/1          	    8'h58 : fdata = gpio_configure[29][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
453        1/1          	    8'h59 : fdata = {3'b000, gpio_configure[30][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
454        1/1          	    8'h5a : fdata = gpio_configure[30][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
455        1/1          	    8'h5b : fdata = {3'b000, gpio_configure[31][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
456        1/1          	    8'h5c : fdata = gpio_configure[31][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
457        1/1          	    8'h5d : fdata = {3'b000, gpio_configure[32][12:8]};
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
458        1/1          	    8'h5e : fdata = gpio_configure[32][7:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
459        1/1          	    8'h5f : fdata = {3'b000, gpio_configure[33][12:8]};
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
460        1/1          	    8'h60 : fdata = gpio_configure[33][7:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
461        1/1          	    8'h61 : fdata = {3'b000, gpio_configure[34][12:8]};
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
462        1/1          	    8'h62 : fdata = gpio_configure[34][7:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
463        1/1          	    8'h63 : fdata = {3'b000, gpio_configure[35][12:8]};
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
464        1/1          	    8'h64 : fdata = gpio_configure[35][7:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
465        1/1          	    8'h65 : fdata = {3'b000, gpio_configure[36][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
466        1/1          	    8'h66 : fdata = gpio_configure[36][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
467        1/1          	    8'h67 : fdata = {3'b000, gpio_configure[37][12:8]};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
468        1/1          	    8'h68 : fdata = gpio_configure[37][7:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
469                     
470                     	    // GPIO Data
471        1/1          	    8'h69 : fdata = {2'b00, mgmt_gpio_in[`MPRJ_IO_PADS-1:32]};
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
472        1/1          	    8'h6a : fdata = mgmt_gpio_in[31:24];
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
473        1/1          	    8'h6b : fdata = mgmt_gpio_in[23:16];
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
474        1/1          	    8'h6c : fdata = mgmt_gpio_in[15:8];
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
475        1/1          	    8'h6d : fdata = mgmt_gpio_in[7:0];
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
476                     
477                     	    // Power Control (reserved)
478        1/1          	    8'h6e : fdata = {4'b0000, pwr_ctrl_out};
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>&nbsp;<span title = "compilation/simv/hk_regs_rst_spi">T57</span>&nbsp;
479                     
480                     	    // Housekeeping SPI system disable
481        1/1          	    8'h6f : fdata = {7'b0000000, hkspi_disable};
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;
482                     
483        1/1          	    default: fdata = 8'h00;
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_disable">T4</span>&nbsp;
484                     	endcase
485                     	end
486                         endfunction
487                     
488                         /* Memory map address to SPI address translation for back door access */
489                         /* (see doc/memory_map.txt)						  */
490                     
491                         wire [11:0] gpio_adr = GPIO_BASE_ADR[23:12];
492                         wire [11:0] sys_adr = SYS_BASE_ADR[23:12];
493                         wire [11:0] spi_adr = SPI_BASE_ADR[23:12];
494                     
495                         function [7:0] spiaddr(input [31:0] wbaddress);
496                     	begin
497                     	/* Address taken from lower 8 bits and upper 4 bits of the 32-bit */
498                     	/* wishbone address.						  */
499        1/1          	case ({wbaddress[23:20], wbaddress[7:0]})
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
500        1/1          	    spi_adr  | 12'h000 : spiaddr = 8'h00;	// SPI status (reserved)
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
501        1/1          	    spi_adr  | 12'h004 : spiaddr = 8'h03;	// product ID
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
502        1/1          	    spi_adr  | 12'h005 : spiaddr = 8'h02;	// Manufacturer ID (low)
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
503        1/1          	    spi_adr  | 12'h006 : spiaddr = 8'h01;	// Manufacturer ID (high)
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
504        1/1          	    spi_adr  | 12'h008 : spiaddr = 8'h07;	// User project ID (low)
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
505        1/1          	    spi_adr  | 12'h009 : spiaddr = 8'h06;	// User project ID .
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
506        1/1          	    spi_adr  | 12'h00a : spiaddr = 8'h05;	// User project ID .
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
507        1/1          	    spi_adr  | 12'h00b : spiaddr = 8'h04;	// User project ID (high)
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
508                     
509        1/1          	    spi_adr  | 12'h00c : spiaddr = 8'h08;	// PLL enables
           Tests:       <span title = "compilation/simv/hk_disable">T4</span>&nbsp;
510        <font color = "red">0/1     ==>  	    spi_adr  | 12'h010 : spiaddr = 8'h09;	// PLL bypass</font>
511        1/1          	    spi_adr  | 12'h014 : spiaddr = 8'h0a;	// IRQ
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
512        1/1          	    spi_adr  | 12'h018 : spiaddr = 8'h0b;	// Reset
           Tests:       <span title = "compilation/simv/cpu_reset">T5</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
513        1/1          	    spi_adr  | 12'h028 : spiaddr = 8'h0c;	// CPU trap state
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
514        1/1          	    spi_adr  | 12'h01f : spiaddr = 8'h10;	// PLL trim
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
515        1/1          	    spi_adr  | 12'h01e : spiaddr = 8'h0f;	// PLL trim
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
516        1/1          	    spi_adr  | 12'h01d : spiaddr = 8'h0e;	// PLL trim
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
517        1/1          	    spi_adr  | 12'h01c : spiaddr = 8'h0d;	// PLL trim
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
518        1/1          	    spi_adr  | 12'h020 : spiaddr = 8'h11;	// PLL source
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
519        1/1          	    spi_adr  | 12'h024 : spiaddr = 8'h12;	// PLL divider
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
520                     
521        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02c : spiaddr = 8'h19;	// SRAM read-only data</font>
522        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02d : spiaddr = 8'h18;	// SRAM read-only data</font>
523        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02e : spiaddr = 8'h17;	// SRAM read-only data</font>
524        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02f : spiaddr = 8'h16;	// SRAM read-only data</font>
525        <font color = "red">0/1     ==>  	    spi_adr  | 12'h030 : spiaddr = 8'h15;	// SRAM read-only address</font>
526        <font color = "red">0/1     ==>  	    spi_adr  | 12'h034 : spiaddr = 8'h14;	// SRAM read-only control</font>
527                     
528        1/1          	    gpio_adr | 12'h000 : spiaddr = 8'h13;	// GPIO control
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
529                     
530        <font color = "red">0/1     ==>  	    sys_adr  | 12'h000 : spiaddr = 8'h1a;	// Power monitor</font>
531        1/1          	    sys_adr  | 12'h004 : spiaddr = 8'h1b;	// Output redirect
           Tests:       <span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
532        <font color = "red">0/1     ==>  	    sys_adr  | 12'h00c : spiaddr = 8'h1c;	// Input redirect</font>
533                     
534        1/1          	    gpio_adr | 12'h025 : spiaddr = 8'h1d;	// GPIO configuration
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
535        1/1          	    gpio_adr | 12'h024 : spiaddr = 8'h1e;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
536        1/1          	    gpio_adr | 12'h029 : spiaddr = 8'h1f;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
537        1/1          	    gpio_adr | 12'h028 : spiaddr = 8'h20;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
538        1/1          	    gpio_adr | 12'h02d : spiaddr = 8'h21;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
539        1/1          	    gpio_adr | 12'h02c : spiaddr = 8'h22;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
540        1/1          	    gpio_adr | 12'h031 : spiaddr = 8'h23;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
541        1/1          	    gpio_adr | 12'h030 : spiaddr = 8'h24;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
542        1/1          	    gpio_adr | 12'h035 : spiaddr = 8'h25;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
543        1/1          	    gpio_adr | 12'h034 : spiaddr = 8'h26;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
544        1/1          	    gpio_adr | 12'h039 : spiaddr = 8'h27;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
545        1/1          	    gpio_adr | 12'h038 : spiaddr = 8'h28;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
546        1/1          	    gpio_adr | 12'h03d : spiaddr = 8'h29;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
547        1/1          	    gpio_adr | 12'h03c : spiaddr = 8'h2a;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
548        1/1          	    gpio_adr | 12'h041 : spiaddr = 8'h2b;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
549        1/1          	    gpio_adr | 12'h040 : spiaddr = 8'h2c;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
550        1/1          	    gpio_adr | 12'h045 : spiaddr = 8'h2d;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
551        1/1          	    gpio_adr | 12'h044 : spiaddr = 8'h2e;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
552        1/1          	    gpio_adr | 12'h049 : spiaddr = 8'h2f;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
553        1/1          	    gpio_adr | 12'h048 : spiaddr = 8'h30;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
554        1/1          	    gpio_adr | 12'h04d : spiaddr = 8'h31;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
555        1/1          	    gpio_adr | 12'h04c : spiaddr = 8'h32;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
556        1/1          	    gpio_adr | 12'h051 : spiaddr = 8'h33;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
557        1/1          	    gpio_adr | 12'h050 : spiaddr = 8'h34;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/user_pass_thru_connection">T26</span>&nbsp;
558        1/1          	    gpio_adr | 12'h055 : spiaddr = 8'h35;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
559        1/1          	    gpio_adr | 12'h054 : spiaddr = 8'h36;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
560        1/1          	    gpio_adr | 12'h059 : spiaddr = 8'h37;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
561        1/1          	    gpio_adr | 12'h058 : spiaddr = 8'h38;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
562        1/1          	    gpio_adr | 12'h05d : spiaddr = 8'h39;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
563        1/1          	    gpio_adr | 12'h05c : spiaddr = 8'h3a;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
564        1/1          	    gpio_adr | 12'h061 : spiaddr = 8'h3b;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
565        1/1          	    gpio_adr | 12'h060 : spiaddr = 8'h3c;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
566        1/1          	    gpio_adr | 12'h065 : spiaddr = 8'h3d;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
567        1/1          	    gpio_adr | 12'h064 : spiaddr = 8'h3e;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
568        1/1          	    gpio_adr | 12'h069 : spiaddr = 8'h3f;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
569        1/1          	    gpio_adr | 12'h068 : spiaddr = 8'h40;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
570        1/1          	    gpio_adr | 12'h06d : spiaddr = 8'h41;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
571        1/1          	    gpio_adr | 12'h06c : spiaddr = 8'h42;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
572        1/1          	    gpio_adr | 12'h071 : spiaddr = 8'h43;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
573        1/1          	    gpio_adr | 12'h070 : spiaddr = 8'h44;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
574        1/1          	    gpio_adr | 12'h075 : spiaddr = 8'h45;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
575        1/1          	    gpio_adr | 12'h074 : spiaddr = 8'h46;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
576        1/1          	    gpio_adr | 12'h079 : spiaddr = 8'h47;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
577        1/1          	    gpio_adr | 12'h078 : spiaddr = 8'h48;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
578        1/1          	    gpio_adr | 12'h07d : spiaddr = 8'h49;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
579        1/1          	    gpio_adr | 12'h07c : spiaddr = 8'h4a;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
580        1/1          	    gpio_adr | 12'h081 : spiaddr = 8'h4b;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
581        1/1          	    gpio_adr | 12'h080 : spiaddr = 8'h4c;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
582        1/1          	    gpio_adr | 12'h085 : spiaddr = 8'h4d;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
583        1/1          	    gpio_adr | 12'h084 : spiaddr = 8'h4e;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
584        1/1          	    gpio_adr | 12'h089 : spiaddr = 8'h4f;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
585        1/1          	    gpio_adr | 12'h088 : spiaddr = 8'h50;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
586        1/1          	    gpio_adr | 12'h08d : spiaddr = 8'h51;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
587        1/1          	    gpio_adr | 12'h08c : spiaddr = 8'h52;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
588        1/1          	    gpio_adr | 12'h091 : spiaddr = 8'h53;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
589        1/1          	    gpio_adr | 12'h090 : spiaddr = 8'h54;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
590        1/1          	    gpio_adr | 12'h095 : spiaddr = 8'h55;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
591        1/1          	    gpio_adr | 12'h094 : spiaddr = 8'h56;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
592        1/1          	    gpio_adr | 12'h099 : spiaddr = 8'h57;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
593        1/1          	    gpio_adr | 12'h098 : spiaddr = 8'h58;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
594        1/1          	    gpio_adr | 12'h09d : spiaddr = 8'h59;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
595        1/1          	    gpio_adr | 12'h09c : spiaddr = 8'h5a;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
596        1/1          	    gpio_adr | 12'h0a1 : spiaddr = 8'h5b;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
597        1/1          	    gpio_adr | 12'h0a0 : spiaddr = 8'h5c;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
598        1/1          	    gpio_adr | 12'h0a5 : spiaddr = 8'h5d;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
599        1/1          	    gpio_adr | 12'h0a4 : spiaddr = 8'h5e;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
600        1/1          	    gpio_adr | 12'h0a9 : spiaddr = 8'h5f;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
601        1/1          	    gpio_adr | 12'h0a8 : spiaddr = 8'h60;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
602        1/1          	    gpio_adr | 12'h0ad : spiaddr = 8'h61;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
603        1/1          	    gpio_adr | 12'h0ac : spiaddr = 8'h62;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
604        1/1          	    gpio_adr | 12'h0b1 : spiaddr = 8'h63;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
605        1/1          	    gpio_adr | 12'h0b0 : spiaddr = 8'h64;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;
606        1/1          	    gpio_adr | 12'h0b5 : spiaddr = 8'h65;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
607        1/1          	    gpio_adr | 12'h0b4 : spiaddr = 8'h66;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
608        1/1          	    gpio_adr | 12'h0b9 : spiaddr = 8'h67;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
609        1/1          	    gpio_adr | 12'h0b8 : spiaddr = 8'h68;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
610                     
611        1/1          	    gpio_adr | 12'h010 : spiaddr = 8'h69;	// GPIO data (h)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
612                     
613        1/1          	    gpio_adr | 12'h00f : spiaddr = 8'h6a;	// GPIO data (l)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
614        1/1          	    gpio_adr | 12'h00e : spiaddr = 8'h6b;	// GPIO data (l)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
615        1/1          	    gpio_adr | 12'h00d : spiaddr = 8'h6c;	// GPIO data (l)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
616        1/1          	    gpio_adr | 12'h00c : spiaddr = 8'h6d;	// GPIO data (l)
           Tests:       <span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>&nbsp;
617                     
618        <font color = "red">0/1     ==>  	    gpio_adr | 12'h004 : spiaddr = 8'h6e;	// Power control</font>
619                     
620        1/1          	    sys_adr  | 12'h010 : spiaddr = 8'h6f;	// Housekeeping SPI disable
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/PoR">T7</span>&nbsp;
621                     
622        1/1          	    default : spiaddr = 8'h00;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
623                     	endcase
624                     	end
625                         endfunction
626                     	
627                         // SPI is considered active when the GPIO for CSB is set to input and
628                         // CSB is low.  SPI is considered &quot;busy&quot; when rdstb or wrstb are high,
629                         // indicating that the SPI will read or write a byte on the next SCK
630                         // transition.
631                     
632                         wire spi_is_enabled = (~gpio_configure[3][INP_DIS]) &amp; (~hkspi_disable);
633                         wire spi_is_active = spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0);
634                         wire spi_is_busy = spi_is_active &amp;&amp; (rdstb || wrstb);
635                     
636                         /* Wishbone back-door state machine and address translation */
637                     
638                         always @(posedge wb_clk_i or posedge wb_rst_i) begin
639        1/1          	if (wb_rst_i) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
640        1/1          	    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
641        1/1          	    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
642        1/1          	    wbbd_addr &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
643        1/1          	    wbbd_data &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
644        1/1          	    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
645        1/1          	    wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
646        1/1          	    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
647                     	end else begin
648        1/1          	    case (wbbd_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
649                     		`WBBD_IDLE: begin
650        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
651        1/1          		    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
652        1/1          		    if ((sys_select | gpio_select | spi_select) &amp;&amp;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
653                     	    	    		 wb_cyc_i &amp;&amp; wb_stb_i) begin
654        1/1          			wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
655        1/1          			wbbd_state &lt;= `WBBD_SETUP0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
656                     		    end
                        MISSING_ELSE
657                     		end
658                     		`WBBD_SETUP0: begin
659        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
660        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
661        1/1          		    if (wb_sel_i[0] &amp; wb_we_i) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
662        1/1          		    	wbbd_data &lt;= wb_dat_i[7:0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
663                     		    end
                        MISSING_ELSE
664        1/1          		    wbbd_write &lt;= wb_sel_i[0] &amp; wb_we_i;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
665        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
666                     
667                     		    // If the SPI is being accessed and about to read or
668                     		    // write a byte, then stall until the SPI is ready.
669        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
670        1/1          		        wbbd_state &lt;= `WBBD_RW0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
671                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
672                     		end
673                     		`WBBD_RW0: begin
674        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
675        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
676        1/1          		    wb_dat_o[7:0] &lt;= odata;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
677        1/1          		    wbbd_state &lt;= `WBBD_SETUP1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
678                     		end
679                     		`WBBD_SETUP1: begin
680        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
681        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
682        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
683        1/1          		    if (wb_sel_i[1] &amp; wb_we_i) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
684        1/1          		    	wbbd_data &lt;= wb_dat_i[15:8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
685                     		    end
                        MISSING_ELSE
686        1/1          		    wbbd_write &lt;= wb_sel_i[1] &amp; wb_we_i;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
687        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
688        1/1          		        wbbd_state &lt;= `WBBD_RW1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
689                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
690                     		end
691                     		`WBBD_RW1: begin
692        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
693        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
694        1/1          		    wb_dat_o[15:8] &lt;= odata;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
695        1/1          		    wbbd_state &lt;= `WBBD_SETUP2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
696                     		end
697                     		`WBBD_SETUP2: begin
698        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
699        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
700        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 2);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
701        1/1          		    if (wb_sel_i[2] &amp; wb_we_i) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
702        1/1          		    	wbbd_data &lt;= wb_dat_i[23:16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
703                     		    end
                        MISSING_ELSE
704        1/1          		    wbbd_write &lt;= wb_sel_i[2] &amp; wb_we_i;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
705        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
706        1/1          		        wbbd_state &lt;= `WBBD_RW2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
707                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
708                     		end
709                     		`WBBD_RW2: begin
710        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
711        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
712        1/1          		    wb_dat_o[23:16] &lt;= odata;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
713        1/1          		    wbbd_state &lt;= `WBBD_SETUP3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
714                     		end
715                     		`WBBD_SETUP3: begin
716        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
717        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
718        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 3);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
719        1/1          		    if (wb_sel_i[3] &amp; wb_we_i) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
720        1/1          		    	wbbd_data &lt;= wb_dat_i[31:24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
721                     		    end
                        MISSING_ELSE
722        1/1          		    wbbd_write &lt;= wb_sel_i[3] &amp; wb_we_i;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
723        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
724        1/1          		        wbbd_state &lt;= `WBBD_RW3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
725                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
726                     		end
727                     		`WBBD_RW3: begin
728        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
729        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
730        1/1          		    wb_dat_o[31:24] &lt;= odata;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
731        1/1          		    wb_ack_o &lt;= 1'b1;	// Release hold on wishbone bus
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
732        1/1          		    wbbd_state &lt;= `WBBD_DONE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
733                     		end
734                     		`WBBD_DONE: begin
735        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
736        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
737        1/1          		    wb_ack_o &lt;= 1'b0;	// Reset for next access
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
738        1/1          		    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
739        1/1          		    wbbd_state &lt;= `WBBD_RESET;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
740                     		end
741                     		`WBBD_RESET: begin
742        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
743        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
744        1/1          		    wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
745        1/1          		    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
746        1/1          		    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
747                     		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
748                     	    endcase
749                     	end
750                         end
751                     
752                         // Instantiate the SPI interface protocol module
753                     
754                         housekeeping_spi hkspi (
755                     	.reset(~porb),
756                         	.SCK(mgmt_gpio_in[4]),
757                         	.SDI(mgmt_gpio_in[2]),
758                         	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
759                         	.SDO(sdo),
760                         	.sdoenb(sdo_enb),
761                         	.idata(odata),
762                         	.odata(idata),
763                         	.oaddr(iaddr),
764                         	.rdstb(rdstb),
765                         	.wrstb(wrstb),
766                         	.pass_thru_mgmt(pass_thru_mgmt),
767                         	.pass_thru_mgmt_delay(pass_thru_mgmt_delay),
768                         	.pass_thru_user(pass_thru_user),
769                         	.pass_thru_user_delay(pass_thru_user_delay),
770                         	.pass_thru_mgmt_reset(pass_thru_mgmt_reset),
771                         	.pass_thru_user_reset(pass_thru_user_reset)
772                         );
773                     
774                     
775                     
776                         // GPIO data handling to and from the management SoC
777                     
778                         assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
779                     		mgmt_gpio_data[37];
780                         assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
781                     		mgmt_gpio_data[36];
782                     
783                         assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
784                     		~gpio_configure[37][INP_DIS];
785                         assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
786                     		~gpio_configure[36][INP_DIS];
787                         assign mgmt_gpio_oeb[35] = (spi_enabled) ? spi_sdoenb :
788                     		~gpio_configure[35][INP_DIS];
789                     
790                         // NOTE:  Ignored by spimemio module when QSPI disabled, so they do not
791                         // need any exception when qspi_enabled == 1.
792                         assign spimemio_flash_io3_di = mgmt_gpio_in[37];
793                         assign spimemio_flash_io2_di = mgmt_gpio_in[36];
794                     
795                         // SPI master is assigned to the other 4 bits of the data high word.
796                         assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
797                         assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
798                         assign mgmt_gpio_out[34] = mgmt_gpio_data[34];
799                         assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
800                     
801                         assign mgmt_gpio_out[31:16] = mgmt_gpio_data[31:16];
802                         assign mgmt_gpio_out[12:11] = mgmt_gpio_data[12:11];
803                     
804                         assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
805                     			: mgmt_gpio_data[10];
806                         assign mgmt_gpio_out_9_prebuff = (pass_thru_user) ? mgmt_gpio_in[4]
807                     			: mgmt_gpio_data[9];
808                     
809                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_9_buff_inst (
810                     `ifdef USE_POWER_PINS
811                             .VPWR(VPWR),
812                             .VGND(VGND),
813                             .VPB(VPWR),
814                             .VNB(VGND),
815                     `endif
816                     	.A(mgmt_gpio_out_9_prebuff),
817                         .X(mgmt_gpio_out[9]));
818                     
819                         assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
820                     			: mgmt_gpio_data[8];
821                     
822                         assign mgmt_gpio_out[7] = mgmt_gpio_data[7];
823                         assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
824                         assign mgmt_gpio_out[5:2] = mgmt_gpio_data[5:2];
825                     
826                         // In pass-through modes, route SDO from the respective flash (user or
827                         // management SoC) to the dedicated SDO pin (GPIO[1])
828                     
829                         assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
830                     		 (pass_thru_user) ? mgmt_gpio_in[11] :
831                     		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
832                         assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
833                     
834                         assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[1][INP_DIS];
835                         assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][INP_DIS];
836                     
837                         assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
838                         assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
839                         assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
840                     
841                         genvar i;
842                     
843                         /* These are disconnected, but apply a meaningful signal anyway */
844                         generate
845                     	for (i = 2; i &lt; `MPRJ_IO_PADS-3; i = i + 1) begin
846                     	    assign mgmt_gpio_oeb[i] = ~gpio_configure[i][INP_DIS];
847                     	end
848                         endgenerate
849                     
850                         // System monitoring.  Multiplex the clock and trap
851                         // signals to the associated pad, and multiplex the irq signals
852                         // from the associated pad, when the redirection is enabled.  Note
853                         // that the redirection is upstream of the user/managment multiplexing,
854                         // so the pad being under control of the user area takes precedence
855                         // over the system monitoring function.
856                     
857                         assign mgmt_gpio_out_15_prebuff = (clk2_output_dest == 1'b1) ? user_clock
858                     		: mgmt_gpio_data[15];
859                     
860                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_15_buff_inst (
861                     `ifdef USE_POWER_PINS
862                             .VPWR(VPWR),
863                             .VGND(VGND),
864                             .VPB(VPWR),
865                             .VNB(VGND),
866                     `endif
867                     	.A(mgmt_gpio_out_15_prebuff),
868                         .X(mgmt_gpio_out[15]));
869                     
870                         assign mgmt_gpio_out_14_prebuff = (clk1_output_dest == 1'b1) ? wb_clk_i
871                     		: mgmt_gpio_data[14];
872                     
873                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_14_buff_inst (
874                     `ifdef USE_POWER_PINS
875                             .VPWR(VPWR),
876                             .VGND(VGND),
877                             .VPB(VPWR),
878                             .VNB(VGND),
879                     `endif
880                     	.A(mgmt_gpio_out_14_prebuff),
881                         .X(mgmt_gpio_out[14]));
882                     
883                         assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
884                     		: mgmt_gpio_data[13];
885                     
886                         assign irq[0] = irq_spi;
887                         assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
888                         assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
889                     
890                         // GPIO serial loader and GPIO management control
891                     
892                     `define GPIO_IDLE	2'b00
893                     `define GPIO_START	2'b01
894                     `define GPIO_XBYTE	2'b10
895                     `define GPIO_LOAD	2'b11
896                     
897                         reg [3:0]	xfer_count;
898                         reg [4:0]	pad_count_1;
899                         reg [5:0]	pad_count_2;
900                         reg [1:0]	xfer_state;
901                     
902                         reg serial_clock_pre;
903                         reg serial_resetn_pre;
904                         reg serial_load_pre;
905                         reg [IO_CTRL_BITS-1:0] serial_data_staging_1;
906                         reg [IO_CTRL_BITS-1:0] serial_data_staging_2;
907                     
908                         assign serial_clock = (serial_bb_enable == 1'b1) ?
909                     			serial_bb_clock : serial_clock_pre;
910                         assign serial_resetn = (serial_bb_enable == 1'b1) ?
911                     			serial_bb_resetn : serial_resetn_pre;
912                         assign serial_load = (serial_bb_enable == 1'b1) ?
913                     			serial_bb_load : serial_load_pre;
914                     
915                         assign serial_data_1 = (serial_bb_enable == 1'b1) ?
916                     			serial_bb_data_1 : serial_data_staging_1[IO_CTRL_BITS-1];
917                         assign serial_data_2 = (serial_bb_enable == 1'b1) ?
918                     			serial_bb_data_2 : serial_data_staging_2[IO_CTRL_BITS-1];
919                     
920                         always @(posedge wb_clk_i or negedge porb) begin
921        1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
922        1/1          	    xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
923        1/1          	    xfer_count &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
924                                 /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
925                                  * equal, because they get clocked the same number of cycles by
926                                  * the same clock signal.  pad_count_2 gates the count for both.
927                                  */
928        1/1          	    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
929        1/1          	    pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
930        1/1          	    serial_resetn_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
931        1/1          	    serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
932        1/1          	    serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
933        1/1          	    serial_data_staging_1 &lt;= 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
934        1/1          	    serial_data_staging_2 &lt;= 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
935        1/1          	    serial_busy &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
936                     
937                     	end else begin
938                     
939        1/1                      serial_resetn_pre &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
940        1/1          	    case (xfer_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
941                     		`GPIO_IDLE: begin
942        1/1          		    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
943        1/1                              pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
944        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
945        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
946        1/1                              if (serial_xfer == 1'b1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
947        1/1                                  xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
948        1/1          	    	    	serial_busy &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
949                                         end else begin
950        1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
951                     		    end
952                     		end
953                     		`GPIO_START: begin
954        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
955        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
956        1/1                              xfer_count &lt;= 6'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
957        1/1                              pad_count_1 &lt;= pad_count_1 - 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
958        1/1                              pad_count_2 &lt;= pad_count_2 + 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
959        1/1                              xfer_state &lt;= `GPIO_XBYTE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
960        1/1                              serial_data_staging_1 &lt;= gpio_configure[pad_count_1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
961        1/1                              serial_data_staging_2 &lt;= gpio_configure[pad_count_2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
962                     		end
963                     		`GPIO_XBYTE: begin
964        1/1                              serial_clock_pre &lt;= ~serial_clock;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
965        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
966        1/1                              if (serial_clock == 1'b0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
967        1/1                                  if (xfer_count == IO_CTRL_BITS - 1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
968        1/1                                      xfer_count &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
969        1/1                                      if (pad_count_2 == `MPRJ_IO_PADS) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
970        1/1                                          xfer_state &lt;= `GPIO_LOAD;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
971                                                 end else begin
972        1/1                                          xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
973                                                 end
974                                             end else begin
975        1/1                                      xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
976                                             end
977                                         end else begin
978        1/1                                  serial_data_staging_1 &lt;=
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
979                     				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
980        1/1                                  serial_data_staging_2 &lt;=
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
981                     				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
982                                         end
983                     		end
984                     		`GPIO_LOAD: begin
985        1/1                              xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
986                     
987                                         /* Load sequence:  Pulse clock for final data shift in;
988                                          * Pulse the load strobe.
989                                          * Return to idle mode.
990                                          */
991        1/1                              if (xfer_count == 4'd0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
992        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
993        1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
994        1/1                              end else if (xfer_count == 4'd1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
995        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
996        1/1                                  serial_load_pre &lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
997        1/1                              end else if (xfer_count == 4'd2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
998        1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
999        1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1000       1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1001       1/1                                  xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1002                    		    end
                   <font color = "red">==>  MISSING_ELSE</font>
1003                                    end
                   <font color = "red">==>  MISSING_DEFAULT</font>
1004                                endcase
1005                    	end
1006                        end
1007                    
1008                        // SPI Identification
1009                    
1010                        assign mfgr_id = 12'h456;		// Hard-coded
1011                        assign prod_id = 8'h11;		// Hard-coded
1012                        assign mask_rev = mask_rev_in;	// Copy in to out.
1013                    
1014                        // SPI Data transfer protocol.  The wishbone back door may only be
1015                        // used if the front door is closed (CSB is high or the CSB pin is
1016                        // not an input).  The time to apply values for the back door access
1017                        // is limited to the clock cycle around the read or write from the
1018                        // wbbd state machine (see below).
1019                    
1020                        assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
1021                        assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
1022                        assign cdata = (wbbd_busy) ? wbbd_data : idata;
1023                        assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
1024                    
1025                        assign odata = fdata(caddr);
1026                    
1027                        // Register mapping and I/O to SPI interface module
1028                    
1029                        integer j;
1030                    
1031                        always @(posedge csclk or negedge porb) begin
1032       1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1033                                // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
1034                                // pll_trim[12] must be set to zero for proper startup.
1035       1/1                      pll_trim &lt;= 26'b11111111111110111111111111;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1036       1/1                      pll_sel &lt;= 3'b010;		// Default output divider divide-by-2
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1037       1/1                      pll90_sel &lt;= 3'b010;	// Default secondary output divider divide-by-2
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1038       1/1                      pll_div &lt;= 5'b00100;	// Default feedback divider divide-by-8
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1039       1/1                      pll_dco_ena &lt;= 1'b1;	// Default free-running PLL
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1040       1/1                      pll_ena &lt;= 1'b0;		// Default PLL turned off
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1041       1/1                      pll_bypass &lt;= 1'b1;		// Default bypass mode (don't use PLL)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1042       1/1                      irq_spi &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1043       1/1                      reset_reg &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1044                    
1045                    	    // System monitoring signals
1046       1/1          	    clk1_output_dest &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1047       1/1          	    clk2_output_dest &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1048       1/1          	    trap_output_dest &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1049       1/1          	    irq_1_inputsrc &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1050       1/1          	    irq_2_inputsrc &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1051                    
1052                    	    // GPIO Configuration, Data, and Control
1053                    	    // To-do:  Get user project pad defaults from external inputs
1054                    	    // to be configured by user or at project generation time.
1055                    	    // Pads 1 to 4 are the SPI and considered critical startup
1056                    	    // infrastructure, and should not be altered from the defaults
1057                    	    // below.  NOTE:  These are not startup values, but they should
1058                    	    // match the startup values applied to the GPIO, or else the
1059                    	    // GPIO should be always triggered to load at startup.
1060                    
1061       1/1          	    for (j = 0; j &lt; `MPRJ_IO_PADS; j=j+1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1062       1/1          		if ((j &lt; 2) || (j &gt;= `MPRJ_IO_PADS - 2)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1063       1/1          		    gpio_configure[j] &lt;= 'h1803;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1064                                    end else begin
1065       1/1          		    if (j == 3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1066                    			// j == 3 corresponds to CSB, which is a weak pull-up
1067       1/1          	                gpio_configure[j] &lt;= 'h0801;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1068                    		    end else begin
1069       1/1          	                gpio_configure[j] &lt;= 'h0403;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1070                    		    end
1071                    		end
1072                    	    end
1073                    
1074       1/1          	    mgmt_gpio_data &lt;= 'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1075       1/1          	    mgmt_gpio_data_buf &lt;= 'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1076       1/1          	    serial_bb_enable &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1077       1/1          	    serial_bb_load &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1078       1/1          	    serial_bb_data_1 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1079       1/1          	    serial_bb_data_2 &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1080       1/1          	    serial_bb_clock &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1081       1/1          	    serial_bb_resetn &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1082       1/1          	    serial_xfer &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1083       1/1          	    hkspi_disable &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1084       1/1          	    pwr_ctrl_out &lt;= 'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1085                    
1086                    `ifdef USE_SRAM_RO_INTERFACE
1087                    	    sram_ro_clk &lt;= 1'b0;
1088                    	    sram_ro_csb &lt;= 1'b1;
1089                    	    sram_ro_addr &lt;= 8'h00;
1090                    `endif
1091                    
1092                            end else begin
1093       1/1          	    if (cwstb == 1'b1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1094       1/1                          case (caddr)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1095                    	    	    /* Register 8'h00 is reserved for future use */
1096                    	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1097                                	    8'h08: begin
1098       1/1                          	pll_ena &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_disable">T4</span>&nbsp;
1099       1/1                          	pll_dco_ena &lt;= cdata[1];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_disable">T4</span>&nbsp;
1100                                	    end
1101                                	    8'h09: begin
1102       1/1                          	pll_bypass &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;
1103                                	    end
1104                                	    8'h0a: begin
1105       1/1                          	irq_spi &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1106                                	    end
1107                                	    8'h0b: begin
1108       1/1                          	reset_reg &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/cpu_reset">T5</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1109                                	    end
1110                    
1111                    		    /* Register 0c (trap state) is read-only */
1112                    
1113                                	    8'h0d: begin
1114       1/1                          	pll_trim[7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1115                                	    end
1116                                	    8'h0e: begin
1117       1/1                          	pll_trim[15:8] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1118                                	    end
1119                                	    8'h0f: begin
1120       1/1                          	pll_trim[23:16] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1121                                	    end
1122                                	    8'h10: begin
1123       1/1                          	pll_trim[25:24] &lt;= cdata[1:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1124                                	    end
1125                                	    8'h11: begin
1126       1/1                          	pll90_sel &lt;= cdata[5:3];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1127       1/1                          	pll_sel &lt;= cdata[2:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1128                                	    end
1129                                	    8'h12: begin
1130       1/1                          	pll_div &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1131                                	    end
1132                    	    	    8'h13: begin
1133       1/1          			serial_bb_data_2 &lt;= cdata[6];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1134       1/1          			serial_bb_data_1 &lt;= cdata[5];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1135       1/1          			serial_bb_clock  &lt;= cdata[4];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1136       1/1          			serial_bb_load   &lt;= cdata[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1137       1/1          			serial_bb_resetn &lt;= cdata[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1138       1/1          			serial_bb_enable &lt;= cdata[1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1139       1/1          			serial_xfer &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1140                    	    	    end
1141                    
1142                    `ifdef USE_SRAM_RO_INTERFACE
1143                    		    /* Optional:  Add SRAM read-only interface */
1144                    		    8'h14: begin
1145                    			sram_ro_clk &lt;= cdata[1];
1146                    			sram_ro_csb &lt;= cdata[0];
1147                    		    end
1148                    		    8'h15: begin
1149                    	    		sram_ro_addr &lt;= cdata;
1150                    		    end
1151                    `endif
1152                    		    
1153                    		    /* Registers 16 to 19 (SRAM data) are read-only */
1154                    
1155                    		    /* Register 1a (power monitor) is read-only */
1156                    
1157                                	    8'h1b: begin
1158       1/1          			clk1_output_dest &lt;= cdata[2];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/clock_redirect">T58</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1159       1/1          			clk2_output_dest &lt;= cdata[1];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/clock_redirect">T58</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1160       1/1          			trap_output_dest &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/clock_redirect">T58</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
1161                    	    	    end
1162                                	    8'h1c: begin
1163       1/1          			irq_2_inputsrc &lt;= cdata[1];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1164       1/1          			irq_1_inputsrc &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
1165                    	    	    end
1166                                	    8'h1d: begin
1167       1/1          			gpio_configure[0][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1168                    	    	    end
1169                                	    8'h1e: begin
1170       1/1          			gpio_configure[0][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1171                    	    	    end
1172                                	    8'h1f: begin
1173       1/1          			gpio_configure[1][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1174                    	    	    end
1175                                	    8'h20: begin
1176       1/1          			gpio_configure[1][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1177                    	    	    end
1178                                	    8'h21: begin
1179       1/1          			gpio_configure[2][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1180                    	    	    end
1181                                	    8'h22: begin
1182       1/1          			gpio_configure[2][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1183                    	    	    end
1184                                	    8'h23: begin
1185       1/1          			gpio_configure[3][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
1186                    	    	    end
1187                                	    8'h24: begin
1188       1/1          			gpio_configure[3][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
1189                    	    	    end
1190                                	    8'h25: begin
1191       1/1          			gpio_configure[4][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1192                    	    	    end
1193                                	    8'h26: begin
1194       1/1          			gpio_configure[4][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1195                    	    	    end
1196                                	    8'h27: begin
1197       1/1          			gpio_configure[5][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
1198                    	    	    end
1199                                	    8'h28: begin
1200       1/1          			gpio_configure[5][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
1201                    	    	    end
1202                                	    8'h29: begin
1203       1/1          			gpio_configure[6][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
1204                    	    	    end
1205                                	    8'h2a: begin
1206       1/1          			gpio_configure[6][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;
1207                    	    	    end
1208                                	    8'h2b: begin
1209       1/1          			gpio_configure[7][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1210                    	    	    end
1211                                	    8'h2c: begin
1212       1/1          			gpio_configure[7][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1213                    	    	    end
1214                                	    8'h2d: begin
1215       1/1          			gpio_configure[8][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1216                    	    	    end
1217                                	    8'h2e: begin
1218       1/1          			gpio_configure[8][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1219                    	    	    end
1220                                	    8'h2f: begin
1221       1/1          			gpio_configure[9][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1222                    	    	    end
1223                                	    8'h30: begin
1224       1/1          			gpio_configure[9][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1225                    	    	    end
1226                                	    8'h31: begin
1227       1/1          			gpio_configure[10][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1228                    	    	    end
1229                                	    8'h32: begin
1230       1/1          			gpio_configure[10][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1231                    	    	    end
1232                                	    8'h33: begin
1233       1/1          			gpio_configure[11][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1234                    	    	    end
1235                                	    8'h34: begin
1236       1/1          			gpio_configure[11][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1237                    	    	    end
1238                                	    8'h35: begin
1239       1/1          			gpio_configure[12][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1240                    	    	    end
1241                                	    8'h36: begin
1242       1/1          			gpio_configure[12][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1243                    	    	    end
1244                                	    8'h37: begin
1245       1/1          			gpio_configure[13][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1246                    	    	    end
1247                                	    8'h38: begin
1248       1/1          			gpio_configure[13][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1249                    	    	    end
1250                                	    8'h39: begin
1251       1/1          			gpio_configure[14][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1252                    	    	    end
1253                                	    8'h3a: begin
1254       1/1          			gpio_configure[14][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1255                    	    	    end
1256                                	    8'h3b: begin
1257       1/1          			gpio_configure[15][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1258                    	    	    end
1259                                	    8'h3c: begin
1260       1/1          			gpio_configure[15][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1261                    	    	    end
1262                                	    8'h3d: begin
1263       1/1          			gpio_configure[16][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1264                    	    	    end
1265                                	    8'h3e: begin
1266       1/1          			gpio_configure[16][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1267                    	    	    end
1268                                	    8'h3f: begin
1269       1/1          			gpio_configure[17][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1270                    	    	    end
1271                                	    8'h40: begin
1272       1/1          			gpio_configure[17][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1273                    	    	    end
1274                                	    8'h41: begin
1275       1/1          			gpio_configure[18][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1276                    	    	    end
1277                                	    8'h42: begin
1278       1/1          			gpio_configure[18][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1279                    	    	    end
1280                                	    8'h43: begin
1281       1/1          			gpio_configure[19][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1282                    	    	    end
1283                                	    8'h44: begin
1284       1/1          			gpio_configure[19][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1285                    	    	    end
1286                                	    8'h45: begin
1287       1/1          			gpio_configure[20][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1288                    	    	    end
1289                                	    8'h46: begin
1290       1/1          			gpio_configure[20][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1291                    	    	    end
1292                                	    8'h47: begin
1293       1/1          			gpio_configure[21][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1294                    	    	    end
1295                                	    8'h48: begin
1296       1/1          			gpio_configure[21][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1297                    	    	    end
1298                                	    8'h49: begin
1299       1/1          			gpio_configure[22][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1300                    	    	    end
1301                                	    8'h4a: begin
1302       1/1          			gpio_configure[22][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1303                    	    	    end
1304                                	    8'h4b: begin
1305       1/1          			gpio_configure[23][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1306                    	    	    end
1307                                	    8'h4c: begin
1308       1/1          			gpio_configure[23][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1309                    	    	    end
1310                                	    8'h4d: begin
1311       1/1          			gpio_configure[24][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1312                    	    	    end
1313                                	    8'h4e: begin
1314       1/1          			gpio_configure[24][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1315                    	    	    end
1316                                	    8'h4f: begin
1317       1/1          			gpio_configure[25][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1318                    	    	    end
1319                                	    8'h50: begin
1320       1/1          			gpio_configure[25][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1321                    	    	    end
1322                                	    8'h51: begin
1323       1/1          			gpio_configure[26][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1324                    	    	    end
1325                                	    8'h52: begin
1326       1/1          			gpio_configure[26][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1327                    	    	    end
1328                                	    8'h53: begin
1329       1/1          			gpio_configure[27][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1330                    	    	    end
1331                                	    8'h54: begin
1332       1/1          			gpio_configure[27][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1333                    	    	    end
1334                                	    8'h55: begin
1335       1/1          			gpio_configure[28][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1336                    	    	    end
1337                                	    8'h56: begin
1338       1/1          			gpio_configure[28][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1339                    	    	    end
1340                                	    8'h57: begin
1341       1/1          			gpio_configure[29][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1342                    	    	    end
1343                                	    8'h58: begin
1344       1/1          			gpio_configure[29][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1345                    	    	    end
1346                                	    8'h59: begin
1347       1/1          			gpio_configure[30][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1348                    	    	    end
1349                                	    8'h5a: begin
1350       1/1          			gpio_configure[30][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1351                    	    	    end
1352                                	    8'h5b: begin
1353       1/1          			gpio_configure[31][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1354                    	    	    end
1355                                	    8'h5c: begin
1356       1/1          			gpio_configure[31][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1357                    	    	    end
1358                                	    8'h5d: begin
1359       1/1          			gpio_configure[32][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1360                    	    	    end
1361                                	    8'h5e: begin
1362       1/1          			gpio_configure[32][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1363                    	    	    end
1364                                	    8'h5f: begin
1365       1/1          			gpio_configure[33][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1366                    	    	    end
1367                                	    8'h60: begin
1368       1/1          			gpio_configure[33][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1369                    	    	    end
1370                                	    8'h61: begin
1371       1/1          			gpio_configure[34][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1372                    	    	    end
1373                                	    8'h62: begin
1374       1/1          			gpio_configure[34][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1375                    	    	    end
1376                                	    8'h63: begin
1377       1/1          			gpio_configure[35][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1378                    	    	    end
1379                                	    8'h64: begin
1380       1/1          			gpio_configure[35][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
1381                    	    	    end
1382                                	    8'h65: begin
1383       1/1          			gpio_configure[36][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1384                    	    	    end
1385                                	    8'h66: begin
1386       1/1          			gpio_configure[36][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1387                    	    	    end
1388                                	    8'h67: begin
1389       1/1          			gpio_configure[37][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1390                    	    	    end
1391                                	    8'h68: begin
1392       1/1          			gpio_configure[37][7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;
1393                    	    	    end
1394                    	    	    8'h69: begin
1395       1/1          			mgmt_gpio_data[37:32] &lt;= cdata[5:0];
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1396                    	    	    end
1397                    	    	    8'h6a: begin
1398                    			/* NOTE: mgmt_gpio_data updates only on the	*/
1399                    			/* upper byte write when writing through the	*/
1400                    			/* wishbone back-door.  This lets all bits	*/
1401                    			/* update at the same time.			*/
1402       1/1          			if (spi_is_active) begin
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1403       <font color = "red">0/1     ==>  			    mgmt_gpio_data[31:24] &lt;= cdata;</font>
1404                    			end else begin
1405       1/1          			    mgmt_gpio_data[31:0] &lt;= {cdata, mgmt_gpio_data_buf};
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1406                    			end
1407                    	    	    end
1408                    	    	    8'h6b: begin
1409       1/1          			if (spi_is_active) begin
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1410       <font color = "red">0/1     ==>  			    mgmt_gpio_data[23:16] &lt;= cdata;</font>
1411                    			end else begin
1412       1/1          			    mgmt_gpio_data_buf[23:16] &lt;= cdata;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1413                    			end
1414                    	    	    end
1415                    	    	    8'h6c: begin
1416       1/1          			if (spi_is_active) begin
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1417       <font color = "red">0/1     ==>  			    mgmt_gpio_data[15:8] &lt;= cdata;</font>
1418                    			end else begin
1419       1/1          			    mgmt_gpio_data_buf[15:8] &lt;= cdata;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1420                    			end
1421                    	    	    end
1422                    	    	    8'h6d: begin
1423       1/1          			if (spi_is_active) begin
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1424       <font color = "red">0/1     ==>  			    mgmt_gpio_data[7:0] &lt;= cdata;</font>
1425                    			end else begin
1426       1/1          			    mgmt_gpio_data_buf[7:0] &lt;= cdata;
           Tests:       <span title = "compilation/simv/bitbang_cpu_all_o">T14</span>&nbsp;<span title = "compilation/simv/gpio_all_o">T46</span>&nbsp;<span title = "compilation/simv/bitbang_spi_o">T47</span>&nbsp;
1427                    			end
1428                    	    	    end
1429                    	    	    8'h6e: begin
1430       1/1          			pwr_ctrl_out &lt;= cdata[3:0];
           Tests:       <span title = "compilation/simv/hk_regs_wr_spi">T19</span>&nbsp;
1431                    	    	    end
1432                    	    	    8'h6f: begin
1433       1/1          			hkspi_disable &lt;= cdata[0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;<span title = "compilation/simv/uart_rx">T22</span>&nbsp;
1434                    	    	    end
                        MISSING_DEFAULT
1435                            	endcase	// (caddr)
1436                        	    end else begin
1437       1/1          	    	serial_xfer &lt;= 1'b0;	// Serial transfer is self-resetting
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1438       1/1          		irq_spi &lt;= 1'b0;	// IRQ is self-resetting
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod81.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>115</td><td>108</td><td>93.91</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>115</td><td>108</td><td>93.91</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       254
 EXPRESSION (pass_thru_mgmt_reset ? 1'b1 : reset_reg)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[3] : spimemio_flash_csb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : (((~porb)) ? 1'b1 : 1'b0))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       264
 SUB-EXPRESSION (((~porb)) ? 1'b1 : 1'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       265
 EXPRESSION (pass_thru_mgmt ? mgmt_gpio_in[4] : spimemio_flash_clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       266
 EXPRESSION (pass_thru_mgmt ? 1'b0 : (((~porb)) ? 1'b1 : 1'b0))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       266
 SUB-EXPRESSION (((~porb)) ? 1'b1 : 1'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       267
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : spimemio_flash_io0_oeb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       268
 EXPRESSION (pass_thru_mgmt ? 1'b1 : spimemio_flash_io1_oeb)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       269
 EXPRESSION (pass_thru_mgmt_delay ? 1'b1 : ((~spimemio_flash_io0_oeb)))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       270
 EXPRESSION (pass_thru_mgmt ? 1'b0 : ((~spimemio_flash_io1_oeb)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       271
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[2] : spimemio_flash_io0_do)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       273
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : pad_flash_io0_di)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       274
 EXPRESSION (pass_thru_mgmt ? 1'b0 : pad_flash_io1_di)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       633
 EXPRESSION (spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0))
             -------1------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       634
 EXPRESSION (spi_is_active &amp;&amp; (rdstb || wrstb))
             ------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_disable">T4</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       634
 SUB-EXPRESSION (rdstb || wrstb)
                 --1--    --2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       652
 EXPRESSION ((((sys_select | gpio_select) | spi_select)) &amp;&amp; wb_cyc_i &amp;&amp; wb_stb_i)
             ---------------------1---------------------    ----2---    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 EXPRESSION (spi_is_enabled ? mgmt_gpio_in[3] : 1'b1)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       778
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_do : mgmt_gpio_data[37])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       780
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_do : mgmt_gpio_data[36])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       783
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_oeb : ((~gpio_configure[37][INP_DIS])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       785
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_oeb : ((~gpio_configure[36][INP_DIS])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       787
 EXPRESSION (spi_enabled ? spi_sdoenb : ((~gpio_configure[35][INP_DIS])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION (spi_enabled ? spi_sck : mgmt_gpio_data[32])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION (spi_enabled ? spi_csb : mgmt_gpio_data[33])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       799
 EXPRESSION (spi_enabled ? spi_sdo : mgmt_gpio_data[35])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[2] : mgmt_gpio_data[10])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       806
 EXPRESSION (pass_thru_user ? mgmt_gpio_in[4] : mgmt_gpio_data[9])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[3] : mgmt_gpio_data[8])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       823
 EXPRESSION (uart_enabled ? ser_tx : mgmt_gpio_data[6])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       829
 EXPRESSION (pass_thru_mgmt ? pad_flash_io1_di : (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1])))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       829
 SUB-EXPRESSION (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1]))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       829
 SUB-EXPRESSION (spi_is_active ? sdo : mgmt_gpio_data[1])
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       832
 EXPRESSION (debug_mode ? debug_out : mgmt_gpio_data[0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/debug">T30</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       834
 EXPRESSION (spi_is_active ? sdo_enb : ((~gpio_configure[1][INP_DIS])))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       835
 EXPRESSION (debug_mode ? debug_oeb : ((~gpio_configure[0][INP_DIS])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/debug">T30</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 EXPRESSION (uart_enabled ? mgmt_gpio_in[5] : 1'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       838
 EXPRESSION (spi_enabled ? mgmt_gpio_in[34] : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       839
 EXPRESSION (debug_mode ? mgmt_gpio_in[0] : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/debug">T30</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       857
 EXPRESSION ((clk2_output_dest == 1'b1) ? user_clock : mgmt_gpio_data[15])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       870
 EXPRESSION ((clk1_output_dest == 1'b1) ? wb_clk_i : mgmt_gpio_data[14])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       883
 EXPRESSION ((trap_output_dest == 1'b1) ? trap : mgmt_gpio_data[13])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       887
 EXPRESSION ((irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       888
 EXPRESSION ((irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       908
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_clock : serial_clock_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       910
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_resetn : serial_resetn_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       912
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_load : serial_load_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       915
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_1 : serial_data_staging_1[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       917
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_2 : serial_data_staging_2[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 EXPRESSION (wbbd_busy ? wbbd_addr : iaddr)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1021
 EXPRESSION (wbbd_busy ? wbbd_sck : (spi_is_active ? mgmt_gpio_in[4] : 1'b0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1021
 SUB-EXPRESSION (spi_is_active ? mgmt_gpio_in[4] : 1'b0)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1022
 EXPRESSION (wbbd_busy ? wbbd_data : idata)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1023
 EXPRESSION (wbbd_busy ? wbbd_write : wrstb)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod81.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">145</td>
<td class="rt">95</td>
<td class="rt">65.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1304</td>
<td class="rt">968</td>
<td class="rt">74.23 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">652</td>
<td class="rt">479</td>
<td class="rt">73.47 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">652</td>
<td class="rt">489</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">78</td>
<td class="rt">40</td>
<td class="rt">51.28 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">708</td>
<td class="rt">555</td>
<td class="rt">78.39 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">354</td>
<td class="rt">270</td>
<td class="rt">76.27 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">354</td>
<td class="rt">285</td>
<td class="rt">80.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">67</td>
<td class="rt">55</td>
<td class="rt">82.09 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">596</td>
<td class="rt">413</td>
<td class="rt">69.30 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">298</td>
<td class="rt">209</td>
<td class="rt">70.13 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">298</td>
<td class="rt">204</td>
<td class="rt">68.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>wb_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_rstn_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_sel_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_we_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_cyc_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_stb_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_ack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>wb_dat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>porb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>pll_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_disable">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_disable">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_dco_ena</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_disable">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_sel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[13:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[23:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">*T53</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_bypass</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span>,<span title = "compilation/simv/uart_tx">T54</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>irq[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_gpio_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[5:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/uart_rx">*T22</span>,<span title = "compilation/simv/uart_loopback">*T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_rd_wr">T48</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/user_pass_thru_connection">*T26</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/spi_rd_wr">*T48</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_rd_wr">T48</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[22:17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[26:24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[32:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/spi_rd_wr">*T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[34:33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">*T29</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/spi_master_temp">*T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[37:36]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pwr_ctrl_out[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pwr_ctrl_out[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>user_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>mask_rev_in[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io2_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io3_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/debug">T30</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_csb_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_ieb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_ieb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>usr1_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr2_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr1_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr2_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>reset_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>irq_spi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>serial_bb_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_bb_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_bb_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_bb_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_bb_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_bb_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>serial_xfer</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>hkspi_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_disable">T4</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>clk1_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>clk2_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/clock_redirect">T58</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>trap_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>irq_1_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr>
<td>irq_2_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr>
<td>mgmt_gpio_data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr>
<td>mgmt_gpio_data_buf[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr>
<td>odata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
</tr><tr>
<td>idata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>iaddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>rdstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
</tr><tr>
<td>wrstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>pass_thru_mgmt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>pass_thru_mgmt_delay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>pass_thru_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr>
<td>pass_thru_user_delay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr>
<td>pass_thru_mgmt_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>pass_thru_user_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr>
<td>sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/spi_rd_wr">T48</span></td>
</tr><tr>
<td>sdo_enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>caddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>cdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
</tr><tr>
<td>cwstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>csclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>mgmt_gpio_out_9_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span></td>
</tr><tr>
<td>mgmt_gpio_out_14_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr>
<td>mgmt_gpio_out_15_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span></td>
</tr><tr>
<td>pad_flash_clk_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>wb_rst_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr>
<td>mfgr_id[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>prod_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mask_rev[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>serial_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>sys_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/PoR">T7</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/PoR">T7</span></td>
</tr><tr>
<td>gpio_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>spi_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/hk_disable">T4</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/hk_disable">T4</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr>
<td>wbbd_state[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>wbbd_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>wbbd_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>wbbd_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>wbbd_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>wbbd_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>wbbd_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>gpio_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>sys_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_is_enabled</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_disable">T4</span></td>
</tr><tr>
<td>spi_is_active</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>spi_is_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr>
<td>xfer_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>pad_count_1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>pad_count_2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>xfer_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>serial_clock_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>serial_resetn_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>serial_load_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>serial_data_staging_1[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr>
<td>serial_data_staging_2[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod81.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: wbbd_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">12</td>
<td class="rt">60.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: wbbd_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>WBBD_DONE</td>
<td class="rt">732</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE</td>
<td class="rt">646</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RESET</td>
<td class="rt">739</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0</td>
<td class="rt">670</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1</td>
<td class="rt">688</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2</td>
<td class="rt">706</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3</td>
<td class="rt">724</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0</td>
<td class="rt">655</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1</td>
<td class="rt">677</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2</td>
<td class="rt">695</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3</td>
<td class="rt">713</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uRed">
<td nowrap>WBBD_DONE->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_DONE->WBBD_RESET</td>
<td class="rt">739</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE->WBBD_SETUP0</td>
<td class="rt">655</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RESET->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Covered</td>
<td><span title = "compilation/simv/cpu_reset">T5</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_SETUP1</td>
<td class="rt">677</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW1->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1->WBBD_SETUP2</td>
<td class="rt">695</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW2->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2->WBBD_SETUP3</td>
<td class="rt">713</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3->WBBD_DONE</td>
<td class="rt">732</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW3->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP0->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0->WBBD_RW0</td>
<td class="rt">670</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP1->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1->WBBD_RW1</td>
<td class="rt">688</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP2->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2->WBBD_RW2</td>
<td class="rt">706</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP3->WBBD_IDLE</td>
<td class="rt">646</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3->WBBD_RW3</td>
<td class="rt">724</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: xfer_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: xfer_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE</td>
<td class="rt">922</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD</td>
<td class="rt">970</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START</td>
<td class="rt">947</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE</td>
<td class="rt">959</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE->GPIO_START</td>
<td class="rt">947</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD->GPIO_IDLE</td>
<td class="rt">922</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_START->GPIO_IDLE</td>
<td class="rt">922</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START->GPIO_XBYTE</td>
<td class="rt">959</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_XBYTE->GPIO_IDLE</td>
<td class="rt">922</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_LOAD</td>
<td class="rt">970</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_START</td>
<td class="rt">972</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod81.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">239</td>
<td class="rt">224</td>
<td class="rt">93.72 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">254</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">264</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">265</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">266</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">267</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">268</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">269</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">270</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">271</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">273</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">274</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">778</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">780</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">783</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">785</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">787</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">799</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">806</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">819</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">823</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">829</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">832</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">834</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">835</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">837</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">838</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">857</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">870</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">883</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">888</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">908</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">910</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">912</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">915</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">917</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1022</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">754</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">639</td>
<td class="rt">26</td>
<td class="rt">21</td>
<td class="rt">80.77 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">921</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">1032</td>
<td class="rt">103</td>
<td class="rt">99</td>
<td class="rt">96.12 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
254            assign reset = (pass_thru_mgmt_reset) ? 1'b1 : reset_reg;
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263            assign pad_flash_csb = (pass_thru_mgmt_delay) ? mgmt_gpio_in[3] : spimemio_flash_csb;
                                                             <font color = "green">-1-</font>  
                                                             <font color = "green">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264            assign pad_flash_csb_oeb = (pass_thru_mgmt_delay) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
                                                                 <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                                                 <font color = "green">==></font>             <font color = "green">==></font>   
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
265            assign pad_flash_clk_prebuff = (pass_thru_mgmt) ? mgmt_gpio_in[4] : spimemio_flash_clk;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266            assign pad_flash_clk_oeb = (pass_thru_mgmt) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
                                                           <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                                           <font color = "green">==></font>             <font color = "green">==></font>   
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267            assign pad_flash_io0_oeb = (pass_thru_mgmt_delay) ? 1'b0 : spimemio_flash_io0_oeb;
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
268            assign pad_flash_io1_oeb = (pass_thru_mgmt) ? 1'b1 : spimemio_flash_io1_oeb;
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
269            assign pad_flash_io0_ieb = (pass_thru_mgmt_delay) ? 1'b1 : ~spimemio_flash_io0_oeb;
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
270            assign pad_flash_io1_ieb = (pass_thru_mgmt) ? 1'b0 : ~spimemio_flash_io1_oeb;
                                                           <font color = "green">-1-</font>  
                                                           <font color = "green">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            assign pad_flash_io0_do = (pass_thru_mgmt_delay) ? mgmt_gpio_in[2] : spimemio_flash_io0_do;
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273            assign spimemio_flash_io0_di = (pass_thru_mgmt_delay) ? 1'b0 : pad_flash_io0_di;
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
274            assign spimemio_flash_io1_di = (pass_thru_mgmt) ? 1'b0 : pad_flash_io1_di;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
778            assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
780            assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
783            assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785            assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
787            assign mgmt_gpio_oeb[35] = (spi_enabled) ? spi_sdoenb :
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796            assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
797            assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
799            assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804            assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
806            assign mgmt_gpio_out_9_prebuff = (pass_thru_user) ? mgmt_gpio_in[4]
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
819            assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
823            assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829            assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
                                                          <font color = "green">-1-</font>  
                                                          <font color = "green">==></font>  
830        		 (pass_thru_user) ? mgmt_gpio_in[11] :
           		                  <font color = "green">-2-</font>  
           		                  <font color = "green">==></font>  
831        		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
           		                 <font color = "green">-3-</font>  
           		                 <font color = "green">==></font>  
           		                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/spi_rd_wr_nbyte">T31</span>,<span title = "compilation/simv/user_pass_thru_rd">T59</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
832            assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
834            assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[1][INP_DIS];
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
835            assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][INP_DIS];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
837            assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span>,<span title = "compilation/simv/uart_rx_msg">T21</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
838            assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
839            assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/debug">T30</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
857            assign mgmt_gpio_out_15_prebuff = (clk2_output_dest == 1'b1) ? user_clock
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
870            assign mgmt_gpio_out_14_prebuff = (clk1_output_dest == 1'b1) ? wb_clk_i
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
883            assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
887            assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
888            assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
908            assign serial_clock = (serial_bb_enable == 1'b1) ?
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
910            assign serial_resetn = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
912            assign serial_load = (serial_bb_enable == 1'b1) ?
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
915            assign serial_data_1 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
917            assign serial_data_2 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1020           assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1021           assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
                                          <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
                                          <font color = "green">==></font>                           <font color = "green">==></font>   
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1022           assign cdata = (wbbd_busy) ? wbbd_data : idata;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1023           assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
754            housekeeping_spi hkspi (
                                       
755        	.reset(~porb),
           	              
756            	.SCK(mgmt_gpio_in[4]),
               	                      
757            	.SDI(mgmt_gpio_in[2]),
               	                      
758            	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
               	                      <font color = "green">-1-</font>  
               	                      <font color = "green">==></font>  
               	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639        	if (wb_rst_i) begin
           	<font color = "green">-1-</font>  
640        	    wbbd_sck <= 1'b0;
           <font color = "green">	    ==></font>
641        	    wbbd_write <= 1'b0;
642        	    wbbd_addr <= 8'd0;
643        	    wbbd_data <= 8'd0;
644        	    wbbd_busy <= 1'b0;
645        	    wb_ack_o <= 1'b0;
646        	    wbbd_state <= `WBBD_IDLE;
647        	end else begin
648        	    case (wbbd_state)
           	    <font color = "red">-2-</font>  
649        		`WBBD_IDLE: begin
650        		    wbbd_sck <= 1'b0;
651        		    wbbd_busy <= 1'b0;
652        		    if ((sys_select | gpio_select | spi_select) &&
           		    <font color = "green">-3-</font>  
653        	    	    		 wb_cyc_i && wb_stb_i) begin
654        			wb_ack_o <= 1'b0;
           <font color = "green">			==></font>
655        			wbbd_state <= `WBBD_SETUP0;
656        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
657        		end
658        		`WBBD_SETUP0: begin
659        		    wbbd_sck <= 1'b0;
660        		    wbbd_addr <= spiaddr(wb_adr_i);
661        		    if (wb_sel_i[0] & wb_we_i) begin
           		    <font color = "green">-4-</font>  
662        		    	wbbd_data <= wb_dat_i[7:0];
           <font color = "green">		    	==></font>
663        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
664        		    wbbd_write <= wb_sel_i[0] & wb_we_i;
665        		    wbbd_busy <= 1'b1;
666        
667        		    // If the SPI is being accessed and about to read or
668        		    // write a byte, then stall until the SPI is ready.
669        		    if (!spi_is_busy) begin
           		    <font color = "red">-5-</font>  
670        		        wbbd_state <= `WBBD_RW0;
           <font color = "green">		        ==></font>
671        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
672        		end
673        		`WBBD_RW0: begin
674        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
675        		    wbbd_sck <= 1'b1;
676        		    wb_dat_o[7:0] <= odata;
677        		    wbbd_state <= `WBBD_SETUP1;
678        		end
679        		`WBBD_SETUP1: begin
680        		    wbbd_busy <= 1'b1;
681        		    wbbd_sck <= 1'b0;
682        		    wbbd_addr <= spiaddr(wb_adr_i + 1);
683        		    if (wb_sel_i[1] & wb_we_i) begin
           		    <font color = "green">-6-</font>  
684        		    	wbbd_data <= wb_dat_i[15:8];
           <font color = "green">		    	==></font>
685        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
686        		    wbbd_write <= wb_sel_i[1] & wb_we_i;
687        		    if (!spi_is_busy) begin
           		    <font color = "red">-7-</font>  
688        		        wbbd_state <= `WBBD_RW1;
           <font color = "green">		        ==></font>
689        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
690        		end
691        		`WBBD_RW1: begin
692        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
693        		    wbbd_sck <= 1'b1;
694        		    wb_dat_o[15:8] <= odata;
695        		    wbbd_state <= `WBBD_SETUP2;
696        		end
697        		`WBBD_SETUP2: begin
698        		    wbbd_busy <= 1'b1;
699        		    wbbd_sck <= 1'b0;
700        		    wbbd_addr <= spiaddr(wb_adr_i + 2);
701        		    if (wb_sel_i[2] & wb_we_i) begin
           		    <font color = "green">-8-</font>  
702        		    	wbbd_data <= wb_dat_i[23:16];
           <font color = "green">		    	==></font>
703        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
704        		    wbbd_write <= wb_sel_i[2] & wb_we_i;
705        		    if (!spi_is_busy) begin
           		    <font color = "red">-9-</font>  
706        		        wbbd_state <= `WBBD_RW2;
           <font color = "green">		        ==></font>
707        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
708        		end
709        		`WBBD_RW2: begin
710        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
711        		    wbbd_sck <= 1'b1;
712        		    wb_dat_o[23:16] <= odata;
713        		    wbbd_state <= `WBBD_SETUP3;
714        		end
715        		`WBBD_SETUP3: begin
716        		    wbbd_busy <= 1'b1;
717        		    wbbd_sck <= 1'b0;
718        		    wbbd_addr <= spiaddr(wb_adr_i + 3);
719        		    if (wb_sel_i[3] & wb_we_i) begin
           		    <font color = "green">-10-</font>  
720        		    	wbbd_data <= wb_dat_i[31:24];
           <font color = "green">		    	==></font>
721        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
722        		    wbbd_write <= wb_sel_i[3] & wb_we_i;
723        		    if (!spi_is_busy) begin
           		    <font color = "red">-11-</font>  
724        		        wbbd_state <= `WBBD_RW3;
           <font color = "green">		        ==></font>
725        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
726        		end
727        		`WBBD_RW3: begin
728        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
729        		    wbbd_sck <= 1'b1;
730        		    wb_dat_o[31:24] <= odata;
731        		    wb_ack_o <= 1'b1;	// Release hold on wishbone bus
732        		    wbbd_state <= `WBBD_DONE;
733        		end
734        		`WBBD_DONE: begin
735        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
736        		    wbbd_sck <= 1'b0;
737        		    wb_ack_o <= 1'b0;	// Reset for next access
738        		    wbbd_write <= 1'b0;
739        		    wbbd_state <= `WBBD_RESET;
740        		end
741        		`WBBD_RESET: begin
742        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
743        		    wbbd_sck <= 1'b1;
744        		    wb_ack_o <= 1'b0;
745        		    wbbd_write <= 1'b0;
746        		    wbbd_state <= `WBBD_IDLE;
747        		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h9 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'ha </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
921        	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
922        	    xfer_state <= `GPIO_IDLE;
           <font color = "green">	    ==></font>
923        	    xfer_count <= 4'd0;
924                    /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
925                     * equal, because they get clocked the same number of cycles by
926                     * the same clock signal.  pad_count_2 gates the count for both.
927                     */
928        	    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
929        	    pad_count_2 <= `MPRJ_IO_PADS_1;
930        	    serial_resetn_pre <= 1'b0;
931        	    serial_clock_pre <= 1'b0;
932        	    serial_load_pre <= 1'b0;
933        	    serial_data_staging_1 <= 0;
934        	    serial_data_staging_2 <= 0;
935        	    serial_busy <= 1'b0;
936        
937        	end else begin
938        
939                    serial_resetn_pre <= 1'b1;
940        	    case (xfer_state)
           	    <font color = "red">-2-</font>  
941        		`GPIO_IDLE: begin
942        		    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
943                            pad_count_2 <= `MPRJ_IO_PADS_1;
944                            serial_clock_pre <= 1'b0;
945                            serial_load_pre <= 1'b0;
946                            if (serial_xfer == 1'b1) begin
                               <font color = "green">-3-</font>  
947                                xfer_state <= `GPIO_START;
           <font color = "green">                        ==></font>
948        	    	    	serial_busy <= 1'b1;
949                            end else begin
950        	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
951        		    end
952        		end
953        		`GPIO_START: begin
954                            serial_clock_pre <= 1'b0;
           <font color = "green">                    ==></font>
955                            serial_load_pre <= 1'b0;
956                            xfer_count <= 6'd0;
957                            pad_count_1 <= pad_count_1 - 1;
958                            pad_count_2 <= pad_count_2 + 1;
959                            xfer_state <= `GPIO_XBYTE;
960                            serial_data_staging_1 <= gpio_configure[pad_count_1];
961                            serial_data_staging_2 <= gpio_configure[pad_count_2];
962        		end
963        		`GPIO_XBYTE: begin
964                            serial_clock_pre <= ~serial_clock;
965                            serial_load_pre <= 1'b0;
966                            if (serial_clock == 1'b0) begin
                               <font color = "green">-4-</font>  
967                                if (xfer_count == IO_CTRL_BITS - 1) begin
                                   <font color = "green">-5-</font>  
968                                    xfer_count <= 4'd0;
969                                    if (pad_count_2 == `MPRJ_IO_PADS) begin
                                       <font color = "green">-6-</font>  
970                                        xfer_state <= `GPIO_LOAD;
           <font color = "green">                                ==></font>
971                                    end else begin
972                                        xfer_state <= `GPIO_START;
           <font color = "green">                                ==></font>
973                                    end
974                                end else begin
975                                    xfer_count <= xfer_count + 1;
           <font color = "green">                            ==></font>
976                                end
977                            end else begin
978                                serial_data_staging_1 <=
           <font color = "green">                        ==></font>
979        				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
980                                serial_data_staging_2 <=
981        				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
982                            end
983        		end
984        		`GPIO_LOAD: begin
985                            xfer_count <= xfer_count + 1;
986        
987                            /* Load sequence:  Pulse clock for final data shift in;
988                             * Pulse the load strobe.
989                             * Return to idle mode.
990                             */
991                            if (xfer_count == 4'd0) begin
                               <font color = "green">-7-</font>  
992                                serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
993                                serial_load_pre <= 1'b0;
994                            end else if (xfer_count == 4'd1) begin
                                        <font color = "green">-8-</font>  
995                                serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
996                                serial_load_pre <= 1'b1;
997                            end else if (xfer_count == 4'd2) begin
                                        <font color = "red">-9-</font>  
998        	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
999                                serial_clock_pre <= 1'b0;
1000                               serial_load_pre <= 1'b0;
1001                               xfer_state <= `GPIO_IDLE;
1002       		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
1003                       end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1032       	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
1033                   // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
1034                   // pll_trim[12] must be set to zero for proper startup.
1035                   pll_trim <= 26'b11111111111110111111111111;
           <font color = "green">            ==></font>
1036                   pll_sel <= 3'b010;		// Default output divider divide-by-2
1037                   pll90_sel <= 3'b010;	// Default secondary output divider divide-by-2
1038                   pll_div <= 5'b00100;	// Default feedback divider divide-by-8
1039                   pll_dco_ena <= 1'b1;	// Default free-running PLL
1040                   pll_ena <= 1'b0;		// Default PLL turned off
1041                   pll_bypass <= 1'b1;		// Default bypass mode (don't use PLL)
1042                   irq_spi <= 1'b0;
1043                   reset_reg <= 1'b0;
1044       
1045       	    // System monitoring signals
1046       	    clk1_output_dest <= 1'b0;
1047       	    clk2_output_dest <= 1'b0;
1048       	    trap_output_dest <= 1'b0;
1049       	    irq_1_inputsrc <= 1'b0;
1050       	    irq_2_inputsrc <= 1'b0;
1051       
1052       	    // GPIO Configuration, Data, and Control
1053       	    // To-do:  Get user project pad defaults from external inputs
1054       	    // to be configured by user or at project generation time.
1055       	    // Pads 1 to 4 are the SPI and considered critical startup
1056       	    // infrastructure, and should not be altered from the defaults
1057       	    // below.  NOTE:  These are not startup values, but they should
1058       	    // match the startup values applied to the GPIO, or else the
1059       	    // GPIO should be always triggered to load at startup.
1060       
1061       	    for (j = 0; j < `MPRJ_IO_PADS; j=j+1) begin
1062       		if ((j < 2) || (j >= `MPRJ_IO_PADS - 2)) begin
1063       		    gpio_configure[j] <= 'h1803;
1064                       end else begin
1065       		    if (j == 3) begin
1066       			// j == 3 corresponds to CSB, which is a weak pull-up
1067       	                gpio_configure[j] <= 'h0801;
1068       		    end else begin
1069       	                gpio_configure[j] <= 'h0403;
1070       		    end
1071       		end
1072       	    end
1073       
1074       	    mgmt_gpio_data <= 'd0;
1075       	    mgmt_gpio_data_buf <= 'd0;
1076       	    serial_bb_enable <= 1'b0;
1077       	    serial_bb_load <= 1'b0;
1078       	    serial_bb_data_1 <= 1'b0;
1079       	    serial_bb_data_2 <= 1'b0;
1080       	    serial_bb_clock <= 1'b0;
1081       	    serial_bb_resetn <= 1'b0;
1082       	    serial_xfer <= 1'b0;
1083       	    hkspi_disable <= 1'b0;
1084       	    pwr_ctrl_out <= 'd0;
1085       
1086       `ifdef USE_SRAM_RO_INTERFACE
1087       	    sram_ro_clk <= 1'b0;
1088       	    sram_ro_csb <= 1'b1;
1089       	    sram_ro_addr <= 8'h00;
1090       `endif
1091       
1092               end else begin
1093       	    if (cwstb == 1'b1) begin
           	    <font color = "green">-2-</font>  
1094                       case (caddr)
                           <font color = "green">-3-</font>  
1095       	    	    /* Register 8'h00 is reserved for future use */
1096       	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1097                   	    8'h08: begin
1098                       	pll_ena <= cdata[0];
           <font color = "green">                	==></font>
1099                       	pll_dco_ena <= cdata[1];
1100                   	    end
1101                   	    8'h09: begin
1102                       	pll_bypass <= cdata[0];
           <font color = "green">                	==></font>
1103                   	    end
1104                   	    8'h0a: begin
1105                       	irq_spi <= cdata[0];
           <font color = "green">                	==></font>
1106                   	    end
1107                   	    8'h0b: begin
1108                       	reset_reg <= cdata[0];
           <font color = "green">                	==></font>
1109                   	    end
1110       
1111       		    /* Register 0c (trap state) is read-only */
1112       
1113                   	    8'h0d: begin
1114                       	pll_trim[7:0] <= cdata;
           <font color = "green">                	==></font>
1115                   	    end
1116                   	    8'h0e: begin
1117                       	pll_trim[15:8] <= cdata;
           <font color = "green">                	==></font>
1118                   	    end
1119                   	    8'h0f: begin
1120                       	pll_trim[23:16] <= cdata;
           <font color = "green">                	==></font>
1121                   	    end
1122                   	    8'h10: begin
1123                       	pll_trim[25:24] <= cdata[1:0];
           <font color = "green">                	==></font>
1124                   	    end
1125                   	    8'h11: begin
1126                       	pll90_sel <= cdata[5:3];
           <font color = "green">                	==></font>
1127                       	pll_sel <= cdata[2:0];
1128                   	    end
1129                   	    8'h12: begin
1130                       	pll_div <= cdata[4:0];
           <font color = "green">                	==></font>
1131                   	    end
1132       	    	    8'h13: begin
1133       			serial_bb_data_2 <= cdata[6];
           <font color = "green">			==></font>
1134       			serial_bb_data_1 <= cdata[5];
1135       			serial_bb_clock  <= cdata[4];
1136       			serial_bb_load   <= cdata[3];
1137       			serial_bb_resetn <= cdata[2];
1138       			serial_bb_enable <= cdata[1];
1139       			serial_xfer <= cdata[0];
1140       	    	    end
1141       
1142       `ifdef USE_SRAM_RO_INTERFACE
1143       		    /* Optional:  Add SRAM read-only interface */
1144       		    8'h14: begin
1145       			sram_ro_clk <= cdata[1];
1146       			sram_ro_csb <= cdata[0];
1147       		    end
1148       		    8'h15: begin
1149       	    		sram_ro_addr <= cdata;
1150       		    end
1151       `endif
1152       		    
1153       		    /* Registers 16 to 19 (SRAM data) are read-only */
1154       
1155       		    /* Register 1a (power monitor) is read-only */
1156       
1157                   	    8'h1b: begin
1158       			clk1_output_dest <= cdata[2];
           <font color = "green">			==></font>
1159       			clk2_output_dest <= cdata[1];
1160       			trap_output_dest <= cdata[0];
1161       	    	    end
1162                   	    8'h1c: begin
1163       			irq_2_inputsrc <= cdata[1];
           <font color = "green">			==></font>
1164       			irq_1_inputsrc <= cdata[0];
1165       	    	    end
1166                   	    8'h1d: begin
1167       			gpio_configure[0][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1168       	    	    end
1169                   	    8'h1e: begin
1170       			gpio_configure[0][7:0] <= cdata;
           <font color = "green">			==></font>
1171       	    	    end
1172                   	    8'h1f: begin
1173       			gpio_configure[1][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1174       	    	    end
1175                   	    8'h20: begin
1176       			gpio_configure[1][7:0] <= cdata;
           <font color = "green">			==></font>
1177       	    	    end
1178                   	    8'h21: begin
1179       			gpio_configure[2][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1180       	    	    end
1181                   	    8'h22: begin
1182       			gpio_configure[2][7:0] <= cdata;
           <font color = "green">			==></font>
1183       	    	    end
1184                   	    8'h23: begin
1185       			gpio_configure[3][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1186       	    	    end
1187                   	    8'h24: begin
1188       			gpio_configure[3][7:0] <= cdata;
           <font color = "green">			==></font>
1189       	    	    end
1190                   	    8'h25: begin
1191       			gpio_configure[4][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1192       	    	    end
1193                   	    8'h26: begin
1194       			gpio_configure[4][7:0] <= cdata;
           <font color = "green">			==></font>
1195       	    	    end
1196                   	    8'h27: begin
1197       			gpio_configure[5][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1198       	    	    end
1199                   	    8'h28: begin
1200       			gpio_configure[5][7:0] <= cdata;
           <font color = "green">			==></font>
1201       	    	    end
1202                   	    8'h29: begin
1203       			gpio_configure[6][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1204       	    	    end
1205                   	    8'h2a: begin
1206       			gpio_configure[6][7:0] <= cdata;
           <font color = "green">			==></font>
1207       	    	    end
1208                   	    8'h2b: begin
1209       			gpio_configure[7][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1210       	    	    end
1211                   	    8'h2c: begin
1212       			gpio_configure[7][7:0] <= cdata;
           <font color = "green">			==></font>
1213       	    	    end
1214                   	    8'h2d: begin
1215       			gpio_configure[8][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1216       	    	    end
1217                   	    8'h2e: begin
1218       			gpio_configure[8][7:0] <= cdata;
           <font color = "green">			==></font>
1219       	    	    end
1220                   	    8'h2f: begin
1221       			gpio_configure[9][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1222       	    	    end
1223                   	    8'h30: begin
1224       			gpio_configure[9][7:0] <= cdata;
           <font color = "green">			==></font>
1225       	    	    end
1226                   	    8'h31: begin
1227       			gpio_configure[10][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1228       	    	    end
1229                   	    8'h32: begin
1230       			gpio_configure[10][7:0] <= cdata;
           <font color = "green">			==></font>
1231       	    	    end
1232                   	    8'h33: begin
1233       			gpio_configure[11][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1234       	    	    end
1235                   	    8'h34: begin
1236       			gpio_configure[11][7:0] <= cdata;
           <font color = "green">			==></font>
1237       	    	    end
1238                   	    8'h35: begin
1239       			gpio_configure[12][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1240       	    	    end
1241                   	    8'h36: begin
1242       			gpio_configure[12][7:0] <= cdata;
           <font color = "green">			==></font>
1243       	    	    end
1244                   	    8'h37: begin
1245       			gpio_configure[13][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1246       	    	    end
1247                   	    8'h38: begin
1248       			gpio_configure[13][7:0] <= cdata;
           <font color = "green">			==></font>
1249       	    	    end
1250                   	    8'h39: begin
1251       			gpio_configure[14][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1252       	    	    end
1253                   	    8'h3a: begin
1254       			gpio_configure[14][7:0] <= cdata;
           <font color = "green">			==></font>
1255       	    	    end
1256                   	    8'h3b: begin
1257       			gpio_configure[15][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1258       	    	    end
1259                   	    8'h3c: begin
1260       			gpio_configure[15][7:0] <= cdata;
           <font color = "green">			==></font>
1261       	    	    end
1262                   	    8'h3d: begin
1263       			gpio_configure[16][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1264       	    	    end
1265                   	    8'h3e: begin
1266       			gpio_configure[16][7:0] <= cdata;
           <font color = "green">			==></font>
1267       	    	    end
1268                   	    8'h3f: begin
1269       			gpio_configure[17][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1270       	    	    end
1271                   	    8'h40: begin
1272       			gpio_configure[17][7:0] <= cdata;
           <font color = "green">			==></font>
1273       	    	    end
1274                   	    8'h41: begin
1275       			gpio_configure[18][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1276       	    	    end
1277                   	    8'h42: begin
1278       			gpio_configure[18][7:0] <= cdata;
           <font color = "green">			==></font>
1279       	    	    end
1280                   	    8'h43: begin
1281       			gpio_configure[19][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1282       	    	    end
1283                   	    8'h44: begin
1284       			gpio_configure[19][7:0] <= cdata;
           <font color = "green">			==></font>
1285       	    	    end
1286                   	    8'h45: begin
1287       			gpio_configure[20][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1288       	    	    end
1289                   	    8'h46: begin
1290       			gpio_configure[20][7:0] <= cdata;
           <font color = "green">			==></font>
1291       	    	    end
1292                   	    8'h47: begin
1293       			gpio_configure[21][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1294       	    	    end
1295                   	    8'h48: begin
1296       			gpio_configure[21][7:0] <= cdata;
           <font color = "green">			==></font>
1297       	    	    end
1298                   	    8'h49: begin
1299       			gpio_configure[22][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1300       	    	    end
1301                   	    8'h4a: begin
1302       			gpio_configure[22][7:0] <= cdata;
           <font color = "green">			==></font>
1303       	    	    end
1304                   	    8'h4b: begin
1305       			gpio_configure[23][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1306       	    	    end
1307                   	    8'h4c: begin
1308       			gpio_configure[23][7:0] <= cdata;
           <font color = "green">			==></font>
1309       	    	    end
1310                   	    8'h4d: begin
1311       			gpio_configure[24][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1312       	    	    end
1313                   	    8'h4e: begin
1314       			gpio_configure[24][7:0] <= cdata;
           <font color = "green">			==></font>
1315       	    	    end
1316                   	    8'h4f: begin
1317       			gpio_configure[25][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1318       	    	    end
1319                   	    8'h50: begin
1320       			gpio_configure[25][7:0] <= cdata;
           <font color = "green">			==></font>
1321       	    	    end
1322                   	    8'h51: begin
1323       			gpio_configure[26][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1324       	    	    end
1325                   	    8'h52: begin
1326       			gpio_configure[26][7:0] <= cdata;
           <font color = "green">			==></font>
1327       	    	    end
1328                   	    8'h53: begin
1329       			gpio_configure[27][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1330       	    	    end
1331                   	    8'h54: begin
1332       			gpio_configure[27][7:0] <= cdata;
           <font color = "green">			==></font>
1333       	    	    end
1334                   	    8'h55: begin
1335       			gpio_configure[28][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1336       	    	    end
1337                   	    8'h56: begin
1338       			gpio_configure[28][7:0] <= cdata;
           <font color = "green">			==></font>
1339       	    	    end
1340                   	    8'h57: begin
1341       			gpio_configure[29][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1342       	    	    end
1343                   	    8'h58: begin
1344       			gpio_configure[29][7:0] <= cdata;
           <font color = "green">			==></font>
1345       	    	    end
1346                   	    8'h59: begin
1347       			gpio_configure[30][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1348       	    	    end
1349                   	    8'h5a: begin
1350       			gpio_configure[30][7:0] <= cdata;
           <font color = "green">			==></font>
1351       	    	    end
1352                   	    8'h5b: begin
1353       			gpio_configure[31][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1354       	    	    end
1355                   	    8'h5c: begin
1356       			gpio_configure[31][7:0] <= cdata;
           <font color = "green">			==></font>
1357       	    	    end
1358                   	    8'h5d: begin
1359       			gpio_configure[32][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1360       	    	    end
1361                   	    8'h5e: begin
1362       			gpio_configure[32][7:0] <= cdata;
           <font color = "green">			==></font>
1363       	    	    end
1364                   	    8'h5f: begin
1365       			gpio_configure[33][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1366       	    	    end
1367                   	    8'h60: begin
1368       			gpio_configure[33][7:0] <= cdata;
           <font color = "green">			==></font>
1369       	    	    end
1370                   	    8'h61: begin
1371       			gpio_configure[34][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1372       	    	    end
1373                   	    8'h62: begin
1374       			gpio_configure[34][7:0] <= cdata;
           <font color = "green">			==></font>
1375       	    	    end
1376                   	    8'h63: begin
1377       			gpio_configure[35][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1378       	    	    end
1379                   	    8'h64: begin
1380       			gpio_configure[35][7:0] <= cdata;
           <font color = "green">			==></font>
1381       	    	    end
1382                   	    8'h65: begin
1383       			gpio_configure[36][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1384       	    	    end
1385                   	    8'h66: begin
1386       			gpio_configure[36][7:0] <= cdata;
           <font color = "green">			==></font>
1387       	    	    end
1388                   	    8'h67: begin
1389       			gpio_configure[37][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1390       	    	    end
1391                   	    8'h68: begin
1392       			gpio_configure[37][7:0] <= cdata;
           <font color = "green">			==></font>
1393       	    	    end
1394       	    	    8'h69: begin
1395       			mgmt_gpio_data[37:32] <= cdata[5:0];
           <font color = "green">			==></font>
1396       	    	    end
1397       	    	    8'h6a: begin
1398       			/* NOTE: mgmt_gpio_data updates only on the	*/
1399       			/* upper byte write when writing through the	*/
1400       			/* wishbone back-door.  This lets all bits	*/
1401       			/* update at the same time.			*/
1402       			if (spi_is_active) begin
           			<font color = "red">-4-</font>  
1403       			    mgmt_gpio_data[31:24] <= cdata;
           <font color = "red">			    ==></font>
1404       			end else begin
1405       			    mgmt_gpio_data[31:0] <= {cdata, mgmt_gpio_data_buf};
           <font color = "green">			    ==></font>
1406       			end
1407       	    	    end
1408       	    	    8'h6b: begin
1409       			if (spi_is_active) begin
           			<font color = "red">-5-</font>  
1410       			    mgmt_gpio_data[23:16] <= cdata;
           <font color = "red">			    ==></font>
1411       			end else begin
1412       			    mgmt_gpio_data_buf[23:16] <= cdata;
           <font color = "green">			    ==></font>
1413       			end
1414       	    	    end
1415       	    	    8'h6c: begin
1416       			if (spi_is_active) begin
           			<font color = "red">-6-</font>  
1417       			    mgmt_gpio_data[15:8] <= cdata;
           <font color = "red">			    ==></font>
1418       			end else begin
1419       			    mgmt_gpio_data_buf[15:8] <= cdata;
           <font color = "green">			    ==></font>
1420       			end
1421       	    	    end
1422       	    	    8'h6d: begin
1423       			if (spi_is_active) begin
           			<font color = "red">-7-</font>  
1424       			    mgmt_gpio_data[7:0] <= cdata;
           <font color = "red">			    ==></font>
1425       			end else begin
1426       			    mgmt_gpio_data_buf[7:0] <= cdata;
           <font color = "green">			    ==></font>
1427       			end
1428       	    	    end
1429       	    	    8'h6e: begin
1430       			pwr_ctrl_out <= cdata[3:0];
           <font color = "green">			==></font>
1431       	    	    end
1432       	    	    8'h6f: begin
1433       			hkspi_disable <= cdata[0];
           <font color = "green">			==></font>
1434       	    	    end
           	    	    MISSING_DEFAULT
           <font color = "green">	    	    ==></font>
1435               	endcase	// (caddr)
1436           	    end else begin
1437       	    	serial_xfer <= 1'b0;	// Serial transfer is self-resetting
           <font color = "green">	    	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h08 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_disable">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h09 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/IRQ_spi">T52</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/cpu_reset">T5</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h12 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h13 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/clock_redirect">T58</span>,<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h20 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h21 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h22 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h23 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h24 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h25 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h26 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h27 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h28 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h29 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/uart_rx">T22</span>,<span title = "compilation/simv/uart_loopback">T20</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h30 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h31 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h32 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h33 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h34 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h35 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h36 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h37 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h38 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h39 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h40 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h41 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h42 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h43 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h44 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h45 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h46 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h47 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h48 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h49 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h50 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h51 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h52 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h53 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h54 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h55 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h56 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h57 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h58 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h59 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h60 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h61 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h62 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h63 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h64 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/spi_master_temp">T29</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h65 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h66 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h67 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h68 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h69 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o">T46</span>,<span title = "compilation/simv/bitbang_spi_o">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/hk_regs_wr_spi">T19</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4058">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_housekeeping">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
