<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : caltiming3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : caltiming3</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> </td></tr>
<tr>
<td align="left">[11:6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> </td></tr>
<tr>
<td align="left">[17:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> </td></tr>
<tr>
<td align="left">[29:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> </td></tr>
<tr>
<td align="left">[31:30] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_wr_diff_bg </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf0a5033cdf8086a7515c3b027f54c4df"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG"></a></p>
<p>Write to write command timing on different bank groups.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2ecc4958a9e7aad06475f4726e97280b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga2ecc4958a9e7aad06475f4726e97280b">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2ecc4958a9e7aad06475f4726e97280b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e618fad2ee0157da7c3f0f0dd431510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga6e618fad2ee0157da7c3f0f0dd431510">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6e618fad2ee0157da7c3f0f0dd431510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4aa54450c00c2e9f7f54f66e5883341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gab4aa54450c00c2e9f7f54f66e5883341">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab4aa54450c00c2e9f7f54f66e5883341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088b210c3adf05f3060afcab8d93e520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga088b210c3adf05f3060afcab8d93e520">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:ga088b210c3adf05f3060afcab8d93e520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86713a2a4ceab70a34f2a1bd07c05e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga86713a2a4ceab70a34f2a1bd07c05e3e">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga86713a2a4ceab70a34f2a1bd07c05e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e2eb09febefa2c50716a5fe746bdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gaa7e2eb09febefa2c50716a5fe746bdcd">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa7e2eb09febefa2c50716a5fe746bdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bd4ae5b26dbca9acb984572b3d71c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gad1bd4ae5b26dbca9acb984572b3d71c8">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:gad1bd4ae5b26dbca9acb984572b3d71c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58293c4614211b2e64548efa8c4a47a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga58293c4614211b2e64548efa8c4a47a8">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:ga58293c4614211b2e64548efa8c4a47a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_rd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa436373191a2f1cb4b6c9270a3321179"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD"></a></p>
<p>Write to read command timing.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7c6579b939499f240fb6e8856cc89dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga7c6579b939499f240fb6e8856cc89dd2">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7c6579b939499f240fb6e8856cc89dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8161b3805b54baee975b7b52d37c76a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga8161b3805b54baee975b7b52d37c76a2">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga8161b3805b54baee975b7b52d37c76a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d68e227cbd6b9df22260a8412ac445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gad0d68e227cbd6b9df22260a8412ac445">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad0d68e227cbd6b9df22260a8412ac445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197028df09d781b97e84c03ee07826c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga197028df09d781b97e84c03ee07826c8">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_SET_MSK</a>&#160;&#160;&#160;0x00000fc0</td></tr>
<tr class="separator:ga197028df09d781b97e84c03ee07826c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966a308c82c15219f5ea88284ca1f8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga966a308c82c15219f5ea88284ca1f8ad">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_CLR_MSK</a>&#160;&#160;&#160;0xfffff03f</td></tr>
<tr class="separator:ga966a308c82c15219f5ea88284ca1f8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7f61da0e66295d458e756654100252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga6a7f61da0e66295d458e756654100252">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6a7f61da0e66295d458e756654100252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fcccf15771af3fe0c2e06f145a2d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga95fcccf15771af3fe0c2e06f145a2d93">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga95fcccf15771af3fe0c2e06f145a2d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592ccfafd5e4ccc7d3e7923fa82c1f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga592ccfafd5e4ccc7d3e7923fa82c1f90">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td></tr>
<tr class="separator:ga592ccfafd5e4ccc7d3e7923fa82c1f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_rd_diff_chip </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcb35666cc3c2f931c1e5eb4887372482"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP"></a></p>
<p>Write to read command timing on different chips.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gade783d6c8570c021f4319494b20d9840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gade783d6c8570c021f4319494b20d9840">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gade783d6c8570c021f4319494b20d9840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53174ac254433c0612308645c46332c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga53174ac254433c0612308645c46332c6">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga53174ac254433c0612308645c46332c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61e68dc70ce8c0f70ae17f19c33b178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gaa61e68dc70ce8c0f70ae17f19c33b178">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa61e68dc70ce8c0f70ae17f19c33b178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99f9af059d9212e50ebb7d61b32eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gaa99f9af059d9212e50ebb7d61b32eadf">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_SET_MSK</a>&#160;&#160;&#160;0x0003f000</td></tr>
<tr class="separator:gaa99f9af059d9212e50ebb7d61b32eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf517aa5c97fe0aa778292e2fedacb78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gabf517aa5c97fe0aa778292e2fedacb78">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_CLR_MSK</a>&#160;&#160;&#160;0xfffc0fff</td></tr>
<tr class="separator:gabf517aa5c97fe0aa778292e2fedacb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5789159282be909765584bd48b62d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gad5789159282be909765584bd48b62d5b">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad5789159282be909765584bd48b62d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0409ac307e246ac01518b280f53c67c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga0409ac307e246ac01518b280f53c67c6">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga0409ac307e246ac01518b280f53c67c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823333a183059f7e64e68365ac7e2e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga823333a183059f7e64e68365ac7e2e44">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td></tr>
<tr class="separator:ga823333a183059f7e64e68365ac7e2e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_rd_diff_bg </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfceda0347f155c3f8b89e4a64f4eadcc"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG"></a></p>
<p>Write to read command timing on different bank groups</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga69660e216bbed5c42d71d6971be0421a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga69660e216bbed5c42d71d6971be0421a">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga69660e216bbed5c42d71d6971be0421a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef448606b3034ed7e3b0bc212da4b9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gaef448606b3034ed7e3b0bc212da4b9d5">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gaef448606b3034ed7e3b0bc212da4b9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff786dfc3505d25f14ca849f7e84c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga6ff786dfc3505d25f14ca849f7e84c25">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6ff786dfc3505d25f14ca849f7e84c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab468149fd81566039dcff5229fbf4daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gab468149fd81566039dcff5229fbf4daf">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:gab468149fd81566039dcff5229fbf4daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970c8c9cc2364dca5fcfc6ec16c9d80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga970c8c9cc2364dca5fcfc6ec16c9d80c">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:ga970c8c9cc2364dca5fcfc6ec16c9d80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f5064e7b8bc5753d43ce2281809ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga37f5064e7b8bc5753d43ce2281809ff8">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga37f5064e7b8bc5753d43ce2281809ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac428e85ff629efe21104ee804efd2608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gac428e85ff629efe21104ee804efd2608">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:gac428e85ff629efe21104ee804efd2608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69bcf169342e9d41518bdeb09e6f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gadf69bcf169342e9d41518bdeb09e6f6f">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:gadf69bcf169342e9d41518bdeb09e6f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_t_param_wr_to_pch </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b13a6f152dd497fff5e0dbf506f601c"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH"></a></p>
<p>Write to precharge command timing.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga37eeadf7fc17158e12db6099b8c6cac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga37eeadf7fc17158e12db6099b8c6cac1">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga37eeadf7fc17158e12db6099b8c6cac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d379bc906147a539490fb38ede54e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gac2d379bc906147a539490fb38ede54e1">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gac2d379bc906147a539490fb38ede54e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8292fc527f47b26830891c09383ebbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga8292fc527f47b26830891c09383ebbe2">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8292fc527f47b26830891c09383ebbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b46b0400393dcf18f24af9b7e6a5db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga1b46b0400393dcf18f24af9b7e6a5db9">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_SET_MSK</a>&#160;&#160;&#160;0x3f000000</td></tr>
<tr class="separator:ga1b46b0400393dcf18f24af9b7e6a5db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e249a1a2cee7139b43eb4b05e41da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#gad56e249a1a2cee7139b43eb4b05e41da">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_CLR_MSK</a>&#160;&#160;&#160;0xc0ffffff</td></tr>
<tr class="separator:gad56e249a1a2cee7139b43eb4b05e41da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3507fb30d379a76ff42029d6259308f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga3507fb30d379a76ff42029d6259308f3">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3507fb30d379a76ff42029d6259308f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9727b0d39e31690eb7b258e862be518a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga9727b0d39e31690eb7b258e862be518a">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga9727b0d39e31690eb7b258e862be518a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010e118aad6a8951e3129f8cce3b58fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga010e118aad6a8951e3129f8cce3b58fc">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td></tr>
<tr class="separator:ga010e118aad6a8951e3129f8cce3b58fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s">ALT_IO48_HMC_MMR_CALTIMING3_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga865c42c0a09bddcafe6fe33a748d8549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga865c42c0a09bddcafe6fe33a748d8549">ALT_IO48_HMC_MMR_CALTIMING3_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga865c42c0a09bddcafe6fe33a748d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017bb9c5d4eb2e6d748ccb6fa40ed643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga017bb9c5d4eb2e6d748ccb6fa40ed643">ALT_IO48_HMC_MMR_CALTIMING3_OFST</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="separator:ga017bb9c5d4eb2e6d748ccb6fa40ed643"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7db1eeaf8ebf90decb4e5883f10c5d47"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s">ALT_IO48_HMC_MMR_CALTIMING3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga7db1eeaf8ebf90decb4e5883f10c5d47">ALT_IO48_HMC_MMR_CALTIMING3_t</a></td></tr>
<tr class="separator:ga7db1eeaf8ebf90decb4e5883f10c5d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_CALTIMING3_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html">ALT_IO48_HMC_MMR_CALTIMING3</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a953de47bbd07cc4f673a3af1e04bdace"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_wr_diff_bg: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7820b23815d6fb495e3c5081a8f3368b"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_rd: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af40a5bf2152062a2f0d0d1209dc6e6c6"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_rd_diff_chip: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad25952f87a7e6900ccef6a0a047b4cea"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_rd_diff_bg: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afb5a36f2f26801ec67386a73cf2e2cb0"></a>uint32_t</td>
<td class="fieldname">
cfg_t_param_wr_to_pch: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af61c2c0b6ab1bbc3296b8ea55cbdff22"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2ecc4958a9e7aad06475f4726e97280b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e618fad2ee0157da7c3f0f0dd431510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4aa54450c00c2e9f7f54f66e5883341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga088b210c3adf05f3060afcab8d93e520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga86713a2a4ceab70a34f2a1bd07c05e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7e2eb09febefa2c50716a5fe746bdcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1bd4ae5b26dbca9acb984572b3d71c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga58293c4614211b2e64548efa8c4a47a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_WR_DIFF_BG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7c6579b939499f240fb6e8856cc89dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8161b3805b54baee975b7b52d37c76a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0d68e227cbd6b9df22260a8412ac445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga197028df09d781b97e84c03ee07826c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_SET_MSK&#160;&#160;&#160;0x00000fc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga966a308c82c15219f5ea88284ca1f8ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_CLR_MSK&#160;&#160;&#160;0xfffff03f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a7f61da0e66295d458e756654100252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95fcccf15771af3fe0c2e06f145a2d93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga592ccfafd5e4ccc7d3e7923fa82c1f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gade783d6c8570c021f4319494b20d9840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga53174ac254433c0612308645c46332c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa61e68dc70ce8c0f70ae17f19c33b178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa99f9af059d9212e50ebb7d61b32eadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_SET_MSK&#160;&#160;&#160;0x0003f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf517aa5c97fe0aa778292e2fedacb78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_CLR_MSK&#160;&#160;&#160;0xfffc0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad5789159282be909765584bd48b62d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0409ac307e246ac01518b280f53c67c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga823333a183059f7e64e68365ac7e2e44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_CHIP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga69660e216bbed5c42d71d6971be0421a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef448606b3034ed7e3b0bc212da4b9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ff786dfc3505d25f14ca849f7e84c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab468149fd81566039dcff5229fbf4daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga970c8c9cc2364dca5fcfc6ec16c9d80c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga37f5064e7b8bc5753d43ce2281809ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac428e85ff629efe21104ee804efd2608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadf69bcf169342e9d41518bdeb09e6f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_RD_DIFF_BG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga37eeadf7fc17158e12db6099b8c6cac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2d379bc906147a539490fb38ede54e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8292fc527f47b26830891c09383ebbe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b46b0400393dcf18f24af9b7e6a5db9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_SET_MSK&#160;&#160;&#160;0x3f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad56e249a1a2cee7139b43eb4b05e41da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_CLR_MSK&#160;&#160;&#160;0xc0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3507fb30d379a76ff42029d6259308f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9727b0d39e31690eb7b258e862be518a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga010e118aad6a8951e3129f8cce3b58fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH">ALT_IO48_HMC_MMR_CALTIMING3_CFG_T_PARAM_WR_TO_PCH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga865c42c0a09bddcafe6fe33a748d8549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html">ALT_IO48_HMC_MMR_CALTIMING3</a> register. </p>

</div>
</div>
<a class="anchor" id="ga017bb9c5d4eb2e6d748ccb6fa40ed643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CALTIMING3_OFST&#160;&#160;&#160;0x88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html">ALT_IO48_HMC_MMR_CALTIMING3</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7db1eeaf8ebf90decb4e5883f10c5d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3__s">ALT_IO48_HMC_MMR_CALTIMING3_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html#ga7db1eeaf8ebf90decb4e5883f10c5d47">ALT_IO48_HMC_MMR_CALTIMING3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_a_l_t_i_m_i_n_g3.html">ALT_IO48_HMC_MMR_CALTIMING3</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
