<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本节主要介绍了单比特与多比特信号跨时钟域（CDC，Clock Domain Crossing）的常见解决办法。">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA系统设计之跨时钟域问题（CDC）">
<meta property="og:url" content="http://ssy的小天地.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本节主要介绍了单比特与多比特信号跨时钟域（CDC，Clock Domain Crossing）的常见解决办法。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120185417972.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120191136421.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120191713706.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192032537.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192351712.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192659688.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120194307407.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120194557613.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241105153132830.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202038949.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202304216.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202805830.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120203425444.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120203715571.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006112032830.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006122738114.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006140851165.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241030151226791.png">
<meta property="article:published_time" content="2024-10-30T02:07:12.000Z">
<meta property="article:modified_time" content="2024-11-05T07:44:41.470Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120185417972.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>FPGA系统设计之跨时钟域问题（CDC） | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA系统设计之跨时钟域问题（CDC）
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-10-30 10:07:12" itemprop="dateCreated datePublished" datetime="2024-10-30T10:07:12+08:00">2024-10-30</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-11-05 15:44:41" itemprop="dateModified" datetime="2024-11-05T15:44:41+08:00">2024-11-05</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本节主要介绍了单比特与多比特信号跨时钟域（CDC，Clock Domain Crossing）的常见解决办法。</p>
<span id="more"></span>

<h1 id="时钟域"><a href="#时钟域" class="headerlink" title="时钟域"></a>时钟域</h1><ul>
<li><p>单一时钟域：所谓单一时钟域，是指只有一个独立的网络可以驱动整个设计中所有触发器的时钟端口。</p>
</li>
<li><p>时钟域：是指一组逻辑，这组逻辑中的所有同步单元（触发器、同步RAM块以及流水乘法器等）都使用同一网络作为时钟。</p>
</li>
<li><p>并不一定是FPGA只有一个外部时钟输入就是单时钟域了。例如<strong>逻辑门控可以产生时钟</strong>，同样PLL也可以产生多个时钟输出供内部逻辑使用，只不过PLL的输出时钟之间一般具有相关性。<strong>由于PLL产生了多个时钟输出，所以这样的设计也属于多时钟域设计</strong>。</p>
</li>
<li><p>上句话想表达的应该是输入给FPGA内部使用的时钟（由外部时钟分频或者门控等产生），如果是不同的时钟，那么就是多时钟域，如果只有一个时钟，那么就是单时钟域。</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120185417972.png" alt="image-20240120185417972" style="zoom: 33%;">

</li>
</ul>
<hr>
<h1 id="单比特信号跨时钟域的同步处理"><a href="#单比特信号跨时钟域的同步处理" class="headerlink" title="单比特信号跨时钟域的同步处理"></a>单比特信号跨时钟域的同步处理</h1><ul>
<li>跨时钟域是指设计中存在两个或两个以上异步时钟域。（我目前对异步时钟域的理解是，由不同外部时钟源产生的时钟，但好像大家分析问题的时候往往把它当成不同频率或者不同相位的时钟了）</li>
</ul>
<h2 id="1-亚稳态及其危害"><a href="#1-亚稳态及其危害" class="headerlink" title="1.亚稳态及其危害"></a>1.亚稳态及其危害</h2><ul>
<li><p>对于沿触发的触发器来说，其输出存在“1”或“0”两个有效状态。</p>
</li>
<li><p>触发器的建立时间和保持时间在时钟上升沿左右定义了一个时间窗口，如果触发器数据输入端口上的数据在这个时间窗口内发生变化，那么就会产生时序违规。</p>
</li>
<li><p>此时触发器内部的某个节点可能会在一个电压范围内浮动，无法稳定在逻辑0或逻辑1状态。</p>
</li>
<li><p><strong>从时序收敛的角度来说，两个触发器之间的组合逻辑延时要求小于最小的时钟周期，但这种亚稳态信号保持亚稳态的时间，本身就是变相增加了逻辑延时。</strong></p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120191136421.png" alt="image-20240120191136421" style="zoom:33%;">

</li>
</ul>
<h2 id="2-同步慢速时钟域到快速时钟域"><a href="#2-同步慢速时钟域到快速时钟域" class="headerlink" title="2.同步慢速时钟域到快速时钟域"></a>2.同步慢速时钟域到快速时钟域</h2><ul>
<li><p>常见的同步器是使用两级寄存器，即使用<strong>寄存器打两拍的方式</strong>进行同步。<strong>所谓的同步器就是采样一个异步信号，采样输出能够同步到到采样时钟的模块。</strong></p>
</li>
<li><p>该方法一般用于同步慢速信号到快速时钟域，因为快时钟域是肯定可以采集到慢时钟域的数据的（<strong>如果快速时钟域的时钟频率是慢速时钟域的1.5倍以上，那么同步较慢的控制信号到一个快速时钟域通常来说不会有问题</strong>），所以需要解决的就是亚稳态的问题</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120191713706.png" alt="image-20240120191713706" style="zoom:33%;">
</li>
<li><p>当然，仍然有可能级联的第二个寄存器输出还会表现为非稳定状态，但是这种双寄存同步器已经可以解决大部分亚稳态问题。在设计这种同步器的时候应当注意遵循以下原则：</p>
<ul>
<li><p><strong>级联的寄存器必须使用同一个采样时钟</strong></p>
</li>
<li><p><strong>发送端时钟域寄存器输出和接收端异步时钟域级联寄存器输入之间不能有任何其他组合逻辑。因为由于组合逻辑会产生毛刺，这样同步器很有可能采样到不需要的数据。</strong></p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192032537.png" alt="image-20240120192032537" style="zoom:33%;">
</li>
<li><p><strong>同步器中级联的寄存器除了最后一个寄存器外所有的寄存器只能有一个扇出，即其只能驱动下一级寄存器的输入</strong></p>
</li>
</ul>
</li>
<li><p>另外，只要同步器中寄存器链处于同一时钟域，那么寄存器链中寄存器路径之间是可以存在组合逻辑的。</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192351712.png" alt="image-20240120192351712" style="zoom:33%;">
</li>
<li><p>一些高速设计中需要再额外加入一级寄存器来增加MTBF（平均故障间隔时间），也即同步器中两级寄存器的MTBF太短。</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120192659688.png" alt="image-20240120192659688" style="zoom: 25%;">

</li>
</ul>
<h2 id="3-同步快速信号到慢速时钟域"><a href="#3-同步快速信号到慢速时钟域" class="headerlink" title="3.同步快速信号到慢速时钟域"></a>3.同步快速信号到慢速时钟域</h2><ul>
<li><p>如果丢失信号采样值对于设计来说是不允许的，那么有两种通用的应用方法可以解决这个问题：</p>
<ul>
<li>一个是<strong>开环</strong>解决方案，确保信号在无须确认的情况下可以被采集</li>
<li>另一个是<strong>闭环</strong>解决方案，即在跨时钟域边界时，信号需要接收端的反馈确认。</li>
</ul>
</li>
<li><p><strong>开环解决方案是</strong>：仍然采取之前介绍的打两拍同步器来采样跨时钟域信号，但是<strong>前提是需要先将目标展宽，最佳的脉宽是至少为采样时钟周期的1.5倍，这样跨时钟域信号将会被接收时钟域的时钟至少稳定地采样一次。</strong></p>
<p> <img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120194307407.png" alt="image-20240120194307407" style="zoom: 33%;"><img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120194557613.png" alt="image-20240120194557613" style="zoom: 33%;"> </p>
<ul>
<li><p>其中脉宽拓展可以采用：<strong>高电平用或门拓展，低电平用与门拓展</strong></p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241105153132830.png" alt="image-20241105153132830" style="zoom: 60%;">
</li>
</ul>
</li>
<li><p><strong>闭环解决方案是</strong>：在发送时钟域将数据同步到接收时钟域，再通过反馈回发送时钟域，通过一定逻辑判断，只有当接收数据与发送数据相等时，才传输第下一个数据</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202038949.png" alt="image-20240120202038949" style="zoom:33%;">

<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202304216.png" alt="image-20240120202304216" style="zoom: 50%;">

<ul>
<li>FF1由源时钟驱动，输入变高，FF1输出变高。FF1的Q输出反馈通过与门和或门保证了在FF5输出为0时，只要FF1输出变高，FF1输出就一直保持高。直到FF3同步输出变成1后，FF5输出变成1，与门输出0。这时只要输入为0，FF1输出即为0。</li>
</ul>
</li>
</ul>
<hr>
<h1 id="多比特信号跨时钟域同步处理"><a href="#多比特信号跨时钟域同步处理" class="headerlink" title="多比特信号跨时钟域同步处理"></a>多比特信号跨时钟域同步处理</h1><ul>
<li><p>为什么多比特数据跨时钟域时不能采用打两拍的方式处理？如下图所示，<strong>每个寄存器的位置不同，布局布线和逻辑的不同会导致每比特数据到达下一级寄存器的延时不同</strong>，而且延时会随着打拍数的增加、数据位宽的增加、时钟频率的增大而变得更加恶劣</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120202805830.png" alt="image-20240120202805830" style="zoom: 50%;">
</li>
<li><p>多比特信号跨时钟域同步处理通常采用以下四种方式：</p>
<ul>
<li><strong>多比特信号融合策略</strong>：即在可能的情况下，将多比特跨时钟信号融合成单比特跨时钟域信号</li>
<li><strong>MUX同步器</strong>：<strong>它适用的场景理论上也得是让目的时钟域能检测到数据，也就是说要么数据持续时间够长（从快时钟域到慢时钟域），要么是从数据本身在较慢的时钟域内。</strong></li>
<li><strong>多周期路径规划策略</strong>：即使用同步加载信号来安全地传递多比特跨时钟域信号</li>
<li><strong>使用格雷码传递多比特跨时钟域信号</strong></li>
</ul>
</li>
</ul>
<h2 id="1-多比特信号融合"><a href="#1-多比特信号融合" class="headerlink" title="1.多比特信号融合"></a>1.多比特信号融合</h2><ul>
<li><p>将加载和使能两个控制信号融合成一个单比特信号（<strong>这两个控制信号本身相同，且同时有效</strong>）</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120203425444.png" alt="image-20240120203425444" style="zoom:33%;">
</li>
<li><p><strong>当两个控制信号需要流水间隔一个时钟周期时，要增加一个额外的寄存器将同步后的使能控制信号寄存一拍</strong>，这样数据和控制信号形成匹配的流水。</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20240120203715571.png" alt="image-20240120203715571" style="zoom: 33%;">

</li>
</ul>
<h2 id="2-MUX同步器"><a href="#2-MUX同步器" class="headerlink" title="2.MUX同步器"></a>2.MUX同步器</h2><img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006112032830.png" alt="image-20241006112032830" style="zoom: 80%;">

<ul>
<li><p>Verilog代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux(</span><br><span class="line">	<span class="keyword">input</span> 				clk_a	, </span><br><span class="line">	<span class="keyword">input</span> 				clk_b	,   </span><br><span class="line">	<span class="keyword">input</span> 				arstn	,</span><br><span class="line">	<span class="keyword">input</span>				brstn   ,</span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">3</span>:<span class="number">0</span>]	data_in	,</span><br><span class="line">	<span class="keyword">input</span>               data_en ,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] 	dataout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//使能和输入数据在本时钟域下(clk_a)的寄存</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] data_in_r_a;</span><br><span class="line">    <span class="keyword">reg</span> data_en_r_a;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> arstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~arstn) <span class="keyword">begin</span></span><br><span class="line">            data_en_r_a &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_en_r_a &lt;= data_en;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> arstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~arstn) <span class="keyword">begin</span></span><br><span class="line">            data_in_r_a &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_in_r_a &lt;= data_in;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//跨到时钟b下使能信号打两拍</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] data_en_r_b;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~brstn) <span class="keyword">begin</span></span><br><span class="line">            data_en_r_b &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_en_r_b &lt;= &#123;data_en_r_b[<span class="number">0</span>], data_en_r_a&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//在时钟域b下的选择</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~brstn) <span class="keyword">begin</span></span><br><span class="line">            dataout &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            dataout &lt;= data_en_r_b[<span class="number">1</span>] ? data_in_r_a : dataout;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="3-多周期路径规划（MCP）"><a href="#3-多周期路径规划（MCP）" class="headerlink" title="3.多周期路径规划（MCP）"></a>3.多周期路径规划（MCP）</h2><ul>
<li><p>多周期路径规划指的是，<strong>用一个使能信号传输未同步数据到目的时钟域</strong>，其中使能信号和数据信号同步输入到目的时钟域，<strong>数据信号不需要跨时钟域处理</strong>，可以直接给目的时钟域的寄存器，而使能信号在进入目的寄存器之前需要打两拍进行同步。</p>
</li>
<li><p>优点：</p>
<ul>
<li>发射时钟域不需要计算目的时钟域时钟宽度，来进行数据保持；</li>
<li>发射时钟域只需要发出一个使能信号，来指示接收时钟域什么时候可以采集数据，这个使能信号可以反馈给发射时钟域，也可以不反馈（<strong>如果数据保持时间较长，也就是使能信号间隔比较长）</strong>。</li>
</ul>
</li>
<li><p>重点：</p>
<ul>
<li>数据不需要同步处理而可以直接进行跨时钟域传输，使能信号需要打两拍同步；</li>
<li>数据在被采集之前不允许变化；</li>
<li>这种方式传输多比特数据非常安全。</li>
</ul>
</li>
<li><p>开环方法（<strong>脉冲同步电路</strong>）：<strong>总体思路是将A时钟域的脉冲信号转换为电平信号，打两拍后再转换为B时钟域的脉冲信号。（适用于快到慢的脉冲同步，慢到快的脉冲同步可以直接打两拍后再边沿检测）</strong></p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006122738114.png" alt="image-20241006122738114" style="zoom:67%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pulse_detect(</span><br><span class="line">	<span class="keyword">input</span> 				clk_fast	, </span><br><span class="line">	<span class="keyword">input</span> 				clk_slow	,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				data_in		,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span>  		 	dataout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//在快时钟域下脉冲转电平</span></span><br><span class="line">    <span class="keyword">reg</span> data_level;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_fast <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_level &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_level &lt;= data_in ? ~data_level : data_level;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//跨时钟域，需要打两拍</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] data_level_2clk;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_slow <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_level_2clk &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_level_2clk &lt;= &#123;data_level_2clk[<span class="number">0</span>], data_level&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//在慢时钟域下电平转脉冲（方法即是边沿检测）</span></span><br><span class="line">    <span class="keyword">reg</span> data_pluse_r;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_slow <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_pluse_r &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_pluse_r &lt;= data_level_2clk[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> dataout = data_pluse_r ^ data_level_2clk[<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>闭环带反馈（握手）的多周期路径规划</strong>：适用于快-&gt;慢 or 慢-&gt;快 or 不清楚两侧时钟域的快慢</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241006140851165.png" alt="image-20241006140851165" style="zoom:80%;">

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> handshake_pulse_sync</span><br><span class="line">(</span><br><span class="line">        src_clk , <span class="comment">//source clock</span></span><br><span class="line">        src_rst_n , <span class="comment">//source clock reset (0: reset)</span></span><br><span class="line">        src_pulse , <span class="comment">//source clock pulse in</span></span><br><span class="line">        src_sync_fail , <span class="comment">//source clock sync state: 1 clock pulse if sync fail.</span></span><br><span class="line">        dst_clk , <span class="comment">//destination clock</span></span><br><span class="line">        dst_rst_n , <span class="comment">//destination clock reset (0:reset)</span></span><br><span class="line">        dst_pulse <span class="comment">//destination pulse out</span></span><br><span class="line">);</span><br><span class="line">        <span class="comment">//PARA DECLARATION</span></span><br><span class="line">        <span class="comment">//INPUT DECLARATION</span></span><br><span class="line">        <span class="keyword">input</span> src_clk ; <span class="comment">//source clock</span></span><br><span class="line">        <span class="keyword">input</span> src_rst_n ; <span class="comment">//source clock reset (0: reset)</span></span><br><span class="line">        <span class="keyword">input</span> src_pulse ; <span class="comment">//source clock pulse in</span></span><br><span class="line">        <span class="keyword">input</span> dst_clk ; <span class="comment">//destination clock</span></span><br><span class="line">        <span class="keyword">input</span> dst_rst_n ; <span class="comment">//destination clock reset (0:reset)</span></span><br><span class="line">        <span class="comment">//OUTPUT DECLARATION</span></span><br><span class="line">        <span class="keyword">output</span> src_sync_fail ; <span class="comment">//source clock sync state: 1 clock pulse if sync fail.</span></span><br><span class="line">        <span class="keyword">output</span> dst_pulse ; <span class="comment">//destination pulse out</span></span><br><span class="line">        <span class="comment">//INTER DECLARATION</span></span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="keyword">wire</span> dst_pulse ;</span><br><span class="line">        <span class="keyword">wire</span> src_sync_idle ;</span><br><span class="line">        <span class="keyword">reg</span> src_sync_fail ;</span><br><span class="line">        <span class="keyword">reg</span> src_sync_req ;</span><br><span class="line">        <span class="keyword">reg</span> src_sync_ack ;</span><br><span class="line">        <span class="keyword">reg</span> ack_state_dly1 ;</span><br><span class="line">        <span class="keyword">reg</span> ack_state_dly2 ;</span><br><span class="line">        <span class="keyword">reg</span> req_state_dly1 ;</span><br><span class="line">        <span class="keyword">reg</span> req_state_dly2 ;</span><br><span class="line">        <span class="keyword">reg</span> dst_req_state ;</span><br><span class="line">        <span class="keyword">reg</span> dst_sync_ack ;</span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="comment">//--========================MODULE SOURCE CODE==========================--</span></span><br><span class="line">        <span class="comment">//--=========================================--</span></span><br><span class="line">        <span class="comment">// DST Clock :</span></span><br><span class="line">        <span class="comment">// 1. generate src_sync_fail;</span></span><br><span class="line">        <span class="comment">// 2. generate sync req</span></span><br><span class="line">        <span class="comment">// 3. sync dst_sync_ack</span></span><br><span class="line">        <span class="comment">//--=========================================--</span></span><br><span class="line">        <span class="keyword">assign</span> src_sync_idle = ~(src_sync_req | src_sync_ack );</span><br><span class="line">        </span><br><span class="line">        <span class="comment">//report an error if src_pulse when sync busy ;</span></span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> src_clk <span class="keyword">or</span> <span class="keyword">negedge</span> src_rst_n)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(src_rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">                    src_sync_fail &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (src_pulse &amp; (~src_sync_idle))</span><br><span class="line">                    src_sync_fail &lt;= <span class="number">1&#x27;b1</span> ;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                    src_sync_fail &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="comment">//set sync req if src_pulse when sync idle ;</span></span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> src_clk <span class="keyword">or</span> <span class="keyword">negedge</span> src_rst_n)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(src_rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">                        src_sync_req &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (src_pulse &amp; src_sync_idle)</span><br><span class="line">                        src_sync_req &lt;= <span class="number">1&#x27;b1</span> ;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (src_sync_ack)</span><br><span class="line">                        src_sync_req &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> src_clk <span class="keyword">or</span> <span class="keyword">negedge</span> src_rst_n)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(src_rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                        ack_state_dly1 &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                        ack_state_dly2 &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                        src_sync_ack &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                        ack_state_dly1 &lt;= dst_sync_ack ;</span><br><span class="line">                        ack_state_dly2 &lt;= ack_state_dly1 ;</span><br><span class="line">                        src_sync_ack &lt;= ack_state_dly2 ;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">                </span><br><span class="line">        <span class="comment">//--=========================================--</span></span><br><span class="line">        <span class="comment">// DST Clock :</span></span><br><span class="line">        <span class="comment">// 1. sync src sync req</span></span><br><span class="line">        <span class="comment">// 2. generate dst pulse</span></span><br><span class="line">        <span class="comment">// 3. generate sync ack</span></span><br><span class="line">        <span class="comment">//--=========================================--</span></span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> dst_clk <span class="keyword">or</span> <span class="keyword">negedge</span> dst_rst_n)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(dst_rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                        req_state_dly1 &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                        req_state_dly2 &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                        dst_req_state &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                        req_state_dly1 &lt;= src_sync_req ;</span><br><span class="line">                        req_state_dly2 &lt;= req_state_dly1 ;</span><br><span class="line">                        dst_req_state &lt;= req_state_dly2 ;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">//Rising Edge of dst_state generate a dst_pulse;</span></span><br><span class="line">        <span class="keyword">assign</span> dst_pulse = (~dst_req_state) &amp; req_state_dly2 ;</span><br><span class="line">        <span class="comment">//set sync ack when src_req = 1 , clear it when src_req = 0 ;</span></span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> dst_clk <span class="keyword">or</span> <span class="keyword">negedge</span> dst_rst_n)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(dst_rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">                        dst_sync_ack &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (req_state_dly2)</span><br><span class="line">                        dst_sync_ack &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                        dst_sync_ack &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>关于MCP更详细的解释可见另一篇文章中脉冲同步电路部分：<a target="_blank" rel="noopener" href="https://ssy1938010014.github.io/2024/01/10/Verilog之进阶级刷题/">Verilog之进阶级刷题 | ssy的小天地</a></p>
</li>
<li><p>这里想特意提出来的是：个人觉得MUX同步器其实几乎就是开环的MCP实现方式，毕竟若B时钟域（接收域）的时钟频率是A时钟域（发送域）的时钟频率的几十倍，甚至上百倍。且data_en为脉冲信号时，data_en在快时钟域打完几拍的时间相对于慢时钟域是非常短暂的，<strong>此时慢时钟域中的多bit数据信号可能还处于冒险中间态，则此时选通进入快时钟域的数据就是“毛刺”。**</strong>可以在接收域使用边沿同步器，检测data_en的下降沿，以保证此时的多比特数据一定是稳定的。**</p>
<img src="/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/image-20241030151226791.png" alt="image-20241030151226791" style="zoom:67%;">

</li>
</ul>
<h2 id="3-使用FIFO结构处理多比特跨时钟域信号"><a href="#3-使用FIFO结构处理多比特跨时钟域信号" class="headerlink" title="3.使用FIFO结构处理多比特跨时钟域信号"></a>3.使用FIFO结构处理多比特跨时钟域信号</h2><ul>
<li>跨时钟域传输数据用得最多的方法就是使用先入先出结构。FIFO可以用于在两个异步时钟域之间传输多比特信号。格雷码常用于在异步时钟域之间传递多比特计数值，且多用于FIFO内。</li>
<li>有关FIFO的详细内容具体见我的另一篇文章：<a target="_blank" rel="noopener" href="https://ssy1938010014.github.io/2023/12/24/FPGA数字信号处理之FIFO/">FPGA数字信号处理之FIFO | ssy的小天地 (ssy1938010014.github.io)</a></li>
</ul>
<hr>
<h1 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h1><ul>
<li><p><a target="_blank" rel="noopener" href="https://www.cnblogs.com/superego-zhang/p/17499419.html">快时钟域到慢时钟域 - superego_zhang - 博客园 (cnblogs.com)</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/luoai_2666/article/details/119653178">跨时钟域信号如何处理（二、多bit信号）_跨时钟域处理 多位不相关信号-CSDN博客</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_32355037/article/details/124571258">FPGA学习笔记——跨时钟域（CDC）设计之多bit信号同步_多bit同步 skew约束-CSDN博客</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/343849486">FPGA逻辑设计回顾（5）多比特信号的CDC处理方式之MUX同步器 - 知乎</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://guttatus.github.io/post/cdc-2/">Guttatus’s Blog | 跨过那个时钟域 (2)</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/359329393#:~:text=多周期路径规划指,打两拍进行同步。">《Clock Domain Crossing》 翻译与理解（5）多信号跨时钟域传输 - 知乎</a></p>
</li>
</ul>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/10/30/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8B%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E9%97%AE%E9%A2%98%EF%BC%88CDC%EF%BC%89/" title="FPGA系统设计之跨时钟域问题（CDC）">http://ssy的小天地.com/2024/10/30/FPGA系统设计之跨时钟域问题（CDC）/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/10/28/FPGA%E5%9B%BE%E5%83%8F%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E5%9B%BE%E5%83%8F%E9%99%8D%E5%99%AA%E7%AE%97%E6%B3%95/" rel="prev" title="FPGA图像处理之常用图像降噪算法">
      <i class="fa fa-chevron-left"></i> FPGA图像处理之常用图像降噪算法
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/11/05/Spyglass%E4%B9%8B%E5%9F%BA%E6%9C%AC%E4%BD%BF%E7%94%A8/" rel="next" title="Spyglass之基本使用">
      Spyglass之基本使用 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%9F%9F"><span class="nav-number">1.</span> <span class="nav-text">时钟域</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8D%95%E6%AF%94%E7%89%B9%E4%BF%A1%E5%8F%B7%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E7%9A%84%E5%90%8C%E6%AD%A5%E5%A4%84%E7%90%86"><span class="nav-number">2.</span> <span class="nav-text">单比特信号跨时钟域的同步处理</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%BA%9A%E7%A8%B3%E6%80%81%E5%8F%8A%E5%85%B6%E5%8D%B1%E5%AE%B3"><span class="nav-number">2.1.</span> <span class="nav-text">1.亚稳态及其危害</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%90%8C%E6%AD%A5%E6%85%A2%E9%80%9F%E6%97%B6%E9%92%9F%E5%9F%9F%E5%88%B0%E5%BF%AB%E9%80%9F%E6%97%B6%E9%92%9F%E5%9F%9F"><span class="nav-number">2.2.</span> <span class="nav-text">2.同步慢速时钟域到快速时钟域</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E5%90%8C%E6%AD%A5%E5%BF%AB%E9%80%9F%E4%BF%A1%E5%8F%B7%E5%88%B0%E6%85%A2%E9%80%9F%E6%97%B6%E9%92%9F%E5%9F%9F"><span class="nav-number">2.3.</span> <span class="nav-text">3.同步快速信号到慢速时钟域</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%A4%9A%E6%AF%94%E7%89%B9%E4%BF%A1%E5%8F%B7%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E5%90%8C%E6%AD%A5%E5%A4%84%E7%90%86"><span class="nav-number">3.</span> <span class="nav-text">多比特信号跨时钟域同步处理</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%A4%9A%E6%AF%94%E7%89%B9%E4%BF%A1%E5%8F%B7%E8%9E%8D%E5%90%88"><span class="nav-number">3.1.</span> <span class="nav-text">1.多比特信号融合</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-MUX%E5%90%8C%E6%AD%A5%E5%99%A8"><span class="nav-number">3.2.</span> <span class="nav-text">2.MUX同步器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E5%A4%9A%E5%91%A8%E6%9C%9F%E8%B7%AF%E5%BE%84%E8%A7%84%E5%88%92%EF%BC%88MCP%EF%BC%89"><span class="nav-number">3.3.</span> <span class="nav-text">3.多周期路径规划（MCP）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E4%BD%BF%E7%94%A8FIFO%E7%BB%93%E6%9E%84%E5%A4%84%E7%90%86%E5%A4%9A%E6%AF%94%E7%89%B9%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E4%BF%A1%E5%8F%B7"><span class="nav-number">3.4.</span> <span class="nav-text">3.使用FIFO结构处理多比特跨时钟域信号</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Reference"><span class="nav-number">4.</span> <span class="nav-text">Reference</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">151</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">42</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
