
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v
# synth_design -part xc7z020clg484-3 -top ldpc_vncluster -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ldpc_vncluster -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 285225 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 24.895 ; free physical = 244280 ; free virtual = 312266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldpc_vncluster' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:2]
	Parameter NUMVNS bound to: 3 - type: integer 
	Parameter ENABLE_DISABLE bound to: 1 - type: integer 
	Parameter FOLDFACTOR bound to: 1 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 4 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_vn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:222]
	Parameter FOLDFACTOR bound to: 1 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter CALC_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_vn' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:222]
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:536]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter LOG2DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:536]
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:536]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter LOG2DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav__parameterized0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:536]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_vncluster' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:2]
WARNING: [Synth 8-3331] design ldpc_vn has unconnected port first_iteration
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 244172 ; free virtual = 312155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 244161 ; free virtual = 312144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.656 ; free physical = 244159 ; free virtual = 312142
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 86.660 ; free physical = 244123 ; free virtual = 312106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               34 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 21    
	                1 Bit    Registers := 36    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpc_ram_behav 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ldpc_vn 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:352]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:352]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:354]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:354]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:457]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:457]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:454]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:454]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:352]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:352]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:454]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:454]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[0][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:353]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[0][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:353]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[1][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:353]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[1][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:353]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[0][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:455]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[0][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:455]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[1][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:455]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[1][7:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v:455]
WARNING: [Synth 8-3331] design ldpc_vncluster has unconnected port first_iteration
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM split_rams.ldpc_vn_ramlasti/storage_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' (FDC) to 'varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[0]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[1]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[2]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[2]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[3]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[3]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[4]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[4]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[5]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[5]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[6]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[6]'
INFO: [Synth 8-3886] merging instance 'split_rams.ldpc_vn_ram0i/addr_del_reg[7]' (FD) to 'split_rams.ldpc_vn_ramlasti/addr_del_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' (FDC) to 'varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' (FDC) to 'varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'varnodes[1].ldpc_vni/new_iteration_reg' (FDC) to 'varnodes[0].ldpc_vn0i/new_iteration_reg'
INFO: [Synth 8-3886] merging instance 'varnodes[0].ldpc_vn0i/new_iteration_reg' (FDC) to 'varnodes[2].ldpc_vnlasti/new_iteration_reg'
INFO: [Synth 8-3886] merging instance 'varnodes[0].ldpc_vn0i/recycle_result_reg' (FDC) to 'varnodes[1].ldpc_vni/recycle_result_reg'
INFO: [Synth 8-3886] merging instance 'varnodes[1].ldpc_vni/recycle_result_reg' (FDC) to 'varnodes[2].ldpc_vnlasti/recycle_result_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 243836 ; free virtual = 311820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ldpc_ram_behav:                 | storage_reg | 256 x 34(READ_FIRST)   | W |   | 256 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ldpc_ram_behav__parameterized0: | storage_reg | 256 x 17(READ_FIRST)   | W |   | 256 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/split_rams.ldpc_vn_ram0i/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/split_rams.ldpc_vn_ramlasti/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 243852 ; free virtual = 311836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ldpc_ram_behav:                 | storage_reg | 256 x 34(READ_FIRST)   | W |   | 256 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ldpc_ram_behav__parameterized0: | storage_reg | 256 x 17(READ_FIRST)   | W |   | 256 x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance split_rams.ldpc_vn_ram0i/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance split_rams.ldpc_vn_ramlasti/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 243865 ; free virtual = 311849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop varnodes[0].ldpc_vn0i/upmsg_we_int_reg is being inverted and renamed to varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244075 ; free virtual = 312060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244091 ; free virtual = 312076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244153 ; free virtual = 312138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244170 ; free virtual = 312155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244224 ; free virtual = 312208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244246 ; free virtual = 312231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |     1|
|3     |LUT2     |   101|
|4     |LUT3     |   113|
|5     |LUT4     |    31|
|6     |LUT5     |    55|
|7     |LUT6     |     5|
|8     |RAMB18E1 |     2|
|9     |FDCE     |   270|
|10    |FDPE     |     1|
|11    |FDRE     |     8|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------+------+
|      |Instance                        |Module                         |Cells |
+------+--------------------------------+-------------------------------+------+
|1     |top                             |                               |   620|
|2     |  \split_rams.ldpc_vn_ram0i     |ldpc_ram_behav                 |    15|
|3     |  \split_rams.ldpc_vn_ramlasti  |ldpc_ram_behav__parameterized0 |    16|
|4     |  \varnodes[0].ldpc_vn0i        |ldpc_vn                        |   237|
|5     |  \varnodes[1].ldpc_vni         |ldpc_vn_0                      |   171|
|6     |  \varnodes[2].ldpc_vnlasti     |ldpc_vn_1                      |   181|
+------+--------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244266 ; free virtual = 312251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244328 ; free virtual = 312312
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1713.082 ; gain = 237.438 ; free physical = 244353 ; free virtual = 312337
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.238 ; gain = 0.000 ; free physical = 247284 ; free virtual = 315026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.238 ; gain = 373.691 ; free physical = 247338 ; free virtual = 315081
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.895 ; gain = 556.656 ; free physical = 246234 ; free virtual = 314027
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.895 ; gain = 0.000 ; free physical = 246241 ; free virtual = 314034
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.902 ; gain = 0.000 ; free physical = 246218 ; free virtual = 314012
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.184 ; gain = 0.004 ; free physical = 245959 ; free virtual = 313754

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a94671b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245959 ; free virtual = 313753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1445ccead

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245870 ; free virtual = 313665
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1445ccead

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245870 ; free virtual = 313665
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13b0ecd04

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245871 ; free virtual = 313666
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13b0ecd04

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245870 ; free virtual = 313665
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d6053e89

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245872 ; free virtual = 313667
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6053e89

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245872 ; free virtual = 313667
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245871 ; free virtual = 313666
Ending Logic Optimization Task | Checksum: d6053e89

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2539.184 ; gain = 0.000 ; free physical = 245871 ; free virtual = 313666

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.950 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 9555f535

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245840 ; free virtual = 313635
Ending Power Optimization Task | Checksum: 9555f535

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2784.344 ; gain = 245.160 ; free physical = 245843 ; free virtual = 313638

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9555f535

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313637

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313637
Ending Netlist Obfuscation Task | Checksum: b717cbbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313637
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2784.344 ; gain = 245.164 ; free physical = 245841 ; free virtual = 313636
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b717cbbc
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ldpc_vncluster ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 144 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245787 ; free virtual = 313582
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245791 ; free virtual = 313586
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.950 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245746 ; free virtual = 313541
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 49 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 17 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245738 ; free virtual = 313533
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313531

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245786 ; free virtual = 313581


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ldpc_vncluster ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 26 accepted clusters 26

Number of Slice Registers augmented: 0 newly gated: 2 Total: 279
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 0/27 RAMS dropped: 0/0 Clusters dropped: 0/26 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 4a96e377

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245716 ; free virtual = 313511
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 4a96e377
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245787 ; free virtual = 313582
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1379408 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9662619b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245784 ; free virtual = 313579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9662619b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245784 ; free virtual = 313579
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9662619b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245782 ; free virtual = 313577
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9662619b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245782 ; free virtual = 313577
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9662619b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313576

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313576
Ending Netlist Obfuscation Task | Checksum: 9662619b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313576
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[10] (net: split_rams.ldpc_vn_ram0i/Q[5]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[11] (net: split_rams.ldpc_vn_ram0i/Q[6]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[12] (net: split_rams.ldpc_vn_ram0i/Q[7]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[5] (net: split_rams.ldpc_vn_ram0i/Q[0]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[6] (net: split_rams.ldpc_vn_ram0i/Q[1]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[7] (net: split_rams.ldpc_vn_ram0i/Q[2]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[8] (net: split_rams.ldpc_vn_ram0i/Q[3]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ADDRBWRADDR[9] (net: split_rams.ldpc_vn_ram0i/Q[4]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/ENBWREN (net: split_rams.ldpc_vn_ram0i/WEBWE[0]) which is driven by a register (varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/WEBWE[0] (net: split_rams.ldpc_vn_ram0i/WEBWE[0]) which is driven by a register (varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/WEBWE[1] (net: split_rams.ldpc_vn_ram0i/WEBWE[0]) which is driven by a register (varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/WEBWE[2] (net: split_rams.ldpc_vn_ram0i/WEBWE[0]) which is driven by a register (varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ram0i/storage_reg has an input control pin split_rams.ldpc_vn_ram0i/storage_reg/WEBWE[3] (net: split_rams.ldpc_vn_ram0i/WEBWE[0]) which is driven by a register (varnodes[0].ldpc_vn0i/upmsg_we_int_reg_inv) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[10] (net: split_rams.ldpc_vn_ramlasti/Q[6]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[11] (net: split_rams.ldpc_vn_ramlasti/Q[7]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[5] (net: split_rams.ldpc_vn_ramlasti/Q[1]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[6] (net: split_rams.ldpc_vn_ramlasti/Q[2]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[7] (net: split_rams.ldpc_vn_ramlasti/Q[3]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[8] (net: split_rams.ldpc_vn_ramlasti/Q[4]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 split_rams.ldpc_vn_ramlasti/storage_reg has an input control pin split_rams.ldpc_vn_ramlasti/storage_reg/ADDRARDADDR[9] (net: split_rams.ldpc_vn_ramlasti/Q[5]) which is driven by a register (varnodes[0].ldpc_vn0i/vnram_wraddr_int_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245647 ; free virtual = 313442
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f5d56c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245647 ; free virtual = 313442
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245648 ; free virtual = 313443

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cae12254

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245637 ; free virtual = 313432

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aebdbd92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aebdbd92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313426
Phase 1 Placer Initialization | Checksum: 1aebdbd92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245630 ; free virtual = 313425

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b6f4f3ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245609 ; free virtual = 313404

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245587 ; free virtual = 313388

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2bc2e9964

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313386
Phase 2 Global Placement | Checksum: 2844ba006

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245596 ; free virtual = 313396

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2844ba006

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245595 ; free virtual = 313396

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 282191f5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245585 ; free virtual = 313386

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2bf0e0c9e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245584 ; free virtual = 313385

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc289869

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245583 ; free virtual = 313384

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2062fbcf9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245565 ; free virtual = 313366

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a0a5d437

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245576 ; free virtual = 313377

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 203ba9017

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245576 ; free virtual = 313376
Phase 3 Detail Placement | Checksum: 203ba9017

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245575 ; free virtual = 313376

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c22007b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c22007b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245557 ; free virtual = 313358
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.143. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cd0df054

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245556 ; free virtual = 313357
Phase 4.1 Post Commit Optimization | Checksum: 1cd0df054

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245556 ; free virtual = 313357

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd0df054

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313373

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd0df054

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313373

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313373
Phase 4.4 Final Placement Cleanup | Checksum: 1f80795fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245572 ; free virtual = 313373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f80795fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245571 ; free virtual = 313372
Ending Placer Task | Checksum: 1099390b0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245585 ; free virtual = 313386
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245585 ; free virtual = 313386
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245536 ; free virtual = 313337
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245538 ; free virtual = 313339
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 245509 ; free virtual = 313306
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dbfe1a56 ConstDB: 0 ShapeSum: 2d95765a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_access" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_access". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "first_half" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "first_half". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "disable_vn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "disable_vn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iteration" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iteration". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "we_vnmsg" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "we_vnmsg". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_vn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_vn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_cluster_msg[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_cluster_msg[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 15ba8c305

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246351 ; free virtual = 314144
Post Restoration Checksum: NetGraph: 7c6233ce NumContArr: df468f37 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15ba8c305

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246339 ; free virtual = 314132

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15ba8c305

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246302 ; free virtual = 314095

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15ba8c305

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246301 ; free virtual = 314094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25bab004b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246372 ; free virtual = 314165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.232  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 24b524fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246381 ; free virtual = 314174

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b2856476

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246419 ; free virtual = 314212

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.916  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 239ec5313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246391 ; free virtual = 314184
Phase 4 Rip-up And Reroute | Checksum: 239ec5313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246391 ; free virtual = 314184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 239ec5313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246390 ; free virtual = 314183

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 239ec5313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246389 ; free virtual = 314182
Phase 5 Delay and Skew Optimization | Checksum: 239ec5313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246389 ; free virtual = 314182

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c335396

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246386 ; free virtual = 314179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.916  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c335396

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246385 ; free virtual = 314178
Phase 6 Post Hold Fix | Checksum: 19c335396

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246385 ; free virtual = 314178

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0416796 %
  Global Horizontal Routing Utilization  = 0.0507945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 233ed066b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246377 ; free virtual = 314170

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 233ed066b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246375 ; free virtual = 314168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2075f7bdd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246367 ; free virtual = 314160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.916  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2075f7bdd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246366 ; free virtual = 314159
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246397 ; free virtual = 314190

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246396 ; free virtual = 314188
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246394 ; free virtual = 314187
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246359 ; free virtual = 314153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.344 ; gain = 0.000 ; free physical = 246336 ; free virtual = 314131
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.375 ; gain = 0.000 ; free physical = 246872 ; free virtual = 314665
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:00:52 2022...
