{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 14:41:41 2017 " "Info: Processing started: Fri Feb 10 14:41:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info (12022): Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info (12023): Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_drawer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file text_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Info (12022): Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Info (12023): Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_mod.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Info (12023): Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Info (12022): Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info (12023): Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_ascii.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file kb_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Info (12022): Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Info (12023): Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_conv.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ascii_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Info (12022): Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Info (12023): Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info (12022): Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info (12023): Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_conv.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pos_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Info (12022): Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Info (12023): Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file kit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kit-Behavior " "Info (12022): Found design unit 1: kit-Behavior" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kit " "Info (12023): Found entity 1: kit" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-Behavior " "Info (12022): Found design unit 1: ps2_keyboard-Behavior" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info (12023): Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "video.vhd " "Warning (12019): Can't analyze file -- file video.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavior " "Info (12022): Found design unit 1: vga-Behavior" {  } { { "vga.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info (12023): Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clock_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_manager-a " "Info (12022): Found design unit 1: clock_manager-a" {  } { { "clock_manager.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Info (12023): Found entity 1: clock_manager" {  } { { "clock_manager.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Info (12022): Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info (12023): Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kit " "Info (12127): Elaborating entity \"kit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U1 " "Info (12128): Elaborating entity \"cpu\" for hierarchy \"cpu:U1\"" {  } { { "kit.vhd" "U1" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning (12125): Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior " "Info (12022): Found design unit 1: control-Behavior" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info (12023): Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:U1\|control:U1 " "Info (12128): Elaborating entity \"control\" for hierarchy \"cpu:U1\|control:U1\"" {  } { { "cpu.vhd" "U1" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavior " "Info (12022): Found design unit 1: alu-Behavior" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info (12023): Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U1\|ALU:U2 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"cpu:U1\|ALU:U2\"" {  } { { "cpu.vhd" "U2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT alu.vhd(44) " "Warning (10631): VHDL Process Statement warning at alu.vhd(44): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[0\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[1\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[2\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[3\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[4\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[5\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[6\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[7\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[8\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[9\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[9\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[10\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[10\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[11\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[11\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[12\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[12\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[13\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[13\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[14\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[14\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[15\] alu.vhd(44) " "Info (10041): Inferred latch for \"RESULT\[15\]\" at alu.vhd(44)" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U2 " "Info (12128): Elaborating entity \"RAM\" for hierarchy \"RAM:U2\"" {  } { { "kit.vhd" "U2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:U2\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U2\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"RAM:U2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U2\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"RAM:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info (12134): Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info (12134): Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info (12134): Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info (12134): Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info (12134): Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info (12134): Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info (12134): Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info (12134): Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Info (12134): Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info (12134): Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info (12134): Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info (12134): Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Info (12134): Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info (12134): Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info (12134): Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info (12134): Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info (12134): Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info (12134): Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info (12134): Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Info (12134): Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info (12134): Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info (12134): Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgr3.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgr3 " "Info (12023): Found entity 1: altsyncram_rgr3" {  } { { "db/altsyncram_rgr3.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgr3 RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated " "Info (12128): Elaborating entity \"altsyncram_rgr3\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 32768 C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpuram.mif " "Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/cpuram.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RAM.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Info (12023): Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3 " "Info (12128): Elaborating entity \"decode_rsa\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_rgr3.tdf" "decode3" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Info (12023): Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode " "Info (12128): Elaborating entity \"decode_k8a\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_rgr3.tdf" "rden_decode" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Info (12023): Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2 " "Info (12128): Elaborating entity \"mux_qob\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_rgr3.tdf" "mux2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:U3 " "Info (12128): Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:U3\"" {  } { { "kit.vhd" "U3" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Warning (12125): Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info (12022): Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info (12023): Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2_keyboard:U3\|keyboard:U1 " "Info (12128): Elaborating entity \"keyboard\" for hierarchy \"ps2_keyboard:U3\|keyboard:U1\"" {  } { { "ps2_keyboard.vhd" "U1" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dec_keyboard.vhd 2 1 " "Warning (12125): Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_keyboard-a " "Info (12022): Found design unit 1: dec_keyboard-a" {  } { { "dec_keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_keyboard " "Info (12023): Found entity 1: dec_keyboard" {  } { { "dec_keyboard.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_keyboard ps2_keyboard:U3\|dec_keyboard:U2 " "Info (12128): Elaborating entity \"dec_keyboard\" for hierarchy \"ps2_keyboard:U3\|dec_keyboard:U2\"" {  } { { "ps2_keyboard.vhd" "U2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:U4 " "Info (12128): Elaborating entity \"vga\" for hierarchy \"vga:U4\"" {  } { { "kit.vhd" "U4" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII_CONV vga:U4\|ASCII_CONV:U1 " "Info (12128): Elaborating entity \"ASCII_CONV\" for hierarchy \"vga:U4\|ASCII_CONV:U1\"" {  } { { "vga.vhd" "U1" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONV vga:U4\|POS_CONV:U2 " "Info (12128): Elaborating entity \"POS_CONV\" for hierarchy \"vga:U4\|POS_CONV:U2\"" {  } { { "vga.vhd" "U2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER vga:U4\|TEXT_DRAWER:U3 " "Info (12128): Elaborating entity \"TEXT_DRAWER\" for hierarchy \"vga:U4\|TEXT_DRAWER:U3\"" {  } { { "vga.vhd" "U3" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD vga:U4\|VGA_MOD:U4 " "Info (12128): Elaborating entity \"VGA_MOD\" for hierarchy \"vga:U4\|VGA_MOD:U4\"" {  } { { "vga.vhd" "U4" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_filter.bdf 1 1 " "Warning (12125): Using design file video_filter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Info (12023): Found entity 1: VIDEO_FILTER" {  } { { "video_filter.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/video_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8 " "Info (12128): Elaborating entity \"VIDEO_FILTER\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Warning (12125): Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info (12022): Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info (12023): Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Info (12128): Elaborating entity \"lpm_dff0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "video_filter.bdf" "inst1" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/video_filter.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info (12134): Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Warning (12125): Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Info (12022): Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info (12023): Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Info (12128): Elaborating entity \"lpm_dff2\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "video_filter.bdf" "inst4" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/video_filter.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Info (12134): Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC vga:U4\|VGA_MOD:U4\|VGA_SYNC:inst " "Info (12128): Elaborating entity \"VGA_SYNC\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "Warning (10492): VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "Warning (10492): VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Warning (12125): Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Info (12022): Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Info (12023): Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE vga:U4\|VGA_MOD:U4\|COLOR_BRIDGE:inst1 " "Info (12128): Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"vga:U4\|VGA_MOD:U4\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Info (12128): Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Info (12134): Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000 " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Info (12131): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Info (12023): Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated " "Info (12128): Elaborating entity \"mux_arc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Warning (12125): Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info (12022): Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info (12023): Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3 " "Info (12128): Elaborating entity \"lpm_ram_dq0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Info (12134): Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info (12134): Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info (12134): Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info (12134): Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Info (12023): Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_8rc1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Info (12023): Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2 " "Info (12128): Elaborating entity \"mux_7nb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_8rc1.tdf" "mux2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "demux.bdf 1 1 " "Warning (12125): Using design file demux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Info (12023): Found entity 1: DEMUX" {  } { { "demux.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX vga:U4\|VGA_MOD:U4\|DEMUX:inst18 " "Info (12128): Elaborating entity \"DEMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Warning (12125): Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 vga:U4\|VGA_MOD:U4\|fifo0:inst7 " "Info (12128): Elaborating entity \"fifo0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info (12134): Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info (12134): Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info (12134): Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Info (12134): Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info (12134): Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_it21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_it21 " "Info (12023): Found entity 1: scfifo_it21" {  } { { "db/scfifo_it21.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_it21 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated " "Info (12128): Elaborating entity \"scfifo_it21\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p331.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p331 " "Info (12023): Found entity 1: a_dpfifo_p331" {  } { { "db/a_dpfifo_p331.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p331 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_p331\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\"" {  } { { "db/scfifo_it21.tdf" "dpfifo" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58e1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58e1 " "Info (12023): Found entity 1: altsyncram_58e1" {  } { { "db/altsyncram_58e1.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_58e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58e1 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram " "Info (12128): Elaborating entity \"altsyncram_58e1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram\"" {  } { { "db/a_dpfifo_p331.tdf" "FIFOram" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Info (12023): Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/cmpr_0u8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer " "Info (12128): Elaborating entity \"cmpr_0u8\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p331.tdf" "almost_full_comparer" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison " "Info (12128): Elaborating entity \"cmpr_0u8\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_p331.tdf" "three_comparison" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Info (12023): Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_dpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb " "Info (12128): Elaborating entity \"cntr_dpb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p331.tdf" "rd_ptr_msb" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Info (12023): Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter " "Info (12128): Elaborating entity \"cntr_qp7\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_p331.tdf" "usedw_counter" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Info (12023): Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr " "Info (12128): Elaborating entity \"cntr_epb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_p331.tdf" "wr_ptr" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Info (12128): Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Info (12134): Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000 " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Info (12131): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info (12023): Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Info (12128): Elaborating entity \"mux_tsc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Warning (12125): Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Info (12022): Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info (12023): Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2 " "Info (12128): Elaborating entity \"lpm_ram_dq1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Info (12134): Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info (12134): Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info (12134): Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info (12134): Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Info (12023): Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_4rc1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info (12023): Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3 " "Info (12128): Elaborating entity \"decode_jsa\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4rc1.tdf" "decode3" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Info (12023): Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode " "Info (12128): Elaborating entity \"decode_c8a\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_4rc1.tdf" "rden_decode" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Info (12023): Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_vmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2 " "Info (12128): Elaborating entity \"mux_vmb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4rc1.tdf" "mux2" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Info (12128): Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Info (12133): Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Info (12134): Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000 " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Info (12131): Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "VGA_MOD.bdf" "" { Schematic "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Info (12023): Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Info (12128): Elaborating entity \"mux_rsc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 vga:U4\|lpm_rom0:U5 " "Info (12128): Elaborating entity \"lpm_rom0\" for hierarchy \"vga:U4\|lpm_rom0:U5\"" {  } { { "vga.vhd" "U5" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file charmap.mif " "Info (12134): Parameter \"init_file\" = \"charmap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd71 " "Info (12023): Found entity 1: altsyncram_nd71" {  } { { "db/altsyncram_nd71.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_nd71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nd71 vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_nd71\" for hierarchy \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "8 1024 8 8 " "Warning (113031): 8 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8 warnings found, and 8 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "104 " "Warning (113030): Memory Initialization File address 104 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 163 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "105 " "Warning (113030): Memory Initialization File address 105 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 164 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "106 " "Warning (113030): Memory Initialization File address 106 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 165 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "107 " "Warning (113030): Memory Initialization File address 107 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 166 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "108 " "Warning (113030): Memory Initialization File address 108 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 167 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "109 " "Warning (113030): Memory Initialization File address 109 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 168 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "110 " "Warning (113030): Memory Initialization File address 110 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 169 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "111 " "Warning (113030): Memory Initialization File address 111 is reinitialized" {  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 170 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/charmap.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_manager clock_manager:U5 " "Info (12128): Elaborating entity \"clock_manager\" for hierarchy \"clock_manager:U5\"" {  } { { "kit.vhd" "U5" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Warning (12125): Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info (12022): Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info (12023): Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 clock_manager:U5\|lpm_dff1:U1 " "Info (12128): Elaborating entity \"lpm_dff1\" for hierarchy \"clock_manager:U5\|lpm_dff1:U1\"" {  } { { "clock_manager.vhd" "U1" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Info (12134): Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info (12134): Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                              } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info (278001): Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U4\|POS_CONV:U2\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U4\|POS_CONV:U2\|Mod0\"" {  } { { "POS_CONV.vhd" "Mod0" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U4\|POS_CONV:U2\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U4\|POS_CONV:U2\|Div0\"" {  } { { "POS_CONV.vhd" "Div0" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:U1\|alu:U2\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:U1\|alu:U2\|Div0\"" {  } { { "alu.vhd" "Div0" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:U1\|alu:U2\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:U1\|alu:U2\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:U1\|alu:U2\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:U1\|alu:U2\|Mod0\"" {  } { { "alu.vhd" "Mod0" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|POS_CONV:U2\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|POS_CONV:U2\|lpm_divide:Mod0\"" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|POS_CONV:U2\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"vga:U4\|POS_CONV:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Info (12023): Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ecm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Info (12023): Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Info (12023): Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info (12023): Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info (12023): Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|POS_CONV:U2\|lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"vga:U4\|POS_CONV:U2\|lpm_divide:Div0\"" {  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|POS_CONV:U2\|lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"vga:U4\|POS_CONV:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "POS_CONV.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Info (12023): Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info (12023): Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Info (12023): Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:U1\|alu:U2\|lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"cpu:U1\|alu:U2\|lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:U1\|alu:U2\|lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"cpu:U1\|alu:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Info (12023): Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info (12023): Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Info (12023): Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:U1\|alu:U2\|lpm_mult:Mult0 " "Info (12130): Elaborated megafunction instantiation \"cpu:U1\|alu:U2\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:U1\|alu:U2\|lpm_mult:Mult0 " "Info (12133): Instantiated megafunction \"cpu:U1\|alu:U2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Info (12023): Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:U1\|alu:U2\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"cpu:U1\|alu:U2\|lpm_divide:Mod0\"" {  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:U1\|alu:U2\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"cpu:U1\|alu:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Info (12023): Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/db/lpm_divide_ocm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[12\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[8\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[9\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[10\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[11\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[0\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[1\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[2\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[3\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[4\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[5\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[6\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[7\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[13\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[14\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U1\|alu:U2\|RESULT\[15\]\$latch " "Warning (13012): Latch cpu:U1\|alu:U2\|RESULT\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U1\|control:U1\|OP\[5\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:U1\|control:U1\|OP\[5\]" {  } { { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/alu.vhd" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "TEXT_DRAWER.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 40 -1 0 } } { "control.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Warning (13410): Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info (17049): 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[15\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[14\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[13\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[12\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[11\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[10\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[9\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[8\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[7\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[6\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[5\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[4\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[3\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[2\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[1\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:U1\|control:U1\|M3\[0\] " "Info (17050): Register \"cpu:U1\|control:U1\|M3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning (21074): Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "kit.vhd" "" { Text "C:/Users/mario.gazziro.UFABC_DOMINIO/Desktop/Processador-ICMC-master/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3843 " "Info (21057): Implemented 3843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info (21058): Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info (21059): Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3603 " "Info (21061): Implemented 3603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "197 " "Info (21064): Implemented 197 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info (21062): Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Info: Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 14:42:25 2017 " "Info: Processing ended: Fri Feb 10 14:42:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Info: Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Info: Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
