{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672701316649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672701316649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 01:15:16 2023 " "Processing started: Tue Jan  3 01:15:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672701316649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672701316649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART-controller -c UART-controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART-controller -c UART-controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672701316650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672701316925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672701316925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data UART-controller.v(124) " "Verilog HDL Declaration information at UART-controller.v(124): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672701324473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Transmitter transmitter UART-controller.v(111) " "Verilog HDL Declaration information at UART-controller.v(111): object \"Transmitter\" differs only in case from object \"transmitter\" in the same scope" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1672701324473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-controller.v 3 3 " "Found 3 design units, including 3 entities, in source file uart-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672701324474 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART " "Found entity 2: UART" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672701324474 ""} { "Info" "ISGN_ENTITY_NAME" "3 Receiver " "Found entity 3: Receiver" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672701324474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672701324474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "baud_final_value UART-controller.v(25) " "Verilog HDL Implicit Net warning at UART-controller.v(25): created implicit net for \"baud_final_value\"" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672701324474 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring nested module declarations UART-controller.v(49) " "Verilog HDL error at UART-controller.v(49): declaring nested module declarations is a SystemVerilog feature" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 49 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1672701324475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "receiver UART-controller.v(103) " "Verilog HDL error at UART-controller.v(103): object \"receiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 103 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1672701324475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "receiver UART-controller.v(104) " "Verilog HDL error at UART-controller.v(104): object \"receiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 104 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1672701324475 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring nested module declarations UART-controller.v(111) " "Verilog HDL error at UART-controller.v(111): declaring nested module declarations is a SystemVerilog feature" {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 111 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1672701324475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "baud_generator UART-controller.v(187) " "Verilog HDL error at UART-controller.v(187): object \"baud_generator\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART-controller.v" "" { Text "F:/Architure-APB-BUS/UART-controller.v" 187 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1672701324475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Architure-APB-BUS/output_files/UART-controller.map.smsg " "Generated suppressed messages file F:/Architure-APB-BUS/output_files/UART-controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672701324490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672701324557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan  3 01:15:24 2023 " "Processing ended: Tue Jan  3 01:15:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672701324557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672701324557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672701324557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672701324557 ""}
