{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Start by importing basic magma and mantle functions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma import *\n",
    "from mantle import and_, or_, xor"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will also want to demonstrate compiling to verilog and generating test vectors."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "from magma.simulator.python_simulator import testvectors"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "First version of a Full Adder.\n",
    "\n",
    "In order to make an adder, we create a subclass of `Circuit`. The class arguments are the name of the circuit (\"FullAdder\") and the interface. The adder interface has three inputs `a`, `b`, and `cin` which are type `In(Bit)`. There are two outputs `sum` and `cout` which are of type `Out(Bit)`.\n",
    "\n",
    "The adder body is defined in the method `definition`. This method takes the interface as an argument (`io`). The inputs and outputs to the adder are accessed through `io`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "class FullAdder1(Circuit):\n",
    "    name = \"FullAdder1\"\n",
    "    IO = [\"a\", In(Bit), \"b\", In(Bit), \"cin\", In(Bit), \"sum\", Out(Bit), \"cout\", Out(Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        # Compute the sum\n",
    "        _sum = io.a ^ io.b ^ io.cin\n",
    "        wire(_sum, io.sum)\n",
    "        # Compute the carry\n",
    "        cout = (io.a & io.b) | (io.b & io.cin) | (io.a & io.cin)\n",
    "        # Wire cout\n",
    "        wire(cout, io.cout)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "`FullAdder1` can be converted to a verilog module. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling xor_wrapped\n",
      "compiling and_wrapped\n",
      "compiling or_wrapped\n",
      "compiling FullAdder1\n",
      "module xor_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_xor inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module and_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module FullAdder1 (input  a, input  b, input  cin, output  sum, output  cout);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "xor_wrapped inst0 (.I0(a), .I1(b), .O(inst0_O));\n",
      "xor_wrapped inst1 (.I0(inst0_O), .I1(cin), .O(inst1_O));\n",
      "and_wrapped inst2 (.I0(a), .I1(b), .O(inst2_O));\n",
      "and_wrapped inst3 (.I0(b), .I1(cin), .O(inst3_O));\n",
      "or_wrapped inst4 (.I0(inst2_O), .I1(inst3_O), .O(inst4_O));\n",
      "and_wrapped inst5 (.I0(a), .I1(cin), .O(inst5_O));\n",
      "or_wrapped inst6 (.I0(inst4_O), .I1(inst5_O), .O(inst6_O));\n",
      "assign sum = inst1_O;\n",
      "assign cout = inst6_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(compile_verilog(FullAdder1))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Next let's test the adder by using a list of test vectors,\n",
    "which are enumerated manually."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "full_adder_test_vectors = [\n",
    "    [0, 0, 0, 0, 0],\n",
    "    [0, 0, 1, 1, 0],\n",
    "    [0, 1, 0, 1, 0],\n",
    "    [0, 1, 1, 0, 1],\n",
    "    [1, 0, 0, 1, 0],\n",
    "    [1, 0, 1, 0, 1],\n",
    "    [1, 1, 0, 0, 1],\n",
    "    [1, 1, 1, 1, 1]\n",
    "]\n",
    "\n",
    "tests = testvectors(FullAdder1)\n",
    "print( \"Success\" if tests == full_adder_test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here is another way of generating an adder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": true,
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "class FullAdder2(Circuit):\n",
    "    name = \"FullAdder2\"\n",
    "    IO = [\"a\", In(Bit), \"b\", In(Bit), \"cin\", In(Bit), \"out\", Out(Bit), \"cout\", Out(Bit)]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        # Generate the sum\n",
    "        sum_ = xor(xor(io.a, io.b), io.cin)\n",
    "        wire(sum_, io.out)\n",
    "        # Generate the carry\n",
    "        ab = and_(io.a, io.b)\n",
    "        bc = and_(io.b, io.cin)\n",
    "        ca = and_(io.cin, io.a)\n",
    "        carry = or_(or_(ab, bc), ca)\n",
    "        wire(carry, io.cout)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling xor_wrapped\n",
      "compiling and_wrapped\n",
      "compiling or_wrapped\n",
      "compiling FullAdder2\n",
      "module xor_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_xor inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module and_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or_wrapped (input  I0, input  I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module FullAdder2 (input  a, input  b, input  cin, output  out, output  cout);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire  inst4_O;\n",
      "wire  inst5_O;\n",
      "wire  inst6_O;\n",
      "xor_wrapped inst0 (.I0(a), .I1(b), .O(inst0_O));\n",
      "xor_wrapped inst1 (.I0(inst0_O), .I1(cin), .O(inst1_O));\n",
      "and_wrapped inst2 (.I0(a), .I1(b), .O(inst2_O));\n",
      "and_wrapped inst3 (.I0(b), .I1(cin), .O(inst3_O));\n",
      "and_wrapped inst4 (.I0(cin), .I1(a), .O(inst4_O));\n",
      "or_wrapped inst5 (.I0(inst2_O), .I1(inst3_O), .O(inst5_O));\n",
      "or_wrapped inst6 (.I0(inst5_O), .I1(inst4_O), .O(inst6_O));\n",
      "assign out = inst1_O;\n",
      "assign cout = inst6_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(compile_verilog(FullAdder2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success\n"
     ]
    }
   ],
   "source": [
    "tests = testvectors(FullAdder2)\n",
    "print( \"Success\" if tests == full_adder_test_vectors else \"Failure\" )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can print the tests as a table."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " a  b ci  o co\n",
      " 0  0  0  0  0 \n",
      " 0  0  1  1  0 \n",
      " 0  1  0  1  0 \n",
      " 0  1  1  0  1 \n",
      " 1  0  0  1  0 \n",
      " 1  0  1  0  1 \n",
      " 1  1  0  0  1 \n",
      " 1  1  1  1  1 \n"
     ]
    }
   ],
   "source": [
    "print(\" a  b ci  o co\")\n",
    "for test in tests:\n",
    "    for t in test:\n",
    "        print(\"{:2d}\".format(t), end=' ')\n",
    "    print()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Or plot them as waveforms."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAcMAAAD8CAYAAAAL3c8SAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBo\ndHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAACb5JREFUeJzt3VuorHUZx/HfU8vQDhQqBEG2IaLA\nSsiIJKUSL0IDO2EnUCqICjqBQeRFQkQnIegmCApN6UqiLvZOhE1GFkmIuVWCIJCCbjKjEkM8/Ltw\nFppuXTPL9c68s57PBzZ72GvWu5/1n9nz5Z3Df9cYIwDQ2fM2PQAAbJoYAtCeGALQnhgC0J4YAtCe\nGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ3s6mBwCW\nUHU0ycWbHuNZHMsYl2x6iP8z/zVjFWPUlIevMcaUxwcOQtX8/6FO/GC1sm1YM5Y38f3LmSFsk7kF\nJ5l/dOa4ZsyO1wwBaE8MAWhvLTGsqiNV9ZF1/F0AsKp1nRkeSSKGAMzSUjGsqsur6kRV3VlV11fV\nq6rq+OLPjlfVWYvrXVtVH3jS9z2wuPjNJBdU1R+q6osH/2MAwP7t+W7Sqjo7yVVJ3jbGuK+qTk9y\nXZIfjzGuq6qPJ/lekvc8y2G+nOTKMca7D2JoADhIy5wZXpjkxjHGfUkyxrg/yXlJfrL4+vVJzp9m\nPACY3jIxrCR7fY5o9+uP7B6zqirJC/Y/GgCsxzIxPJ7ksqo6I0kWT5P+NsmHFl//aJJbF5fvTXLu\n4vKlSU5ZXP5PkpccwLwAcOCW2o6tqq5I8qUkjya5I8nVSX6U5Mwkf0/ysTHGX6rq5Ul+nscjezzJ\nZ8cYL66qU5LctLj+tWOM707ws8DhtbvLyxx3U5nrbHOdi1myNylsgzk/sM91trnOxSzZgQaA9sQQ\ngPbEEID2xBCA9sQQgPbEEID2xBCA9sQQgPb2/F8r2HK7HzyGqbmvscWcGcL2OLbpAZ7BXOdK5j0b\nM2I7NgDac2YIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2II\nQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHs7mx6ApqqOJrl402NsmWMZ45JND/E0874t57lmczTv\n2zEZo6Y8fI0xpjw+nFyVO95+TPyAsC9zvy3nuGZz1Px2dGbIZnmgWs7cH6iS+d2W27BmczS323FN\nvGYIQHtiCEB7YghAe3vGsKpeVFVHq+rOqrq7qj5YVfdW1ZmLr7+5qm5ZXL66qq6rqpsX13lfVX27\nqu6qqpuq6pSJfx4AWNkyZ4bvSvK3McY5Y4zXJ7lpj+u/OsklSS5NckOSX44x3pDkv4s/B4BZWSaG\ndyW5qKq+VVUXjDH+tcf1fzHGeHjxfc/PE/G8K8mRfU8KABPZ86MVY4w/VdW5efzDmN+oqpuTPJIn\nQnrqU77locX3PVZVD48nPsj42DJ/HwCs2zKvGb4iyYNjjBuSXJPkTUnuTXLu4irvn2w6AFiDZc7U\n3pDkO1X1WJKHk3w6yWlJflhVX0ly24TzAcDkbMfGZuzuDtJ0t4uVzXm95jrbXOeaq+br5XOGALQn\nhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtGfj7MNud1cJDge35+qsGUtwZsgmHdv0AFtk\n7ms1x/nmONPctV0ze5MC0J4zQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDa\nE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0MA2hNDANoTQwDaE0M2o+poqsZMfx3d9PI8zbzXy5pZ\nr+l/Tf3jjzH53wFPt4Y793MyRm16hP8z9/VKrNmqrNdqJl6vnSkPDnvygLCaua1XYs1WZb1mydOk\nALS3rxhW1aeq6vKDHgYANsFrhmzG7lNFc3tKxlyrm+ts5lrNXOdak6VeM1ycBV6ZZCQ5keTPSR4Y\nY1xTVbckuS3JO5O8LMknxhi/nmZcADh4ez5NWlVnJ7kqyYVjjHOSfP4kV9sZY7wlyReSfPVgRwSA\naS3zmuGFSW4cY9yXJGOM+09ynZ8ufr89yZGDGQ0A1mOZGFYef3r02Ty0+P3R+LgGAFtmmRgeT3JZ\nVZ2RJFV1+rQjAcB67XkWN8a4p6q+nuRXVfVokjuS3Dv1YACwLj5awWbM9W3c5lrdXGcz12rmOtea\n2IEGgPbEEID2xBCA9sQQgPbEEID2xBCA9sQQgPbEEID2xBCA9myqfdjt7irBaqzb6qzZaqzXrDgz\nZJOObXqAk5jjTLvmOttc50rmOdscZ9o159kmZW9SANpzZghAe2IIQHtiCEB7YghAe2IIQHtiCEB7\nYghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAe2IIQHtiCEB7YghAezubHgBm\npepokos3PcYWOpYxLtn0EFvBfWx/xqgpD19jjCmPD9ulyj+I/Zr4werQcB/bn4nvX84M4WQ8sC/P\ng/v+uI/NitcMAWhvzxhW1ZGqunsdwwDAJjgzBKC9ZWO4U1XXVdWJqrqxql446VQAsEbLxvC1SX4w\nxnhjkn8n+cx0IwHAei0bw7+OMX6zuHxDkvMnmgcA1m7ZGD71rdPeSg3AobFsDM+qqvMWlz+c5NaJ\n5gGAtVs2hn9MckVVnUhyepLvTzcSAKyX7djgyXZ3U7E7yPKs2Wqs1yz5nCEA7YkhAO2JIQDtiSEA\n7YkhAO2JIQDtiSEA7YkhAO2JIQDt7Wx6ACa2u9sFTM19jS3mzBCe7timB9gy1mt11mxm7E0KQHvO\nDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8MAWhPDAFoTwwBaE8M\nAWhPDAFoTwwBaE8MAWhPDAFob2fTAwBbrupokos3PQaH3Bg15eFrjDHl8YHDrsqDCNObOIbODIGD\nMfGDFUzJa4YAtCeGALQnhgC0t1QMq+pnVXV7Vd1TVZ+ceigAWKel3k1aVaePMe6vqtOS/D7J28cY\n/5h8OmD+dt9N6g00bLFl3036uap67+LyK5O8JokYAnAo7BnDqnpHkouSnDfGeLCqbkly6sRzAcDa\nLPOa4UuT/HMRwtcleevEMwHAWi0Tw5uS7FTViSRfS/K7aUcCgPWyHRvw3HgDDYeAzxkC0J4YAtCe\nGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ3rL/awXband3EACekTND4CAc2/QA8FzYmxSA9pwZ\nAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC\n0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQnhgC0J4YAtCeGALQ\nnhgC0J4YAtCeGALQ3v8AQJiNnmh/uKwAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x108ff9748>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(tests, [\"a\", \"b\", \"cin\", \"sum\", \"cout\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
