

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6'
================================================================
* Date:           Mon Jun 23 18:41:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.253 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    16386|  30.000 ns|  0.164 ms|    3|  16386|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_63_5_VITIS_LOOP_65_6  |        1|    16384|         2|          1|          1|  1 ~ 16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     95|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_72_p2          |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_66_p2         |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|   16|         32|
    |indvar_flatten16_fu_40                  |   9|          2|   16|         32|
    |out_img_data_blk_n                      |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   35|         70|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten16_fu_40   |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6|  return value|
|out_img_data_din     |  out|    8|     ap_fifo|                                                out_img_data|       pointer|
|out_img_data_full_n  |   in|    1|     ap_fifo|                                                out_img_data|       pointer|
|out_img_data_write   |  out|    1|     ap_fifo|                                                out_img_data|       pointer|
|bound                |   in|   16|     ap_none|                                                       bound|        scalar|
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+

