-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_layer_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_23_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_24_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_25_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_26_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_27_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_28_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_29_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_30_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_31_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of compute_layer_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv28_FFFFEB6 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010110110";
    constant ap_const_lv28_FFFFE73 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111001110011";
    constant ap_const_lv28_FFFFED4 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111011010100";
    constant ap_const_lv27_F2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000011110010";
    constant ap_const_lv27_BF : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010111111";
    constant ap_const_lv27_7FFFF46 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101000110";
    constant ap_const_lv26_5C : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001011100";
    constant ap_const_lv27_9F : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010011111";
    constant ap_const_lv26_3FFFF97 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111110010111";
    constant ap_const_lv26_3FFFF9F : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111110011111";
    constant ap_const_lv25_32 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000110010";
    constant ap_const_lv26_4A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001001010";
    constant ap_const_lv24_19 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000011001";
    constant ap_const_lv27_7FFFF4B : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101001011";
    constant ap_const_lv27_7FFFF52 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101010010";
    constant ap_const_lv27_7FFFF0B : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111100001011";
    constant ap_const_lv28_FFFFEB3 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010110011";
    constant ap_const_lv28_FFFFE92 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010010010";
    constant ap_const_lv27_7FFFF71 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101110001";
    constant ap_const_lv28_FFFFE4A : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111001001010";
    constant ap_const_lv24_1D : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000011101";
    constant ap_const_lv28_FFFFE87 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111010000111";
    constant ap_const_lv27_7FFFF5C : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111101011100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_FF86 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000110";

    signal data_2_V_read_3_reg_4450 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_pipeline_reg_pp0_iter1_data_2_V_read_3_reg_4450 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_5_reg_4456 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_5_reg_4456 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_5_reg_4456 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_14_reg_4471 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_14_reg_4471 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_14_reg_4471 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_reg_4481 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_20_reg_4481 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_20_reg_4481 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_4506 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_29_reg_4506 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_29_reg_4506 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_reg_4516 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_32_reg_4516 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_32_reg_4516 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_reg_4531 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_41_reg_4531 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_143_reg_4546 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_143_reg_4546 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_reg_4591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_55_reg_4591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_55_reg_4591 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_4611 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_2_reg_4616 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_reg_4621 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_reg_4626 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_7_reg_4631 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_reg_4636 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_9_reg_4641 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_26_reg_4646 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_s_reg_4651 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_35_reg_4656 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_reg_4661 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4666 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_1_reg_4671 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_48_reg_4676 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4681 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_3_reg_4686 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_10_4_reg_4691 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_10_5_reg_4696 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_4701 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_reg_4706 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_57_reg_4711 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_4716 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp34_fu_4205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_reg_4721 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_4217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_reg_4726 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_4317_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp16_reg_4731 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_fu_4357_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_reg_4736 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_fu_4371_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_reg_4741 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp35_fu_4387_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp35_reg_4746 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp38_fu_4425_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp38_reg_4751 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_402_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_403_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_404_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_405_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_408_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_409_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_410_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_411_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_417_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_418_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_419_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_420_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_422_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_423_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_424_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_425_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_426_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_428_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_429_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_430_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_432_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_433_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl10_fu_3540_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl12_fu_3552_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl14_cast_fu_3560_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl12_cast_fu_3548_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_1_fu_3564_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl7_fu_3590_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl8_fu_3602_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_cast_fu_3598_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl8_cast_fu_3610_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_1_4_fu_3614_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl5_fu_3635_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl6_fu_3647_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl5_cast_fu_3643_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl6_cast_fu_3655_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_1_6_fu_3659_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl4_fu_3699_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl4_cast_fu_3707_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal OP1_V_10_cast_fu_3695_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_1_10_fu_3711_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl3_fu_3736_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl3_cast_fu_3744_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_neg_fu_3748_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal OP1_V_12_cast_fu_3732_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_1_12_fu_3754_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl2_fu_3800_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl2_cast_fu_3808_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_1_17_fu_3812_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_fu_3868_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl1_fu_3880_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl_cast_fu_3876_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl1_cast_fu_3888_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_1_26_fu_3892_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_428_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl9_fu_3933_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl11_fu_3944_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl11_cast_fu_3951_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_shl9_cast_fu_3940_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_1_2_fu_3955_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_422_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_426_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_423_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_425_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_405_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_433_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_410_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_429_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_418_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_144_fu_4087_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_417_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_424_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_402_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_432_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_419_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_411_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_412_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_430_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_145_fu_4191_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_47_cast_fu_4084_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_cast_fu_4097_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_15_cast_fu_4061_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_4211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_cast_fu_4201_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_4223_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_fu_4226_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_12_fu_4229_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_fu_4289_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_fu_4283_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_4232_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_fu_4235_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_4238_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_fu_4306_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp21_fu_4300_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_fu_4311_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_fu_4294_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_4241_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_27_fu_4244_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_fu_4247_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp26_fu_4328_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp25_fu_4323_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_fu_4250_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_36_fu_4253_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_4256_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp29_fu_4345_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp28_fu_4340_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_fu_4351_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp24_fu_4334_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_44_fu_4259_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp34_cast_fu_4368_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp33_fu_4363_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_49_fu_4262_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_4265_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp37_fu_4383_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp36_fu_4377_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_fu_4268_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_fu_4271_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_4274_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp41_fu_4398_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp40_fu_4393_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_4277_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_60_fu_4280_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp44_cast_fu_4416_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp43_fu_4410_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp42_fu_4419_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp39_fu_4404_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp31_fu_4435_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp30_fu_4439_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_fu_4431_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_402_ce : STD_LOGIC;
    signal grp_fu_403_ce : STD_LOGIC;
    signal grp_fu_404_ce : STD_LOGIC;
    signal grp_fu_405_ce : STD_LOGIC;
    signal grp_fu_408_ce : STD_LOGIC;
    signal grp_fu_409_ce : STD_LOGIC;
    signal grp_fu_410_ce : STD_LOGIC;
    signal grp_fu_411_ce : STD_LOGIC;
    signal grp_fu_412_ce : STD_LOGIC;
    signal grp_fu_417_ce : STD_LOGIC;
    signal grp_fu_418_ce : STD_LOGIC;
    signal grp_fu_419_ce : STD_LOGIC;
    signal grp_fu_420_ce : STD_LOGIC;
    signal grp_fu_422_ce : STD_LOGIC;
    signal grp_fu_423_ce : STD_LOGIC;
    signal grp_fu_424_ce : STD_LOGIC;
    signal grp_fu_425_ce : STD_LOGIC;
    signal grp_fu_426_ce : STD_LOGIC;
    signal grp_fu_428_ce : STD_LOGIC;
    signal grp_fu_429_ce : STD_LOGIC;
    signal grp_fu_430_ce : STD_LOGIC;
    signal grp_fu_432_ce : STD_LOGIC;
    signal grp_fu_433_ce : STD_LOGIC;

    component myproject_mul_18sbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_18sfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_18scud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_18shbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_18sjbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_18slbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mul_18smb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    myproject_mul_18sbkb_x_U175 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_24_V_read,
        din1 => grp_fu_402_p1,
        ce => grp_fu_402_ce,
        dout => grp_fu_402_p2);

    myproject_mul_18sbkb_x_U176 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_12_V_read,
        din1 => grp_fu_403_p1,
        ce => grp_fu_403_ce,
        dout => grp_fu_403_p2);

    myproject_mul_18sbkb_x_U177 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_23_V_read,
        din1 => grp_fu_404_p1,
        ce => grp_fu_404_ce,
        dout => grp_fu_404_p2);

    myproject_mul_18sfYi_x_U178 : component myproject_mul_18sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_10_V_read,
        din1 => grp_fu_405_p1,
        ce => grp_fu_405_ce,
        dout => grp_fu_405_p2);

    myproject_mul_18sfYi_x_U179 : component myproject_mul_18sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_5_V_read,
        din1 => grp_fu_408_p1,
        ce => grp_fu_408_ce,
        dout => grp_fu_408_p2);

    myproject_mul_18scud_x_U180 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_30_V_read,
        din1 => grp_fu_409_p1,
        ce => grp_fu_409_ce,
        dout => grp_fu_409_p2);

    myproject_mul_18shbi_x_U181 : component myproject_mul_18shbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_15_V_read,
        din1 => grp_fu_410_p1,
        ce => grp_fu_410_ce,
        dout => grp_fu_410_p2);

    myproject_mul_18sfYi_x_U182 : component myproject_mul_18sfYi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_27_V_read,
        din1 => grp_fu_411_p1,
        ce => grp_fu_411_ce,
        dout => grp_fu_411_p2);

    myproject_mul_18sjbC_x_U183 : component myproject_mul_18sjbC
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_29_V_read,
        din1 => grp_fu_412_p1,
        ce => grp_fu_412_ce,
        dout => grp_fu_412_p2);

    myproject_mul_18sjbC_x_U184 : component myproject_mul_18sjbC
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_21_V_read,
        din1 => grp_fu_417_p1,
        ce => grp_fu_417_ce,
        dout => grp_fu_417_p2);

    myproject_mul_18slbW_x_U185 : component myproject_mul_18slbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_20_V_read,
        din1 => grp_fu_418_p1,
        ce => grp_fu_418_ce,
        dout => grp_fu_418_p2);

    myproject_mul_18shbi_x_U186 : component myproject_mul_18shbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_26_V_read,
        din1 => grp_fu_419_p1,
        ce => grp_fu_419_ce,
        dout => grp_fu_419_p2);

    myproject_mul_18smb6_U187 : component myproject_mul_18smb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_17_V_read,
        din1 => grp_fu_420_p1,
        ce => grp_fu_420_ce,
        dout => grp_fu_420_p2);

    myproject_mul_18scud_x_U188 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_3_V_read,
        din1 => grp_fu_422_p1,
        ce => grp_fu_422_ce,
        dout => grp_fu_422_p2);

    myproject_mul_18scud_x_U189 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_8_V_read,
        din1 => grp_fu_423_p1,
        ce => grp_fu_423_ce,
        dout => grp_fu_423_p2);

    myproject_mul_18scud_x_U190 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_22_V_read,
        din1 => grp_fu_424_p1,
        ce => grp_fu_424_ce,
        dout => grp_fu_424_p2);

    myproject_mul_18sbkb_x_U191 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_9_V_read,
        din1 => grp_fu_425_p1,
        ce => grp_fu_425_ce,
        dout => grp_fu_425_p2);

    myproject_mul_18sbkb_x_U192 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_7_V_read,
        din1 => grp_fu_426_p1,
        ce => grp_fu_426_ce,
        dout => grp_fu_426_p2);

    myproject_mul_18scud_x_U193 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_1_V_read,
        din1 => grp_fu_428_p1,
        ce => grp_fu_428_ce,
        dout => grp_fu_428_p2);

    myproject_mul_18sbkb_x_U194 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_18_V_read,
        din1 => grp_fu_429_p1,
        ce => grp_fu_429_ce,
        dout => grp_fu_429_p2);

    myproject_mul_18smb6_U195 : component myproject_mul_18smb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_31_V_read,
        din1 => grp_fu_430_p1,
        ce => grp_fu_430_ce,
        dout => grp_fu_430_p2);

    myproject_mul_18sbkb_x_U196 : component myproject_mul_18sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_25_V_read,
        din1 => grp_fu_432_p1,
        ce => grp_fu_432_ce,
        dout => grp_fu_432_p2);

    myproject_mul_18scud_x_U197 : component myproject_mul_18scud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_14_V_read,
        din1 => grp_fu_433_p1,
        ce => grp_fu_433_ce,
        dout => grp_fu_433_p2);




    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ap_pipeline_reg_pp0_iter1_data_2_V_read_3_reg_4450 <= data_2_V_read_3_reg_4450;
                ap_pipeline_reg_pp0_iter1_tmp_143_reg_4546 <= tmp_143_reg_4546;
                ap_pipeline_reg_pp0_iter1_tmp_14_reg_4471 <= tmp_14_reg_4471;
                ap_pipeline_reg_pp0_iter1_tmp_20_reg_4481 <= tmp_20_reg_4481;
                ap_pipeline_reg_pp0_iter1_tmp_29_reg_4506 <= tmp_29_reg_4506;
                ap_pipeline_reg_pp0_iter1_tmp_32_reg_4516 <= tmp_32_reg_4516;
                ap_pipeline_reg_pp0_iter1_tmp_41_reg_4531 <= tmp_41_reg_4531;
                ap_pipeline_reg_pp0_iter1_tmp_55_reg_4591 <= tmp_55_reg_4591;
                ap_pipeline_reg_pp0_iter1_tmp_5_reg_4456 <= tmp_5_reg_4456;
                ap_pipeline_reg_pp0_iter2_tmp_14_reg_4471 <= ap_pipeline_reg_pp0_iter1_tmp_14_reg_4471;
                ap_pipeline_reg_pp0_iter2_tmp_20_reg_4481 <= ap_pipeline_reg_pp0_iter1_tmp_20_reg_4481;
                ap_pipeline_reg_pp0_iter2_tmp_29_reg_4506 <= ap_pipeline_reg_pp0_iter1_tmp_29_reg_4506;
                ap_pipeline_reg_pp0_iter2_tmp_32_reg_4516 <= ap_pipeline_reg_pp0_iter1_tmp_32_reg_4516;
                ap_pipeline_reg_pp0_iter2_tmp_55_reg_4591 <= ap_pipeline_reg_pp0_iter1_tmp_55_reg_4591;
                ap_pipeline_reg_pp0_iter2_tmp_5_reg_4456 <= ap_pipeline_reg_pp0_iter1_tmp_5_reg_4456;
                data_2_V_read_3_reg_4450 <= data_2_V_read;
                tmp16_reg_4731 <= tmp16_fu_4317_p2;
                tmp23_reg_4736 <= tmp23_fu_4357_p2;
                tmp32_reg_4741 <= tmp32_fu_4371_p2;
                tmp34_reg_4721 <= tmp34_fu_4205_p2;
                tmp35_reg_4746 <= tmp35_fu_4387_p2;
                tmp38_reg_4751 <= tmp38_fu_4425_p2;
                tmp44_reg_4726 <= tmp44_fu_4217_p2;
                tmp_10_1_reg_4671 <= grp_fu_429_p2(27 downto 10);
                tmp_10_2_reg_4616 <= p_Val2_1_2_fu_3955_p2(27 downto 10);
                tmp_10_3_reg_4686 <= grp_fu_404_p2(27 downto 10);
                tmp_10_4_reg_4691 <= grp_fu_402_p2(27 downto 10);
                tmp_10_5_reg_4696 <= grp_fu_432_p2(27 downto 10);
                tmp_10_7_reg_4631 <= grp_fu_426_p2(27 downto 10);
                tmp_10_9_reg_4641 <= grp_fu_425_p2(27 downto 10);
                tmp_10_s_reg_4651 <= grp_fu_403_p2(27 downto 10);
                tmp_11_reg_4621 <= grp_fu_422_p2(26 downto 10);
                tmp_143_reg_4546 <= p_Val2_1_17_fu_3812_p2(21 downto 10);
                tmp_14_reg_4471 <= p_Val2_1_4_fu_3614_p2(24 downto 10);
                tmp_17_reg_4626 <= grp_fu_408_p2(26 downto 10);
                tmp_20_reg_4481 <= p_Val2_1_6_fu_3659_p2(25 downto 10);
                tmp_23_reg_4636 <= grp_fu_423_p2(26 downto 10);
                tmp_26_reg_4646 <= grp_fu_405_p2(26 downto 10);
                tmp_29_reg_4506 <= p_Val2_1_10_fu_3711_p2(24 downto 10);
                tmp_32_reg_4516 <= p_Val2_1_12_fu_3754_p2(20 downto 10);
                tmp_35_reg_4656 <= grp_fu_433_p2(26 downto 10);
                tmp_38_reg_4661 <= grp_fu_410_p2(25 downto 10);
                tmp_41_reg_4531 <= data_16_V_read(17 downto 3);
                tmp_43_reg_4666 <= grp_fu_420_p2(23 downto 10);
                tmp_48_reg_4676 <= grp_fu_417_p2(25 downto 10);
                tmp_50_reg_4681 <= grp_fu_424_p2(26 downto 10);
                tmp_53_reg_4706 <= grp_fu_411_p2(26 downto 10);
                tmp_55_reg_4591 <= p_Val2_1_26_fu_3892_p2(25 downto 10);
                tmp_57_reg_4711 <= grp_fu_412_p2(25 downto 10);
                tmp_59_reg_4716 <= grp_fu_409_p2(26 downto 10);
                tmp_5_reg_4456 <= p_Val2_1_fu_3564_p2(24 downto 10);
                tmp_8_reg_4611 <= grp_fu_428_p2(26 downto 10);
                tmp_s_reg_4701 <= grp_fu_419_p2(25 downto 10);
            end if;
        end if;
    end process;
        OP1_V_10_cast_fu_3695_p1 <= std_logic_vector(resize(signed(data_11_V_read),25));

        OP1_V_12_cast_fu_3732_p1 <= std_logic_vector(resize(signed(data_13_V_read),21));

    ap_return <= std_logic_vector(unsigned(tmp30_fu_4439_p2) + unsigned(tmp15_fu_4431_p2));

    grp_fu_402_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_402_ce <= ap_const_logic_0;
        else 
            grp_fu_402_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_402_p1 <= ap_const_lv28_FFFFEB6(10 - 1 downto 0);

    grp_fu_403_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_403_ce <= ap_const_logic_0;
        else 
            grp_fu_403_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_403_p1 <= ap_const_lv28_FFFFE73(10 - 1 downto 0);

    grp_fu_404_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_404_ce <= ap_const_logic_0;
        else 
            grp_fu_404_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_404_p1 <= ap_const_lv28_FFFFED4(10 - 1 downto 0);

    grp_fu_405_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_405_ce <= ap_const_logic_0;
        else 
            grp_fu_405_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_405_p1 <= ap_const_lv27_F2(9 - 1 downto 0);

    grp_fu_408_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_408_ce <= ap_const_logic_0;
        else 
            grp_fu_408_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_408_p1 <= ap_const_lv27_BF(9 - 1 downto 0);

    grp_fu_409_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_409_ce <= ap_const_logic_0;
        else 
            grp_fu_409_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_409_p1 <= ap_const_lv27_7FFFF46(9 - 1 downto 0);

    grp_fu_410_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_410_ce <= ap_const_logic_0;
        else 
            grp_fu_410_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_410_p1 <= ap_const_lv26_5C(8 - 1 downto 0);

    grp_fu_411_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_411_ce <= ap_const_logic_0;
        else 
            grp_fu_411_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_411_p1 <= ap_const_lv27_9F(9 - 1 downto 0);

    grp_fu_412_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_412_ce <= ap_const_logic_0;
        else 
            grp_fu_412_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_412_p1 <= ap_const_lv26_3FFFF97(8 - 1 downto 0);

    grp_fu_417_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_417_ce <= ap_const_logic_0;
        else 
            grp_fu_417_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_417_p1 <= ap_const_lv26_3FFFF9F(8 - 1 downto 0);

    grp_fu_418_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_418_ce <= ap_const_logic_0;
        else 
            grp_fu_418_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_418_p1 <= ap_const_lv25_32(7 - 1 downto 0);

    grp_fu_419_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_419_ce <= ap_const_logic_0;
        else 
            grp_fu_419_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_419_p1 <= ap_const_lv26_4A(8 - 1 downto 0);

    grp_fu_420_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_420_ce <= ap_const_logic_0;
        else 
            grp_fu_420_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_420_p1 <= ap_const_lv24_19(6 - 1 downto 0);

    grp_fu_422_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_422_ce <= ap_const_logic_0;
        else 
            grp_fu_422_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_422_p1 <= ap_const_lv27_7FFFF4B(9 - 1 downto 0);

    grp_fu_423_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_423_ce <= ap_const_logic_0;
        else 
            grp_fu_423_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_423_p1 <= ap_const_lv27_7FFFF52(9 - 1 downto 0);

    grp_fu_424_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_424_ce <= ap_const_logic_0;
        else 
            grp_fu_424_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_424_p1 <= ap_const_lv27_7FFFF0B(9 - 1 downto 0);

    grp_fu_425_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_425_ce <= ap_const_logic_0;
        else 
            grp_fu_425_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_425_p1 <= ap_const_lv28_FFFFEB3(10 - 1 downto 0);

    grp_fu_426_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_426_ce <= ap_const_logic_0;
        else 
            grp_fu_426_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_426_p1 <= ap_const_lv28_FFFFE92(10 - 1 downto 0);

    grp_fu_428_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_428_ce <= ap_const_logic_0;
        else 
            grp_fu_428_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_428_p1 <= ap_const_lv27_7FFFF71(9 - 1 downto 0);

    grp_fu_429_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_429_ce <= ap_const_logic_0;
        else 
            grp_fu_429_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_429_p1 <= ap_const_lv28_FFFFE4A(10 - 1 downto 0);

    grp_fu_430_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_430_ce <= ap_const_logic_0;
        else 
            grp_fu_430_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_430_p1 <= ap_const_lv24_1D(6 - 1 downto 0);

    grp_fu_432_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_432_ce <= ap_const_logic_0;
        else 
            grp_fu_432_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_432_p1 <= ap_const_lv28_FFFFE87(10 - 1 downto 0);

    grp_fu_433_ce_assign_proc : process(ap_ce)
    begin
        if (not((ap_const_logic_1 = ap_ce))) then 
            grp_fu_433_ce <= ap_const_logic_0;
        else 
            grp_fu_433_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_433_p1 <= ap_const_lv27_7FFFF5C(9 - 1 downto 0);
    p_Val2_1_10_fu_3711_p2 <= std_logic_vector(signed(p_shl4_cast_fu_3707_p1) + signed(OP1_V_10_cast_fu_3695_p1));
    p_Val2_1_12_fu_3754_p2 <= std_logic_vector(unsigned(p_neg_fu_3748_p2) - unsigned(OP1_V_12_cast_fu_3732_p1));
    p_Val2_1_17_fu_3812_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(p_shl2_cast_fu_3808_p1));
    p_Val2_1_26_fu_3892_p2 <= std_logic_vector(signed(p_shl_cast_fu_3876_p1) - signed(p_shl1_cast_fu_3888_p1));
    p_Val2_1_2_fu_3955_p2 <= std_logic_vector(signed(p_shl11_cast_fu_3951_p1) - signed(p_shl9_cast_fu_3940_p1));
    p_Val2_1_4_fu_3614_p2 <= std_logic_vector(signed(p_shl7_cast_fu_3598_p1) + signed(p_shl8_cast_fu_3610_p1));
    p_Val2_1_6_fu_3659_p2 <= std_logic_vector(signed(p_shl5_cast_fu_3643_p1) + signed(p_shl6_cast_fu_3655_p1));
    p_Val2_1_fu_3564_p2 <= std_logic_vector(signed(p_shl14_cast_fu_3560_p1) - signed(p_shl12_cast_fu_3548_p1));
    p_neg_fu_3748_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(p_shl3_cast_fu_3744_p1));
    p_shl10_fu_3540_p3 <= (data_0_V_read & ap_const_lv6_0);
        p_shl11_cast_fu_3951_p1 <= std_logic_vector(resize(signed(p_shl11_fu_3944_p3),28));

    p_shl11_fu_3944_p3 <= (ap_pipeline_reg_pp0_iter1_data_2_V_read_3_reg_4450 & ap_const_lv6_0);
        p_shl12_cast_fu_3548_p1 <= std_logic_vector(resize(signed(p_shl10_fu_3540_p3),25));

    p_shl12_fu_3552_p3 <= (data_0_V_read & ap_const_lv2_0);
        p_shl14_cast_fu_3560_p1 <= std_logic_vector(resize(signed(p_shl12_fu_3552_p3),25));

        p_shl1_cast_fu_3888_p1 <= std_logic_vector(resize(signed(p_shl1_fu_3880_p3),26));

    p_shl1_fu_3880_p3 <= (data_28_V_read & ap_const_lv3_0);
        p_shl2_cast_fu_3808_p1 <= std_logic_vector(resize(signed(p_shl2_fu_3800_p3),22));

    p_shl2_fu_3800_p3 <= (data_19_V_read & ap_const_lv3_0);
        p_shl3_cast_fu_3744_p1 <= std_logic_vector(resize(signed(p_shl3_fu_3736_p3),21));

    p_shl3_fu_3736_p3 <= (data_13_V_read & ap_const_lv2_0);
        p_shl4_cast_fu_3707_p1 <= std_logic_vector(resize(signed(p_shl4_fu_3699_p3),25));

    p_shl4_fu_3699_p3 <= (data_11_V_read & ap_const_lv6_0);
        p_shl5_cast_fu_3643_p1 <= std_logic_vector(resize(signed(p_shl5_fu_3635_p3),26));

    p_shl5_fu_3635_p3 <= (data_6_V_read & ap_const_lv7_0);
        p_shl6_cast_fu_3655_p1 <= std_logic_vector(resize(signed(p_shl6_fu_3647_p3),26));

    p_shl6_fu_3647_p3 <= (data_6_V_read & ap_const_lv5_0);
        p_shl7_cast_fu_3598_p1 <= std_logic_vector(resize(signed(p_shl7_fu_3590_p3),25));

    p_shl7_fu_3590_p3 <= (data_4_V_read & ap_const_lv6_0);
        p_shl8_cast_fu_3610_p1 <= std_logic_vector(resize(signed(p_shl8_fu_3602_p3),25));

    p_shl8_fu_3602_p3 <= (data_4_V_read & ap_const_lv1_0);
        p_shl9_cast_fu_3940_p1 <= std_logic_vector(resize(signed(p_shl9_fu_3933_p3),28));

    p_shl9_fu_3933_p3 <= (ap_pipeline_reg_pp0_iter1_data_2_V_read_3_reg_4450 & ap_const_lv9_0);
        p_shl_cast_fu_3876_p1 <= std_logic_vector(resize(signed(p_shl_fu_3868_p3),26));

    p_shl_fu_3868_p3 <= (data_28_V_read & ap_const_lv7_0);
    tmp15_fu_4431_p2 <= std_logic_vector(unsigned(tmp23_reg_4736) + unsigned(tmp16_reg_4731));
    tmp16_fu_4317_p2 <= std_logic_vector(unsigned(tmp20_fu_4311_p2) + unsigned(tmp17_fu_4294_p2));
    tmp17_fu_4294_p2 <= std_logic_vector(unsigned(tmp19_fu_4289_p2) + unsigned(tmp18_fu_4283_p2));
    tmp18_fu_4283_p2 <= std_logic_vector(signed(tmp_6_fu_4223_p1) + signed(tmp_9_fu_4226_p1));
    tmp19_fu_4289_p2 <= std_logic_vector(unsigned(tmp_10_2_reg_4616) + unsigned(tmp_12_fu_4229_p1));
    tmp20_fu_4311_p2 <= std_logic_vector(unsigned(tmp22_fu_4306_p2) + unsigned(tmp21_fu_4300_p2));
    tmp21_fu_4300_p2 <= std_logic_vector(signed(tmp_15_fu_4232_p1) + signed(tmp_18_fu_4235_p1));
    tmp22_fu_4306_p2 <= std_logic_vector(signed(tmp_21_fu_4238_p1) + signed(tmp_10_7_reg_4631));
    tmp23_fu_4357_p2 <= std_logic_vector(unsigned(tmp27_fu_4351_p2) + unsigned(tmp24_fu_4334_p2));
    tmp24_fu_4334_p2 <= std_logic_vector(unsigned(tmp26_fu_4328_p2) + unsigned(tmp25_fu_4323_p2));
    tmp25_fu_4323_p2 <= std_logic_vector(signed(tmp_24_fu_4241_p1) + signed(tmp_10_9_reg_4641));
    tmp26_fu_4328_p2 <= std_logic_vector(signed(tmp_27_fu_4244_p1) + signed(tmp_30_fu_4247_p1));
    tmp27_fu_4351_p2 <= std_logic_vector(unsigned(tmp29_fu_4345_p2) + unsigned(tmp28_fu_4340_p2));
    tmp28_fu_4340_p2 <= std_logic_vector(unsigned(tmp_10_s_reg_4651) + unsigned(tmp_33_fu_4250_p1));
    tmp29_fu_4345_p2 <= std_logic_vector(signed(tmp_36_fu_4253_p1) + signed(tmp_39_fu_4256_p1));
    tmp30_fu_4439_p2 <= std_logic_vector(unsigned(tmp38_reg_4751) + unsigned(tmp31_fu_4435_p2));
    tmp31_fu_4435_p2 <= std_logic_vector(unsigned(tmp35_reg_4746) + unsigned(tmp32_reg_4741));
    tmp32_fu_4371_p2 <= std_logic_vector(signed(tmp34_cast_fu_4368_p1) + signed(tmp33_fu_4363_p2));
    tmp33_fu_4363_p2 <= std_logic_vector(signed(tmp_44_fu_4259_p1) + signed(tmp_10_1_reg_4671));
        tmp34_cast_fu_4368_p1 <= std_logic_vector(resize(signed(tmp34_reg_4721),18));

    tmp34_fu_4205_p2 <= std_logic_vector(signed(tmp_47_cast_fu_4084_p1) + signed(tmp_50_cast_fu_4097_p1));
    tmp35_fu_4387_p2 <= std_logic_vector(unsigned(tmp37_fu_4383_p2) + unsigned(tmp36_fu_4377_p2));
    tmp36_fu_4377_p2 <= std_logic_vector(signed(tmp_49_fu_4262_p1) + signed(tmp_51_fu_4265_p1));
    tmp37_fu_4383_p2 <= std_logic_vector(unsigned(tmp_10_3_reg_4686) + unsigned(tmp_10_4_reg_4691));
    tmp38_fu_4425_p2 <= std_logic_vector(unsigned(tmp42_fu_4419_p2) + unsigned(tmp39_fu_4404_p2));
    tmp39_fu_4404_p2 <= std_logic_vector(unsigned(tmp41_fu_4398_p2) + unsigned(tmp40_fu_4393_p2));
    tmp40_fu_4393_p2 <= std_logic_vector(unsigned(tmp_10_5_reg_4696) + unsigned(tmp_52_fu_4268_p1));
    tmp41_fu_4398_p2 <= std_logic_vector(signed(tmp_54_fu_4271_p1) + signed(tmp_56_fu_4274_p1));
    tmp42_fu_4419_p2 <= std_logic_vector(signed(tmp44_cast_fu_4416_p1) + signed(tmp43_fu_4410_p2));
    tmp43_fu_4410_p2 <= std_logic_vector(signed(tmp_58_fu_4277_p1) + signed(tmp_60_fu_4280_p1));
        tmp44_cast_fu_4416_p1 <= std_logic_vector(resize(signed(tmp44_reg_4726),18));

    tmp44_fu_4217_p2 <= std_logic_vector(unsigned(tmp45_fu_4211_p2) + unsigned(tmp_68_cast_fu_4201_p1));
    tmp45_fu_4211_p2 <= std_logic_vector(signed(tmp_10_15_cast_fu_4061_p1) + signed(ap_const_lv16_FF86));
        tmp_10_15_cast_fu_4061_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter1_tmp_41_reg_4531),16));

        tmp_12_fu_4229_p1 <= std_logic_vector(resize(signed(tmp_11_reg_4621),18));

    tmp_144_fu_4087_p4 <= grp_fu_418_p2(24 downto 10);
    tmp_145_fu_4191_p4 <= grp_fu_430_p2(23 downto 10);
        tmp_15_fu_4232_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_14_reg_4471),18));

        tmp_18_fu_4235_p1 <= std_logic_vector(resize(signed(tmp_17_reg_4626),18));

        tmp_21_fu_4238_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_20_reg_4481),18));

        tmp_24_fu_4241_p1 <= std_logic_vector(resize(signed(tmp_23_reg_4636),18));

        tmp_27_fu_4244_p1 <= std_logic_vector(resize(signed(tmp_26_reg_4646),18));

        tmp_30_fu_4247_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_29_reg_4506),18));

        tmp_33_fu_4250_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_32_reg_4516),18));

        tmp_36_fu_4253_p1 <= std_logic_vector(resize(signed(tmp_35_reg_4656),18));

        tmp_39_fu_4256_p1 <= std_logic_vector(resize(signed(tmp_38_reg_4661),18));

        tmp_44_fu_4259_p1 <= std_logic_vector(resize(signed(tmp_43_reg_4666),18));

        tmp_47_cast_fu_4084_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter1_tmp_143_reg_4546),16));

        tmp_49_fu_4262_p1 <= std_logic_vector(resize(signed(tmp_48_reg_4676),18));

        tmp_50_cast_fu_4097_p1 <= std_logic_vector(resize(signed(tmp_144_fu_4087_p4),16));

        tmp_51_fu_4265_p1 <= std_logic_vector(resize(signed(tmp_50_reg_4681),18));

        tmp_52_fu_4268_p1 <= std_logic_vector(resize(signed(tmp_s_reg_4701),18));

        tmp_54_fu_4271_p1 <= std_logic_vector(resize(signed(tmp_53_reg_4706),18));

        tmp_56_fu_4274_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_55_reg_4591),18));

        tmp_58_fu_4277_p1 <= std_logic_vector(resize(signed(tmp_57_reg_4711),18));

        tmp_60_fu_4280_p1 <= std_logic_vector(resize(signed(tmp_59_reg_4716),18));

        tmp_68_cast_fu_4201_p1 <= std_logic_vector(resize(signed(tmp_145_fu_4191_p4),16));

        tmp_6_fu_4223_p1 <= std_logic_vector(resize(signed(ap_pipeline_reg_pp0_iter2_tmp_5_reg_4456),18));

        tmp_9_fu_4226_p1 <= std_logic_vector(resize(signed(tmp_8_reg_4611),18));

end behav;
