v 20140308 2
C 12200 60500 1 270 0 capacitor-1.sym
{
T 12900 60300 5 10 0 0 270 0 1
device=CAPACITOR
T 12300 60900 5 10 1 1 0 0 1
refdes=C15
T 13100 60300 5 10 0 0 270 0 1
symversion=0.1
T 12200 60700 5 10 1 1 0 0 1
value=100 nF
T 12200 60500 5 10 0 0 180 0 1
footprint=0805
}
C 11400 60500 1 270 0 capacitor-1.sym
{
T 12100 60300 5 10 0 0 270 0 1
device=CAPACITOR
T 11500 60900 5 10 1 1 0 0 1
refdes=C14
T 12300 60300 5 10 0 0 270 0 1
symversion=0.1
T 11400 60700 5 10 1 1 0 0 1
value=100 nF
T 11400 60500 5 10 0 0 180 0 1
footprint=0805
}
C 11000 59600 1 90 0 capacitor-1.sym
{
T 10300 59800 5 10 0 0 90 0 1
device=CAPACITOR
T 10700 60900 5 10 1 1 0 0 1
refdes=C13
T 10100 59800 5 10 0 0 90 0 1
symversion=0.1
T 10600 60700 5 10 1 1 0 0 1
value=100 nF
T 11000 59600 5 10 0 0 0 0 1
footprint=0805
}
C 10200 59600 1 90 0 capacitor-1.sym
{
T 9500 59800 5 10 0 0 90 0 1
device=CAPACITOR
T 10100 61000 5 10 1 1 180 0 1
refdes=C12
T 9300 59800 5 10 0 0 90 0 1
symversion=0.1
T 10200 60800 5 10 1 1 180 0 1
value=100 nF
T 10200 59600 5 10 0 0 0 0 1
footprint=0805
}
C 12900 60500 1 270 0 capacitor-1.sym
{
T 13600 60300 5 10 0 0 270 0 1
device=CAPACITOR
T 13000 60900 5 10 1 1 0 0 1
refdes=C16
T 13800 60300 5 10 0 0 270 0 1
symversion=0.1
T 12900 60700 5 10 1 1 0 0 1
value=100 nF
T 12900 60500 5 10 0 0 180 0 1
footprint=0805
}
C 13700 60500 1 270 0 capacitor-1.sym
{
T 14400 60300 5 10 0 0 270 0 1
device=CAPACITOR
T 13800 60900 5 10 1 1 0 0 1
refdes=C17
T 14600 60300 5 10 0 0 270 0 1
symversion=0.1
T 13700 60700 5 10 1 1 0 0 1
value=100 nF
T 13700 60500 5 10 0 0 180 0 1
footprint=0805
}
C 14500 60500 1 270 0 capacitor-1.sym
{
T 15200 60300 5 10 0 0 270 0 1
device=CAPACITOR
T 14600 60900 5 10 1 1 0 0 1
refdes=C18
T 15400 60300 5 10 0 0 270 0 1
symversion=0.1
T 14500 60700 5 10 1 1 0 0 1
value=100 nF
T 14500 60500 5 10 0 0 180 0 1
footprint=0805
}
N 8500 59400 14700 59400 4
N 11600 59600 11600 59400 4
N 12400 59600 12400 59400 4
N 13100 59600 13100 59400 4
N 13900 59600 13900 59400 4
N 14700 59600 14700 59400 4
N 13300 58600 13300 59400 4
N 13000 58600 13000 59400 4
N 12700 58600 12700 59400 4
N 12400 58600 12400 59400 4
N 12100 58600 12100 59400 4
N 11800 58600 11800 59400 4
N 11500 58600 11500 59400 4
N 8500 60500 14700 60500 4
C 8200 60600 1 270 0 gnd-1.sym
C 8500 59200 1 90 0 3.3V-plus-1.sym
C 12000 43500 1 0 0 gnd-1.sym
N 11200 43800 13300 43800 4
N 12100 43800 12100 44300 4
N 13300 44300 13300 43800 4
N 13000 44300 13000 43800 4
N 12700 44300 12700 43800 4
N 12400 44300 12400 43800 4
N 11800 44300 11800 43800 4
N 11500 44300 11500 43800 4
N 11200 44300 11200 43800 4
C 19800 46200 1 0 0 atari_cart_conn.sym
{
T 20100 52200 5 10 1 1 0 0 1
refdes=CONN2
T 20100 52400 5 10 0 0 0 0 1
footprint=atari_cart_conn-3
}
C 22300 51500 1 90 0 gnd-1.sym
C 20700 43800 1 0 0 LM1117.sym
{
T 20975 46850 5 10 0 0 0 0 1
device=LM1117
T 21800 44750 5 10 1 1 0 0 1
refdes=U3
T 20700 43800 5 10 0 0 0 0 1
footprint=TO-252
}
C 19700 43900 1 270 0 capacitor-4.sym
{
T 20800 43700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20200 43500 5 10 1 1 0 0 1
refdes=C5
T 20400 43700 5 10 0 0 270 0 1
symversion=0.1
T 20200 43300 5 10 1 1 0 0 1
value=10 uF
T 19700 43900 5 10 0 0 0 0 1
footprint=EIA B
}
C 22800 43900 1 270 0 capacitor-4.sym
{
T 23900 43700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 22700 43600 5 10 1 1 180 0 1
refdes=C9
T 23500 43700 5 10 0 0 270 0 1
symversion=0.1
T 22700 43400 5 10 1 1 180 0 1
value=10 uF
T 22800 43900 5 10 0 0 0 0 1
footprint=EIA B
}
C 21400 42300 1 0 0 gnd-1.sym
N 21500 42600 21500 43800 4
N 22300 44600 23000 44600 4
N 23000 44600 23000 43900 4
N 23000 43000 23000 42700 4
N 21500 42700 23000 42700 4
N 18600 44400 20700 44400 4
N 19900 44400 19900 43900 4
N 19900 43000 19900 42700 4
N 19900 42700 21500 42700 4
C 22800 44600 1 0 0 3.3V-plus-1.sym
N 19800 52000 18600 52000 4
{
T 18700 52000 5 10 1 1 0 0 1
netname=C:S4#
}
N 19800 51600 18600 51600 4
{
T 18700 51600 5 10 1 1 0 0 1
netname=C:A3
}
N 19800 51200 18600 51200 4
{
T 18700 51200 5 10 1 1 0 0 1
netname=C:A2
}
N 19800 50800 18600 50800 4
{
T 18700 50800 5 10 1 1 0 0 1
netname=C:A1
}
N 19800 50400 18600 50400 4
{
T 18700 50400 5 10 1 1 0 0 1
netname=C:A0
}
N 19800 50000 18600 50000 4
{
T 18700 50000 5 10 1 1 0 0 1
netname=C:D4
}
N 19800 49600 18600 49600 4
{
T 18700 49600 5 10 1 1 0 0 1
netname=C:D5
}
N 19800 49200 18600 49200 4
{
T 18700 49200 5 10 1 1 0 0 1
netname=C:D2
}
N 19800 48800 18600 48800 4
{
T 18700 48800 5 10 1 1 0 0 1
netname=C:D1
}
N 19800 48400 18600 48400 4
{
T 18700 48400 5 10 1 1 0 0 1
netname=C:D0
}
N 19800 48000 18600 48000 4
{
T 18700 48000 5 10 1 1 0 0 1
netname=C:D6
}
N 19800 47600 18600 47600 4
{
T 18700 47600 5 10 1 1 0 0 1
netname=C:S5#
}
N 23000 46400 21800 46400 4
{
T 22400 46400 5 10 1 1 0 0 1
netname=C:FI2
}
N 23000 46800 21800 46800 4
{
T 22400 46800 5 10 1 1 0 0 1
netname=C:R/W
}
N 23000 47200 21800 47200 4
{
T 22400 47200 5 10 1 1 0 0 1
netname=C:A10
}
N 23000 47600 21800 47600 4
{
T 22400 47600 5 10 1 1 0 0 1
netname=C:A11
}
N 23000 48000 21800 48000 4
{
T 22400 48000 5 10 1 1 0 0 1
netname=C:D7
}
N 23000 48400 21800 48400 4
{
T 22400 48400 5 10 1 1 0 0 1
netname=C:D3
}
N 23000 48800 21800 48800 4
{
T 22400 48800 5 10 1 1 0 0 1
netname=C:A12
}
N 23000 49200 21800 49200 4
{
T 22400 49200 5 10 1 1 0 0 1
netname=C:A9
}
N 23000 49600 21800 49600 4
{
T 22400 49600 5 10 1 1 0 0 1
netname=C:A8
}
N 23000 50000 21800 50000 4
{
T 22400 50000 5 10 1 1 0 0 1
netname=C:A7
}
N 23000 50400 21800 50400 4
{
T 22400 50400 5 10 1 1 0 0 1
netname=C:A6
}
N 23000 50800 21800 50800 4
{
T 22400 50800 5 10 1 1 0 0 1
netname=C:A5
}
N 23000 51200 21800 51200 4
{
T 22400 51200 5 10 1 1 0 0 1
netname=C:A4
}
C 19200 54000 1 0 0 62256-2.sym
{
T 19500 60050 5 10 0 0 0 0 1
device=62256
T 21500 59900 5 10 1 1 0 6 1
refdes=U1
T 19500 60450 5 10 0 0 0 0 1
footprint=SO28W
}
N 21800 59500 23000 59500 4
{
T 22400 59500 5 10 1 1 0 0 1
netname=R:D0
}
N 21800 59200 23000 59200 4
{
T 22400 59200 5 10 1 1 0 0 1
netname=R:D1
}
N 21800 58900 23000 58900 4
{
T 22400 58900 5 10 1 1 0 0 1
netname=R:D2
}
N 21800 58600 23000 58600 4
{
T 22400 58600 5 10 1 1 0 0 1
netname=R:D3
}
N 21800 58300 23000 58300 4
{
T 22400 58300 5 10 1 1 0 0 1
netname=R:D4
}
N 21800 58000 23000 58000 4
{
T 22400 58000 5 10 1 1 0 0 1
netname=R:D5
}
N 21800 57700 23000 57700 4
{
T 22400 57700 5 10 1 1 0 0 1
netname=R:D6
}
N 21800 57400 23000 57400 4
{
T 22400 57400 5 10 1 1 0 0 1
netname=R:D7
}
C 20400 53100 1 0 0 gnd-1.sym
N 18000 59500 19200 59500 4
{
T 18100 59500 5 10 1 1 0 0 1
netname=R:A0
}
N 18000 59200 19200 59200 4
{
T 18100 59200 5 10 1 1 0 0 1
netname=R:A1
}
N 18000 58900 19200 58900 4
{
T 18100 58900 5 10 1 1 0 0 1
netname=R:A2
}
N 18000 58600 19200 58600 4
{
T 18100 58600 5 10 1 1 0 0 1
netname=R:A3
}
N 18000 58300 19200 58300 4
{
T 18100 58300 5 10 1 1 0 0 1
netname=R:A4
}
N 18000 58000 19200 58000 4
{
T 18100 58000 5 10 1 1 0 0 1
netname=R:A5
}
N 18000 57700 19200 57700 4
{
T 18100 57700 5 10 1 1 0 0 1
netname=R:A6
}
N 18000 57400 19200 57400 4
{
T 18100 57400 5 10 1 1 0 0 1
netname=R:A7
}
N 18000 57100 19200 57100 4
{
T 18100 57100 5 10 1 1 0 0 1
netname=R:A8
}
N 18000 56800 19200 56800 4
{
T 18100 56800 5 10 1 1 0 0 1
netname=R:A9
}
N 18000 56500 19200 56500 4
{
T 18100 56500 5 10 1 1 0 0 1
netname=R:A10
}
N 18000 56200 19200 56200 4
{
T 18100 56200 5 10 1 1 0 0 1
netname=R:A11
}
N 18000 55900 19200 55900 4
{
T 18100 55900 5 10 1 1 0 0 1
netname=R:A12
}
N 18000 55600 19200 55600 4
{
T 18100 55600 5 10 1 1 0 0 1
netname=R:A13
}
N 18000 54600 19200 54600 4
{
T 18100 54600 5 10 1 1 0 0 1
netname=R:WE#
}
N 20000 54100 20000 54000 4
N 20000 54000 18000 54000 4
{
T 18100 54000 5 10 1 1 0 0 1
netname=R:OE#
}
N 21000 54100 21000 53800 4
N 20500 53400 20500 54100 4
N 21000 53800 20500 53800 4
C 21400 60800 1 180 0 capacitor-1.sym
{
T 21200 60100 5 10 0 0 180 0 1
device=CAPACITOR
T 20800 61100 5 10 1 1 0 0 1
refdes=C1
T 21200 59900 5 10 0 0 180 0 1
symversion=0.1
T 20800 60900 5 10 1 1 0 0 1
value=100 nF
T 21400 60800 5 10 0 0 90 0 1
footprint=0805
}
C 21700 60500 1 90 0 gnd-1.sym
N 8500 56200 9900 56200 4
{
T 8500 56200 5 10 1 1 0 0 1
netname=R:A0
}
N 8500 56800 9900 56800 4
{
T 8500 56800 5 10 1 1 0 0 1
netname=R:A2
}
N 8500 57400 9900 57400 4
{
T 8500 57400 5 10 1 1 0 0 1
netname=R:A4
}
N 14700 44900 16100 44900 4
{
T 15600 44900 5 10 1 1 0 0 1
netname=R:A6
}
N 14700 45800 16100 45800 4
{
T 15600 45800 5 10 1 1 0 0 1
netname=R:A12
}
N 14700 45500 16100 45500 4
{
T 15600 45500 5 10 1 1 0 0 1
netname=R:A14
}
N 14700 55000 16100 55000 4
{
T 15600 55000 5 10 1 1 0 0 1
netname=C:D5
}
N 8500 54700 9900 54700 4
{
T 8500 54700 5 10 1 1 0 0 1
netname=U:D2
}
N 14700 55300 16100 55300 4
{
T 15600 55300 5 10 1 1 0 0 1
netname=C:A9
}
N 8400 52900 9900 52900 4
{
T 8400 52900 5 10 1 1 0 0 1
netname=CART_FI2_COPY
}
N 8500 53200 9900 53200 4
{
T 8500 53200 5 10 1 1 0 0 1
netname=U:D4
}
N 8500 55300 9900 55300 4
{
T 8500 55300 5 10 1 1 0 0 1
netname=R:D2
}
N 8500 55900 9900 55900 4
{
T 8500 55900 5 10 1 1 0 0 1
netname=R:D0
}
N 8500 56500 9900 56500 4
{
T 8500 56500 5 10 1 1 0 0 1
netname=R:A1
}
N 8500 57700 9900 57700 4
{
T 8500 57700 5 10 1 1 0 0 1
netname=R:A5
}
N 7700 58000 9900 58000 4
{
T 7800 58000 5 10 1 1 0 0 1
netname=WRITE_ENABLE_RESET
}
N 14700 45200 16100 45200 4
{
T 15600 45200 5 10 1 1 0 0 1
netname=R:A7
}
N 14700 56500 16100 56500 4
{
T 15600 56500 5 10 1 1 0 0 1
netname=C:D3
}
N 14700 56200 16100 56200 4
{
T 15600 56200 5 10 1 1 0 0 1
netname=C:D1
}
N 14700 53800 16100 53800 4
{
T 15600 53800 5 10 1 1 0 0 1
netname=C:A0
}
N 14700 57400 16100 57400 4
{
T 15600 57400 5 10 1 1 0 0 1
netname=C:A6
}
N 14700 54400 16100 54400 4
{
T 15600 54400 5 10 1 1 0 0 1
netname=C:D4
}
N 14700 53200 16100 53200 4
{
T 15600 53200 5 10 1 1 0 0 1
netname=C:A2
}
N 14700 52300 16100 52300 4
{
T 15500 52300 5 10 1 1 0 0 1
netname=C:S4#
}
N 14700 55600 16100 55600 4
{
T 15600 55600 5 10 1 1 0 0 1
netname=C:D2
}
N 14700 55900 16100 55900 4
{
T 15500 55900 5 10 1 1 0 0 1
netname=C:A12
}
N 14700 54100 16100 54100 4
{
T 15600 54100 5 10 1 1 0 0 1
netname=C:A7
}
N 14700 56800 16100 56800 4
{
T 15600 56800 5 10 1 1 0 0 1
netname=C:D0
}
N 14700 53500 16100 53500 4
{
T 15600 53500 5 10 1 1 0 0 1
netname=C:A5
}
N 14700 57700 16100 57700 4
{
T 15600 57700 5 10 1 1 0 0 1
netname=C:A1
}
N 14700 52600 16100 52600 4
{
T 15600 52600 5 10 1 1 0 0 1
netname=C:A3
}
N 14700 52900 16100 52900 4
{
T 15600 52900 5 10 1 1 0 0 1
netname=C:A4
}
N 14700 54700 16100 54700 4
{
T 15600 54700 5 10 1 1 0 0 1
netname=C:A8
}
N 14700 48400 16100 48400 4
{
T 15500 48400 5 10 1 1 0 0 1
netname=R:D5
}
N 14700 48100 16100 48100 4
{
T 15500 48100 5 10 1 1 0 0 1
netname=R:D3
}
N 14700 49900 16100 49900 4
{
T 15500 49900 5 10 1 1 0 0 1
netname=R:A11
}
N 14700 49600 16100 49600 4
{
T 15500 49600 5 10 1 1 0 0 1
netname=R:OE#
}
N 14700 49300 16100 49300 4
{
T 15500 49300 5 10 1 1 0 0 1
netname=R:A10
}
N 14700 49000 16100 49000 4
{
T 15500 49000 5 10 1 1 0 0 1
netname=R:D7
}
N 14700 48700 16100 48700 4
{
T 15500 48700 5 10 1 1 0 0 1
netname=R:D6
}
N 8500 50800 9900 50800 4
{
T 8500 50800 5 10 1 1 0 0 1
netname=U:D7
}
N 8500 48100 9900 48100 4
{
T 8500 48100 5 10 1 1 0 0 1
netname=C:CCTL#
}
N 8500 51400 9900 51400 4
{
T 8500 51400 5 10 1 1 0 0 1
netname=U:D0
}
N 8500 48400 9900 48400 4
{
T 8500 48400 5 10 1 1 0 0 1
netname=C:FI2
}
N 8500 48700 9900 48700 4
{
T 8500 48700 5 10 1 1 0 0 1
netname=C:R/W
}
N 8500 51700 9900 51700 4
{
T 8500 51700 5 10 1 1 0 0 1
netname=U:D1
}
N 14700 51400 16100 51400 4
{
T 15600 51400 5 10 1 1 0 0 1
netname=R:A8
}
N 14700 57100 16100 57100 4
{
T 15600 57100 5 10 1 1 0 0 1
netname=C:D7
}
N 8500 49300 9900 49300 4
{
T 8500 49300 5 10 1 1 0 0 1
netname=DBG1
}
N 8500 49000 9900 49000 4
{
T 8500 49000 5 10 1 1 0 0 1
netname=DBG0
}
N 8500 47800 9900 47800 4
{
T 8500 47800 5 10 1 1 0 0 1
netname=C:A10
}
N 8500 47500 9900 47500 4
{
T 8500 47500 5 10 1 1 0 0 1
netname=C:S5#
}
N 8500 46900 9900 46900 4
{
T 8500 46900 5 10 1 1 0 0 1
netname=C:D6
}
N 8500 47200 9900 47200 4
{
T 8500 47200 5 10 1 1 0 0 1
netname=C:A11
}
N 8500 57100 9900 57100 4
{
T 8500 57100 5 10 1 1 0 0 1
netname=R:A3
}
N 14700 46400 16300 46400 4
{
T 14800 46400 5 10 1 1 0 0 1
netname=CART_FI2_COPY
}
N 14700 46100 16100 46100 4
{
T 15600 46100 5 10 1 1 0 0 1
netname=R:D4
}
N 8500 52600 9900 52600 4
{
T 8500 52600 5 10 1 1 0 0 1
netname=U:D6
}
N 8500 55600 9900 55600 4
{
T 8500 55600 5 10 1 1 0 0 1
netname=R:D1
}
N 8500 53500 9900 53500 4
{
T 8500 53500 5 10 1 1 0 0 1
netname=U:D5
}
N 20500 60100 20500 61200 4
N 22300 44400 22500 44400 4
N 22500 44400 22500 44600 4
C 9900 44200 1 0 0 XC95144XL-TQ100-1.sym
{
T 10200 58400 5 10 1 1 0 0 1
refdes=U4
T 13500 58400 5 10 1 1 0 0 1
device=XC95144XL-TQ100
T 10200 59000 5 10 0 0 0 0 1
footprint=TQFP100_14
}
N 16100 51100 14700 51100 4
{
T 15600 51100 5 10 1 1 0 0 1
netname=R:A9
}
N 18000 55300 19200 55300 4
{
T 18100 55300 5 10 1 1 0 0 1
netname=R:A14
}
N 8300 45500 9900 45500 4
{
T 9400 45500 5 10 1 1 0 0 1
netname=TDI
}
N 8900 44900 9900 44900 4
{
T 9400 44900 5 10 1 1 0 0 1
netname=TMS
}
N 8000 45800 9900 45800 4
{
T 9400 45800 5 10 1 1 0 0 1
netname=TCK
}
N 8600 45200 9900 45200 4
{
T 9400 45200 5 10 1 1 0 0 1
netname=TDO
}
C 19300 47000 1 90 0 5V-plus-1.sym
N 19300 47200 19800 47200 4
N 19300 46800 19800 46800 4
C 19700 44400 1 0 0 5V-plus-1.sym
C 20300 61200 1 0 0 5V-plus-1.sym
C 29400 46000 1 0 0 connector10-1.sym
{
T 31300 49000 5 10 0 0 0 0 1
device=CONNECTOR_10
T 29400 46000 5 10 0 0 0 0 1
footprint=DS1031-09_10pin
T 29500 49200 5 10 1 1 0 0 1
refdes=CONN7
}
N 31100 48000 32600 48000 4
{
T 31800 48000 5 10 1 1 0 0 1
netname=SWC
}
N 31100 48600 32600 48600 4
{
T 31800 48600 5 10 1 1 0 0 1
netname=SWD
}
C 32600 47900 1 0 0 resistor-2.sym
{
T 33000 48250 5 10 0 0 0 0 1
device=RESISTOR
T 32600 47900 5 10 0 1 0 0 1
footprint=0805
T 32500 48050 5 10 1 1 0 0 1
refdes=R7
T 33400 48050 5 10 1 1 0 0 1
value=10 k
}
C 32600 48500 1 0 0 resistor-2.sym
{
T 33000 48850 5 10 0 0 0 0 1
device=RESISTOR
T 32600 48500 5 10 0 1 0 0 1
footprint=0805
T 32500 48650 5 10 1 1 0 0 1
refdes=R8
T 33400 48650 5 10 1 1 0 0 1
value=10 k
}
C 34400 47900 1 90 0 gnd-1.sym
C 34100 48800 1 270 0 3.3V-plus-1.sym
N 34100 48600 33500 48600 4
N 34100 48000 33500 48000 4
C 31600 46400 1 90 0 gnd-1.sym
C 31600 48200 1 90 0 gnd-1.sym
N 31300 48300 31100 48300 4
N 31300 46500 31100 46500 4
N 31100 46200 32600 46200 4
{
T 31800 46200 5 10 1 1 0 0 1
netname=RST
}
C 31300 49100 1 270 0 3.3V-plus-1.sym
N 31300 48900 31100 48900 4
C 31600 47600 1 90 0 gnd-1.sym
N 31300 47700 31100 47700 4
C 37300 47100 1 90 0 gnd-1.sym
C 39700 47000 1 270 0 3.3V-plus-1.sym
N 37000 47600 37900 47600 4
{
T 37200 47600 5 10 1 1 0 0 1
netname=MOSI
}
N 37000 45600 37900 45600 4
{
T 37200 45600 5 10 1 1 0 0 1
netname=MISO
}
N 37000 46400 37900 46400 4
{
T 37200 46400 5 10 1 1 0 0 1
netname=SCK
}
C 38900 43700 1 0 0 resistor-2.sym
{
T 39300 44050 5 10 0 0 0 0 1
device=RESISTOR
T 38900 43700 5 10 0 1 0 0 1
footprint=0805
T 38800 43850 5 10 1 1 0 0 1
refdes=R9
T 39700 43850 5 10 1 1 0 0 1
value=2.2 k
}
N 38900 43800 37000 43800 4
C 40400 43700 1 90 0 gnd-1.sym
N 39800 43800 40100 43800 4
N 40300 44200 37000 44200 4
{
T 40300 44200 5 10 1 1 0 6 1
netname=WRITE_PROTECTION
}
N 40300 43400 37000 43400 4
{
T 40200 43400 5 10 1 1 0 6 1
netname=CARD_DETECT
}
C 38600 46700 1 0 0 inductor-1.sym
{
T 38800 47200 5 10 0 0 0 0 1
device=INDUCTOR
T 38800 47400 5 10 0 0 0 0 1
symversion=0.1
T 38600 46700 5 10 0 0 0 0 1
footprint=0805
T 38800 47000 5 10 1 1 0 0 1
refdes=L2
}
C 38200 46600 1 270 0 capacitor-4.sym
{
T 39300 46400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 38900 46400 5 10 0 0 270 0 1
symversion=0.1
T 38200 46600 5 10 0 0 0 0 1
footprint=EIA B
T 38700 46200 5 10 1 1 0 0 1
refdes=C3
T 38700 46000 5 10 1 1 0 0 1
value=10 uF
}
C 38300 45400 1 0 0 gnd-1.sym
N 37000 46800 38600 46800 4
N 38400 46600 38400 46800 4
N 39500 46800 39700 46800 4
N 37000 48000 37900 48000 4
{
T 37200 48000 5 10 1 1 0 0 1
netname=CS
}
C 27400 50700 1 0 0 LPC1114FBD48-1.sym
{
T 27700 61300 5 10 0 0 0 0 1
footprint=LQFP48_7
T 27700 60500 5 10 1 1 0 0 1
device=LPC1114FBD48
T 34800 60500 5 10 1 1 0 0 1
refdes=U5
}
C 27100 50400 1 0 0 gnd-1.sym
N 27200 50700 27200 51200 4
N 27200 50900 27400 50900 4
N 27200 51200 27400 51200 4
C 26600 53500 1 0 0 3.3V-plus-1.sym
C 25300 53100 1 0 0 capacitor-1.sym
{
T 25500 53800 5 10 0 0 0 0 1
device=CAPACITOR
T 25500 54000 5 10 0 0 0 0 1
symversion=0.1
T 25300 53100 5 10 0 0 0 0 1
footprint=0805
T 25300 53400 5 10 1 1 0 0 1
refdes=C6
T 26000 53400 5 10 1 1 0 0 1
value=100 nF
}
C 25300 52300 1 0 0 capacitor-1.sym
{
T 25500 53000 5 10 0 0 0 0 1
device=CAPACITOR
T 25500 53200 5 10 0 0 0 0 1
symversion=0.1
T 25300 52300 5 10 0 0 0 0 1
footprint=0805
T 25300 52600 5 10 1 1 0 0 1
refdes=C7
T 26000 52600 5 10 1 1 0 0 1
value=100 nF
}
C 25000 53400 1 270 0 gnd-1.sym
C 25000 52600 1 270 0 gnd-1.sym
N 26200 53300 27400 53300 4
N 27400 52500 26200 52500 4
N 26800 53300 26800 53500 4
N 26800 53300 26800 52500 4
C 27000 54900 1 90 0 crystal-1.sym
{
T 26500 55100 5 10 0 0 90 0 1
device=CRYSTAL
T 26300 55100 5 10 0 0 90 0 1
symversion=0.1
T 27000 54900 5 10 0 0 0 0 1
footprint=HC49-SMT
T 26700 55400 5 10 1 1 180 0 1
refdes=U6
T 26700 55200 5 10 1 1 180 0 1
value=12 MHz
}
C 25300 55600 1 0 0 capacitor-1.sym
{
T 25500 56300 5 10 0 0 0 0 1
device=CAPACITOR
T 25500 56500 5 10 0 0 0 0 1
symversion=0.1
T 25300 55600 5 10 0 0 0 0 1
footprint=0805
T 25300 55900 5 10 1 1 0 0 1
refdes=C2
T 26000 55900 5 10 1 1 0 0 1
value=27 pF
}
C 25300 54500 1 0 0 capacitor-1.sym
{
T 25500 55200 5 10 0 0 0 0 1
device=CAPACITOR
T 25500 55400 5 10 0 0 0 0 1
symversion=0.1
T 25300 54500 5 10 0 0 0 0 1
footprint=0805
T 25300 54800 5 10 1 1 0 0 1
refdes=C8
T 26000 54800 5 10 1 1 0 0 1
value=27 pF
}
C 25000 55900 1 270 0 gnd-1.sym
C 25000 54800 1 270 0 gnd-1.sym
N 26200 54700 27400 54700 4
N 26900 54700 26900 54900 4
N 26200 55800 27400 55800 4
N 26900 55800 26900 55600 4
C 25000 60100 1 0 0 resistor-2.sym
{
T 25400 60450 5 10 0 0 0 0 1
device=RESISTOR
T 25000 60100 5 10 0 1 0 0 1
footprint=0805
T 24900 60250 5 10 1 1 0 0 1
refdes=R2
T 25800 60250 5 10 1 1 0 0 1
value=10 k
}
C 23800 60500 1 0 0 3.3V-plus-1.sym
N 24000 60200 25000 60200 4
N 24000 58700 24000 60500 4
N 25900 60200 27400 60200 4
{
T 26600 60200 5 10 1 1 0 0 1
netname=RST
}
N 35300 59300 36600 59300 4
{
T 35500 59300 5 10 1 1 0 0 1
netname=SWD
}
N 26500 57200 27400 57200 4
{
T 26700 57200 5 10 1 1 0 0 1
netname=SWC
}
C 25000 59800 1 0 0 resistor-2.sym
{
T 25400 60150 5 10 0 0 0 0 1
device=RESISTOR
T 25000 59800 5 10 0 1 0 0 1
footprint=0805
T 24900 59950 5 10 1 1 0 0 1
refdes=R1
T 25800 59950 5 10 1 1 0 0 1
value=10 k
}
N 24000 59900 25000 59900 4
N 25900 59900 27400 59900 4
{
T 26600 59900 5 10 1 1 0 0 1
netname=CLKO
}
N 26500 57800 27400 57800 4
{
T 26700 57800 5 10 1 1 0 0 1
netname=MISO
}
N 26500 57500 27400 57500 4
{
T 26700 57500 5 10 1 1 0 0 1
netname=MOSI
}
N 35300 53000 36200 53000 4
{
T 35500 53000 5 10 1 1 0 0 1
netname=SCK
}
N 35300 57200 36200 57200 4
{
T 35500 57200 5 10 1 1 0 0 1
netname=CS
}
N 35300 58400 36600 58400 4
{
T 35500 58400 5 10 1 1 0 0 1
netname=RXD
}
N 35300 58100 36600 58100 4
{
T 35500 58100 5 10 1 1 0 0 1
netname=TXD
}
C 27900 43300 1 180 0 led-2.sym
{
T 27800 42700 5 10 0 0 180 0 1
device=LED
T 27900 43300 5 10 0 0 270 0 1
footprint=0805
T 27000 43200 5 10 1 1 0 0 1
refdes=D1
T 27600 43200 5 10 1 1 0 0 1
value=red
}
C 25600 43100 1 0 0 resistor-2.sym
{
T 26000 43450 5 10 0 0 0 0 1
device=RESISTOR
T 25600 43100 5 10 0 1 0 0 1
footprint=0805
T 25500 43200 5 10 1 1 0 0 1
refdes=R3
T 26400 43200 5 10 1 1 0 0 1
value=470
}
C 28400 43800 1 0 0 3.3V-plus-1.sym
C 27900 43600 1 180 0 led-2.sym
{
T 27800 43000 5 10 0 0 180 0 1
device=LED
T 27900 43600 5 10 0 0 270 0 1
footprint=0805
T 27000 43500 5 10 1 1 0 0 1
refdes=D2
T 27600 43500 5 10 1 1 0 0 1
value=yellow
}
C 25600 43400 1 0 0 resistor-2.sym
{
T 26000 43750 5 10 0 0 0 0 1
device=RESISTOR
T 25600 43400 5 10 0 1 0 0 1
footprint=0805
T 25500 43500 5 10 1 1 0 0 1
refdes=R4
T 26400 43500 5 10 1 1 0 0 1
value=470
}
N 28600 43200 28600 43800 4
N 28600 43200 27900 43200 4
N 27000 43200 26500 43200 4
N 24600 43500 25600 43500 4
{
T 24800 43500 5 10 1 1 0 0 1
netname=LED2
}
N 26500 43500 27000 43500 4
N 27900 43500 28600 43500 4
N 25600 43200 24600 43200 4
{
T 24800 43200 5 10 1 1 0 0 1
netname=LED1
}
C 18600 43600 1 0 1 connector2-2.sym
{
T 17900 44900 5 10 1 1 0 0 1
refdes=CONN1
T 18300 44850 5 10 0 0 0 6 1
device=CONNECTOR_2
T 18300 45050 5 10 0 0 0 6 1
footprint=JUMPER2
}
C 18800 43400 1 0 0 gnd-1.sym
N 18900 43700 18900 44000 4
N 18900 44000 18600 44000 4
C 4400 43200 1 0 0 Xilinx_JTAG-1.sym
{
T 4400 46300 5 10 0 0 0 0 1
footprint=JUMPER6
T 4400 45900 5 10 1 1 0 0 1
device=Xilinx_JTAG
T 4400 46100 5 10 1 1 0 0 1
refdes=CONN3
}
C 5900 45700 1 0 1 3.3V-plus-1.sym
N 5700 45700 5700 45500 4
N 5300 45500 7700 45500 4
C 5800 45200 1 90 1 gnd-1.sym
N 5500 45100 5300 45100 4
N 8000 45800 8000 44700 4
N 8600 44300 8600 45200 4
N 8300 43900 8300 45500 4
N 8900 43500 8900 44900 4
C 6500 43400 1 0 0 resistor-2.sym
{
T 6900 43750 5 10 0 0 0 0 1
device=RESISTOR
T 6500 43400 5 10 0 1 0 0 1
footprint=0805
T 6300 43550 5 10 1 1 0 0 1
refdes=R5
T 7300 43550 5 10 1 1 0 0 1
value=100
}
C 6500 43800 1 0 0 resistor-2.sym
{
T 6900 44150 5 10 0 0 0 0 1
device=RESISTOR
T 6500 43800 5 10 0 1 0 0 1
footprint=0805
T 6300 43950 5 10 1 1 0 0 1
refdes=R6
T 7300 43950 5 10 1 1 0 0 1
value=100
}
C 6500 44200 1 0 0 resistor-2.sym
{
T 6900 44550 5 10 0 0 0 0 1
device=RESISTOR
T 6500 44200 5 10 0 1 0 0 1
footprint=0805
T 6300 44350 5 10 1 1 0 0 1
refdes=R10
T 7300 44350 5 10 1 1 0 0 1
value=100
}
C 6500 44600 1 0 0 resistor-2.sym
{
T 6900 44950 5 10 0 0 0 0 1
device=RESISTOR
T 6500 44600 5 10 0 1 0 0 1
footprint=0805
T 6300 44750 5 10 1 1 0 0 1
refdes=R11
T 7300 44750 5 10 1 1 0 0 1
value=100
}
N 5300 44700 6500 44700 4
N 5300 44300 6500 44300 4
N 5300 43900 6500 43900 4
N 5300 43500 6500 43500 4
N 7400 43500 8900 43500 4
N 8300 43900 7400 43900 4
N 7400 44300 8600 44300 4
N 8000 44700 7400 44700 4
N 10800 59600 10800 59400 4
N 10000 59400 10000 59600 4
N 19800 46400 18600 46400 4
{
T 18700 46400 5 10 1 1 0 0 1
netname=C:CCTL#
}
C 6500 45000 1 0 0 resistor-2.sym
{
T 6900 45350 5 10 0 0 0 0 1
device=RESISTOR
T 6500 45000 5 10 0 1 0 0 1
footprint=0805
T 6300 45150 5 10 1 1 0 0 1
refdes=R12
T 7300 45150 5 10 1 1 0 0 1
value=10 k
}
N 6500 45100 6100 45100 4
N 6100 45100 6100 44700 4
N 7400 45100 7700 45100 4
N 7700 45100 7700 45500 4
N 8500 55000 9900 55000 4
{
T 8500 55000 5 10 1 1 0 0 1
netname=U:D3
}
C 26900 48200 1 90 0 3.3V-plus-1.sym
C 26600 48100 1 270 0 gnd-1.sym
N 25800 47600 27100 47600 4
{
T 26000 47600 5 10 1 1 0 0 1
netname=RXD
}
N 25800 47200 27100 47200 4
{
T 26000 47200 5 10 1 1 0 0 1
netname=TXD
}
N 35300 58700 36600 58700 4
{
T 35500 58700 5 10 1 1 0 0 1
netname=LED2
}
N 36300 51500 35300 51500 4
{
T 35500 51500 5 10 1 1 0 0 1
netname=LED1
}
N 35300 53300 36900 53300 4
{
T 35500 53300 5 10 1 1 0 0 1
netname=CARD_DETECT
}
N 25200 56900 27400 56900 4
{
T 25300 56900 5 10 1 1 0 0 1
netname=WRITE_PROTECTION
}
N 35300 55700 36200 55700 4
{
T 35500 55700 5 10 1 1 0 0 1
netname=U:D2
}
N 5100 48900 6500 48900 4
{
T 5800 48900 5 10 1 1 0 0 1
netname=DBG0
}
N 5100 48500 6500 48500 4
{
T 5800 48500 5 10 1 1 0 0 1
netname=DBG1
}
C 5400 47400 1 90 1 gnd-1.sym
N 35300 55100 36200 55100 4
{
T 35500 55100 5 10 1 1 0 0 1
netname=U:D4
}
N 35300 56000 36200 56000 4
{
T 35500 56000 5 10 1 1 0 0 1
netname=U:D1
}
N 35300 54200 36200 54200 4
{
T 35500 54200 5 10 1 1 0 0 1
netname=U:D7
}
N 35300 56300 36200 56300 4
{
T 35500 56300 5 10 1 1 0 0 1
netname=U:D0
}
N 35300 54500 36200 54500 4
{
T 35500 54500 5 10 1 1 0 0 1
netname=U:D6
}
N 35300 54800 36200 54800 4
{
T 35500 54800 5 10 1 1 0 0 1
netname=U:D5
}
N 35300 55400 36200 55400 4
{
T 35500 55400 5 10 1 1 0 0 1
netname=U:D3
}
N 25400 59000 27400 59000 4
{
T 26000 59000 5 10 1 1 0 0 1
netname=SET_ADDR_LO
}
N 25400 58700 27400 58700 4
{
T 26000 58700 5 10 1 1 0 0 1
netname=SET_ADDR_HI
}
N 8500 50500 9900 50500 4
{
T 8500 50500 5 10 1 1 0 0 1
netname=SET_ADDR_HI
}
N 8500 52300 9900 52300 4
{
T 8500 52300 5 10 1 1 0 0 1
netname=SET_ADDR_LO
}
N 25900 58400 27400 58400 4
{
T 26000 58400 5 10 1 1 0 0 1
netname=STROBE_ADDR
}
N 14700 47000 16100 47000 4
{
T 14700 47000 5 10 1 1 0 0 1
netname=STROBE_ADDR
}
N 35300 53600 36900 53600 4
{
T 35500 53600 5 10 1 1 0 0 1
netname=AUX5
}
N 8500 54100 9900 54100 4
{
T 8500 54100 5 10 1 1 0 0 1
netname=AUX5
}
N 36300 51800 35300 51800 4
{
T 35500 51800 5 10 1 1 0 0 1
netname=U:ACK
}
N 9900 54400 8500 54400 4
{
T 8500 54400 5 10 1 1 0 0 1
netname=U:ACK
}
N 35300 53900 36900 53900 4
{
T 35500 53900 5 10 1 1 0 0 1
netname=AUX4
}
N 8500 51100 9900 51100 4
{
T 8500 51100 5 10 1 1 0 0 1
netname=AUX4
}
N 25900 58100 27400 58100 4
{
T 26000 58100 5 10 1 1 0 0 1
netname=READ
}
N 8400 53800 9900 53800 4
{
T 8500 53800 5 10 1 1 0 0 1
netname=READ
}
N 25900 59300 27400 59300 4
{
T 26000 59300 5 10 1 1 0 0 1
netname=AUX3
}
N 8500 52000 9900 52000 4
{
T 8500 52000 5 10 1 1 0 0 1
netname=AUX3
}
N 35300 57800 36200 57800 4
{
T 35500 57800 5 10 1 1 0 0 1
netname=AUX0
}
N 8500 50200 9900 50200 4
{
T 8500 50200 5 10 1 1 0 0 1
netname=U:WRITE
}
C 5100 46900 1 0 1 connector5-2.sym
{
T 4400 49400 5 10 1 1 0 0 1
refdes=CONN6
T 4800 49350 5 10 0 0 0 6 1
device=CONNECTOR_5
T 4800 49550 5 10 0 0 0 6 1
footprint=JUMPER5
}
N 5100 48100 6500 48100 4
{
T 5800 48100 5 10 1 1 0 0 1
netname=AUX0
}
N 5100 47700 6500 47700 4
{
T 5800 47700 5 10 1 1 0 0 1
netname=AUX1
}
N 8500 49600 9900 49600 4
{
T 8500 49600 5 10 1 1 0 0 1
netname=AUX0
}
N 8500 49900 9900 49900 4
{
T 8500 49900 5 10 1 1 0 0 1
netname=AUX1
}
N 25900 59600 27400 59600 4
{
T 26600 59600 5 10 1 1 0 0 1
netname=AUX1
}
N 35300 57500 36600 57500 4
{
T 35500 57500 5 10 1 1 0 0 1
netname=U:WRITE
}
C 32600 47300 1 0 0 resistor-2.sym
{
T 33000 47650 5 10 0 0 0 0 1
device=RESISTOR
T 32600 47300 5 10 0 1 0 0 1
footprint=0805
T 32400 47450 5 10 1 1 0 0 1
refdes=R13
T 33400 47450 5 10 1 1 0 0 1
value=10 k
}
C 34100 47600 1 270 0 3.3V-plus-1.sym
N 33500 47400 34100 47400 4
N 32600 47400 31100 47400 4
C 31600 47000 1 90 0 gnd-1.sym
N 31300 47100 31100 47100 4
C 24500 58900 1 0 0 resistor-2.sym
{
T 24900 59250 5 10 0 0 0 0 1
device=RESISTOR
T 24500 58900 5 10 0 1 0 0 1
footprint=0805
T 24300 59050 5 10 1 1 0 0 1
refdes=R14
T 25300 59050 5 10 1 1 0 0 1
value=10 k
}
C 24500 58600 1 0 0 resistor-2.sym
{
T 24900 58950 5 10 0 0 0 0 1
device=RESISTOR
T 24500 58600 5 10 0 1 0 0 1
footprint=0805
T 24300 58750 5 10 1 1 0 0 1
refdes=R15
T 25300 58750 5 10 1 1 0 0 1
value=10 k
}
N 24500 59000 24000 59000 4
N 24500 58700 24000 58700 4
N 14700 46700 16100 46700 4
{
T 15500 46700 5 10 1 1 0 0 1
netname=CLKO
}
N 35300 51200 37700 51200 4
{
T 35500 51200 5 10 1 1 0 0 1
netname=WRITE_ENABLE_RESET
}
C 27100 46000 1 0 0 connector6-2.sym
{
T 27800 48900 5 10 1 1 0 6 1
refdes=CONN8
T 27400 48850 5 10 0 0 0 0 1
device=CONNECTOR_6
T 27400 49050 5 10 0 0 0 0 1
footprint=JUMPER6
}
N 25800 46800 27100 46800 4
{
T 26000 46800 5 10 1 1 0 0 1
netname=RST
}
N 24600 46400 25900 46400 4
{
T 24800 46400 5 10 1 1 0 0 1
netname=CLKO
}
C 25900 46300 1 0 0 resistor-2.sym
{
T 26300 46650 5 10 0 0 0 0 1
device=RESISTOR
T 25900 46300 5 10 0 1 0 0 1
footprint=0805
T 25700 46450 5 10 1 1 0 0 1
refdes=R16
T 26700 46450 5 10 1 1 0 0 1
value=0
}
N 26800 46400 27100 46400 4
C 31200 42800 1 0 0 connector5-2.sym
{
T 31900 45300 5 10 1 1 0 6 1
refdes=CONN4
T 31500 45250 5 10 0 0 0 0 1
device=CONNECTOR_5
T 31500 45450 5 10 0 0 0 0 1
footprint=JUMPER5
}
C 30700 44900 1 270 0 gnd-1.sym
N 31000 44800 31200 44800 4
N 30300 44400 31200 44400 4
{
T 30500 44400 5 10 1 1 0 0 1
netname=MISO
}
N 30300 44000 31200 44000 4
{
T 30500 44000 5 10 1 1 0 0 1
netname=MOSI
}
N 30300 43600 31200 43600 4
{
T 30500 43600 5 10 1 1 0 0 1
netname=CS
}
N 30300 43200 31200 43200 4
{
T 30500 43200 5 10 1 1 0 0 1
netname=SCK
}
N 14700 51700 16100 51700 4
{
T 15500 51700 5 10 1 1 0 0 1
netname=R:A13
}
N 14700 52000 16100 52000 4
{
T 15400 52000 5 10 1 1 0 0 1
netname=R:WE#
}
C 35200 43200 1 0 0 SD_MMC_Card_Socket.sym
{
T 35200 48300 5 10 1 1 0 0 1
refdes=CONN9
T 35200 48500 5 10 1 1 0 0 1
device=SD/MMC Card Socket
T 35200 43200 5 10 0 0 0 0 1
footprint=SD_Card_Socket
}
C 37300 45900 1 90 0 gnd-1.sym
T 16400 46400 9 10 1 0 0 0 1
Φ2 (clock input)
N 22000 51600 21800 51600 4
N 26900 48400 27100 48400 4
N 26900 48000 27100 48000 4
C 19300 46600 1 90 0 3.3V-plus-1.sym
C 22000 52200 1 270 0 3.3V-plus-1.sym
N 22000 52000 21800 52000 4
