# A-simple-MIPS-architecture-CPU
A simple MIPS five-stage pipeline CPU implements 31 MIPS instructions.
