
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019e0 <.init>:
  4019e0:	stp	x29, x30, [sp, #-16]!
  4019e4:	mov	x29, sp
  4019e8:	bl	4034a8 <ferror@plt+0x1598>
  4019ec:	ldp	x29, x30, [sp], #16
  4019f0:	ret

Disassembly of section .plt:

0000000000401a00 <memcpy@plt-0x20>:
  401a00:	stp	x16, x30, [sp, #-16]!
  401a04:	adrp	x16, 419000 <ferror@plt+0x170f0>
  401a08:	ldr	x17, [x16, #4088]
  401a0c:	add	x16, x16, #0xff8
  401a10:	br	x17
  401a14:	nop
  401a18:	nop
  401a1c:	nop

0000000000401a20 <memcpy@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a24:	ldr	x17, [x16]
  401a28:	add	x16, x16, #0x0
  401a2c:	br	x17

0000000000401a30 <tcflush@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a34:	ldr	x17, [x16, #8]
  401a38:	add	x16, x16, #0x8
  401a3c:	br	x17

0000000000401a40 <_exit@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a44:	ldr	x17, [x16, #16]
  401a48:	add	x16, x16, #0x10
  401a4c:	br	x17

0000000000401a50 <strtoul@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a54:	ldr	x17, [x16, #24]
  401a58:	add	x16, x16, #0x18
  401a5c:	br	x17

0000000000401a60 <strlen@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a64:	ldr	x17, [x16, #32]
  401a68:	add	x16, x16, #0x20
  401a6c:	br	x17

0000000000401a70 <fputs@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a74:	ldr	x17, [x16, #40]
  401a78:	add	x16, x16, #0x28
  401a7c:	br	x17

0000000000401a80 <exit@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a84:	ldr	x17, [x16, #48]
  401a88:	add	x16, x16, #0x30
  401a8c:	br	x17

0000000000401a90 <dup@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a94:	ldr	x17, [x16, #56]
  401a98:	add	x16, x16, #0x38
  401a9c:	br	x17

0000000000401aa0 <strtoll@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401aa4:	ldr	x17, [x16, #64]
  401aa8:	add	x16, x16, #0x40
  401aac:	br	x17

0000000000401ab0 <strtod@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ab4:	ldr	x17, [x16, #72]
  401ab8:	add	x16, x16, #0x48
  401abc:	br	x17

0000000000401ac0 <localtime_r@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ac4:	ldr	x17, [x16, #80]
  401ac8:	add	x16, x16, #0x50
  401acc:	br	x17

0000000000401ad0 <setenv@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ad4:	ldr	x17, [x16, #88]
  401ad8:	add	x16, x16, #0x58
  401adc:	br	x17

0000000000401ae0 <putc@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ae4:	ldr	x17, [x16, #96]
  401ae8:	add	x16, x16, #0x60
  401aec:	br	x17

0000000000401af0 <strftime@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401af4:	ldr	x17, [x16, #104]
  401af8:	add	x16, x16, #0x68
  401afc:	br	x17

0000000000401b00 <__cxa_atexit@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b04:	ldr	x17, [x16, #112]
  401b08:	add	x16, x16, #0x70
  401b0c:	br	x17

0000000000401b10 <fputc@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b14:	ldr	x17, [x16, #120]
  401b18:	add	x16, x16, #0x78
  401b1c:	br	x17

0000000000401b20 <ctime@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b24:	ldr	x17, [x16, #128]
  401b28:	add	x16, x16, #0x80
  401b2c:	br	x17

0000000000401b30 <strptime@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b34:	ldr	x17, [x16, #136]
  401b38:	add	x16, x16, #0x88
  401b3c:	br	x17

0000000000401b40 <__fpending@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b44:	ldr	x17, [x16, #144]
  401b48:	add	x16, x16, #0x90
  401b4c:	br	x17

0000000000401b50 <snprintf@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b54:	ldr	x17, [x16, #152]
  401b58:	add	x16, x16, #0x98
  401b5c:	br	x17

0000000000401b60 <localeconv@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b64:	ldr	x17, [x16, #160]
  401b68:	add	x16, x16, #0xa0
  401b6c:	br	x17

0000000000401b70 <stpcpy@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b74:	ldr	x17, [x16, #168]
  401b78:	add	x16, x16, #0xa8
  401b7c:	br	x17

0000000000401b80 <fileno@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b84:	ldr	x17, [x16, #176]
  401b88:	add	x16, x16, #0xb0
  401b8c:	br	x17

0000000000401b90 <localtime@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b94:	ldr	x17, [x16, #184]
  401b98:	add	x16, x16, #0xb8
  401b9c:	br	x17

0000000000401ba0 <fclose@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ba4:	ldr	x17, [x16, #192]
  401ba8:	add	x16, x16, #0xc0
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bb4:	ldr	x17, [x16, #200]
  401bb8:	add	x16, x16, #0xc8
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bc4:	ldr	x17, [x16, #208]
  401bc8:	add	x16, x16, #0xd0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bd4:	ldr	x17, [x16, #216]
  401bd8:	add	x16, x16, #0xd8
  401bdc:	br	x17

0000000000401be0 <open@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401be4:	ldr	x17, [x16, #224]
  401be8:	add	x16, x16, #0xe0
  401bec:	br	x17

0000000000401bf0 <poll@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bf4:	ldr	x17, [x16, #232]
  401bf8:	add	x16, x16, #0xe8
  401bfc:	br	x17

0000000000401c00 <tzset@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c04:	ldr	x17, [x16, #240]
  401c08:	add	x16, x16, #0xf0
  401c0c:	br	x17

0000000000401c10 <__strtol_internal@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c14:	ldr	x17, [x16, #248]
  401c18:	add	x16, x16, #0xf8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c24:	ldr	x17, [x16, #256]
  401c28:	add	x16, x16, #0x100
  401c2c:	br	x17

0000000000401c30 <bindtextdomain@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c34:	ldr	x17, [x16, #264]
  401c38:	add	x16, x16, #0x108
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c44:	ldr	x17, [x16, #272]
  401c48:	add	x16, x16, #0x110
  401c4c:	br	x17

0000000000401c50 <fgetc@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c54:	ldr	x17, [x16, #280]
  401c58:	add	x16, x16, #0x118
  401c5c:	br	x17

0000000000401c60 <memset@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c64:	ldr	x17, [x16, #288]
  401c68:	add	x16, x16, #0x120
  401c6c:	br	x17

0000000000401c70 <gettimeofday@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c74:	ldr	x17, [x16, #296]
  401c78:	add	x16, x16, #0x128
  401c7c:	br	x17

0000000000401c80 <gmtime_r@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c84:	ldr	x17, [x16, #304]
  401c88:	add	x16, x16, #0x130
  401c8c:	br	x17

0000000000401c90 <__strtoul_internal@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c94:	ldr	x17, [x16, #312]
  401c98:	add	x16, x16, #0x138
  401c9c:	br	x17

0000000000401ca0 <execv@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ca4:	ldr	x17, [x16, #320]
  401ca8:	add	x16, x16, #0x140
  401cac:	br	x17

0000000000401cb0 <gmtime@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cb4:	ldr	x17, [x16, #328]
  401cb8:	add	x16, x16, #0x148
  401cbc:	br	x17

0000000000401cc0 <realloc@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cc4:	ldr	x17, [x16, #336]
  401cc8:	add	x16, x16, #0x150
  401ccc:	br	x17

0000000000401cd0 <strdup@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cd4:	ldr	x17, [x16, #344]
  401cd8:	add	x16, x16, #0x158
  401cdc:	br	x17

0000000000401ce0 <close@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ce4:	ldr	x17, [x16, #352]
  401ce8:	add	x16, x16, #0x160
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cf4:	ldr	x17, [x16, #360]
  401cf8:	add	x16, x16, #0x168
  401cfc:	br	x17

0000000000401d00 <mktime@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d04:	ldr	x17, [x16, #368]
  401d08:	add	x16, x16, #0x170
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d14:	ldr	x17, [x16, #376]
  401d18:	add	x16, x16, #0x178
  401d1c:	br	x17

0000000000401d20 <access@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d24:	ldr	x17, [x16, #384]
  401d28:	add	x16, x16, #0x180
  401d2c:	br	x17

0000000000401d30 <textdomain@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d34:	ldr	x17, [x16, #392]
  401d38:	add	x16, x16, #0x188
  401d3c:	br	x17

0000000000401d40 <getopt_long@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d44:	ldr	x17, [x16, #400]
  401d48:	add	x16, x16, #0x190
  401d4c:	br	x17

0000000000401d50 <strcmp@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d54:	ldr	x17, [x16, #408]
  401d58:	add	x16, x16, #0x198
  401d5c:	br	x17

0000000000401d60 <warn@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d64:	ldr	x17, [x16, #416]
  401d68:	add	x16, x16, #0x1a0
  401d6c:	br	x17

0000000000401d70 <__ctype_b_loc@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d74:	ldr	x17, [x16, #424]
  401d78:	add	x16, x16, #0x1a8
  401d7c:	br	x17

0000000000401d80 <strtol@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d84:	ldr	x17, [x16, #432]
  401d88:	add	x16, x16, #0x1b0
  401d8c:	br	x17

0000000000401d90 <free@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d94:	ldr	x17, [x16, #440]
  401d98:	add	x16, x16, #0x1b8
  401d9c:	br	x17

0000000000401da0 <sync@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401da4:	ldr	x17, [x16, #448]
  401da8:	add	x16, x16, #0x1c0
  401dac:	br	x17

0000000000401db0 <strncasecmp@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401db4:	ldr	x17, [x16, #456]
  401db8:	add	x16, x16, #0x1c8
  401dbc:	br	x17

0000000000401dc0 <nanosleep@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401dc4:	ldr	x17, [x16, #464]
  401dc8:	add	x16, x16, #0x1d0
  401dcc:	br	x17

0000000000401dd0 <vasprintf@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401dd4:	ldr	x17, [x16, #472]
  401dd8:	add	x16, x16, #0x1d8
  401ddc:	br	x17

0000000000401de0 <strndup@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401de4:	ldr	x17, [x16, #480]
  401de8:	add	x16, x16, #0x1e0
  401dec:	br	x17

0000000000401df0 <strspn@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401df4:	ldr	x17, [x16, #488]
  401df8:	add	x16, x16, #0x1e8
  401dfc:	br	x17

0000000000401e00 <strchr@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e04:	ldr	x17, [x16, #496]
  401e08:	add	x16, x16, #0x1f0
  401e0c:	br	x17

0000000000401e10 <fflush@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e14:	ldr	x17, [x16, #504]
  401e18:	add	x16, x16, #0x1f8
  401e1c:	br	x17

0000000000401e20 <warnx@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e24:	ldr	x17, [x16, #512]
  401e28:	add	x16, x16, #0x200
  401e2c:	br	x17

0000000000401e30 <read@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e34:	ldr	x17, [x16, #520]
  401e38:	add	x16, x16, #0x208
  401e3c:	br	x17

0000000000401e40 <isatty@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e44:	ldr	x17, [x16, #528]
  401e48:	add	x16, x16, #0x210
  401e4c:	br	x17

0000000000401e50 <asctime@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e54:	ldr	x17, [x16, #536]
  401e58:	add	x16, x16, #0x218
  401e5c:	br	x17

0000000000401e60 <dcgettext@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e64:	ldr	x17, [x16, #544]
  401e68:	add	x16, x16, #0x220
  401e6c:	br	x17

0000000000401e70 <errx@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e74:	ldr	x17, [x16, #552]
  401e78:	add	x16, x16, #0x228
  401e7c:	br	x17

0000000000401e80 <strcspn@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e84:	ldr	x17, [x16, #560]
  401e88:	add	x16, x16, #0x230
  401e8c:	br	x17

0000000000401e90 <printf@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e94:	ldr	x17, [x16, #568]
  401e98:	add	x16, x16, #0x238
  401e9c:	br	x17

0000000000401ea0 <__assert_fail@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ea4:	ldr	x17, [x16, #576]
  401ea8:	add	x16, x16, #0x240
  401eac:	br	x17

0000000000401eb0 <__errno_location@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401eb4:	ldr	x17, [x16, #584]
  401eb8:	add	x16, x16, #0x248
  401ebc:	br	x17

0000000000401ec0 <fprintf@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ec4:	ldr	x17, [x16, #592]
  401ec8:	add	x16, x16, #0x250
  401ecc:	br	x17

0000000000401ed0 <fgets@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ed4:	ldr	x17, [x16, #600]
  401ed8:	add	x16, x16, #0x258
  401edc:	br	x17

0000000000401ee0 <err@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ee4:	ldr	x17, [x16, #608]
  401ee8:	add	x16, x16, #0x260
  401eec:	br	x17

0000000000401ef0 <ioctl@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ef4:	ldr	x17, [x16, #616]
  401ef8:	add	x16, x16, #0x268
  401efc:	br	x17

0000000000401f00 <setlocale@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401f04:	ldr	x17, [x16, #624]
  401f08:	add	x16, x16, #0x270
  401f0c:	br	x17

0000000000401f10 <ferror@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401f14:	ldr	x17, [x16, #632]
  401f18:	add	x16, x16, #0x278
  401f1c:	br	x17

Disassembly of section .text:

0000000000401f20 <.text>:
  401f20:	stp	x29, x30, [sp, #-496]!
  401f24:	adrp	x2, 407000 <ferror@plt+0x50f0>
  401f28:	add	x2, x2, #0x150
  401f2c:	mov	x29, sp
  401f30:	stp	xzr, xzr, [sp, #192]
  401f34:	stp	x19, x20, [sp, #16]
  401f38:	adrp	x19, 407000 <ferror@plt+0x50f0>
  401f3c:	add	x19, x19, #0x190
  401f40:	stp	x21, x22, [sp, #32]
  401f44:	mov	w22, w0
  401f48:	mov	x21, x1
  401f4c:	mov	w0, #0x6                   	// #6
  401f50:	adrp	x1, 407000 <ferror@plt+0x50f0>
  401f54:	add	x1, x1, #0x748
  401f58:	stp	x23, x24, [sp, #48]
  401f5c:	adrp	x24, 407000 <ferror@plt+0x50f0>
  401f60:	add	x24, x24, #0x158
  401f64:	stp	x25, x26, [sp, #64]
  401f68:	adrp	x20, 407000 <ferror@plt+0x50f0>
  401f6c:	stp	x27, x28, [sp, #80]
  401f70:	adrp	x25, 407000 <ferror@plt+0x50f0>
  401f74:	adrp	x26, 407000 <ferror@plt+0x50f0>
  401f78:	str	wzr, [sp, #104]
  401f7c:	add	x25, x25, #0x140
  401f80:	str	xzr, [sp, #112]
  401f84:	add	x20, x20, #0x6c0
  401f88:	str	xzr, [sp, #128]
  401f8c:	add	x26, x26, #0x278
  401f90:	str	wzr, [sp, #136]
  401f94:	mov	w23, #0x5                   	// #5
  401f98:	str	x2, [sp, #184]
  401f9c:	str	x24, [sp, #200]
  401fa0:	stp	xzr, xzr, [sp, #208]
  401fa4:	stp	xzr, xzr, [sp, #224]
  401fa8:	bl	401f00 <setlocale@plt>
  401fac:	mov	x0, x19
  401fb0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  401fb4:	add	x1, x1, #0x178
  401fb8:	bl	401c30 <bindtextdomain@plt>
  401fbc:	mov	x0, x19
  401fc0:	adrp	x19, 407000 <ferror@plt+0x50f0>
  401fc4:	add	x19, x19, #0xcd0
  401fc8:	bl	401d30 <textdomain@plt>
  401fcc:	adrp	x0, 403000 <ferror@plt+0x10f0>
  401fd0:	add	x0, x0, #0x660
  401fd4:	bl	4070c8 <ferror@plt+0x51b8>
  401fd8:	mov	x3, x19
  401fdc:	mov	x2, x20
  401fe0:	mov	x1, x21
  401fe4:	mov	w0, w22
  401fe8:	mov	x4, #0x0                   	// #0
  401fec:	bl	401d40 <getopt_long@plt>
  401ff0:	cmn	w0, #0x1
  401ff4:	b.eq	402770 <ferror@plt+0x860>  // b.none
  401ff8:	cmp	w0, #0x60
  401ffc:	b.le	40204c <ferror@plt+0x13c>
  402000:	add	x2, sp, #0x80
  402004:	add	x28, x19, #0x1e0
  402008:	ldr	w1, [x28]
  40200c:	mov	x3, x28
  402010:	cmp	w1, #0x0
  402014:	ccmp	w0, w1, #0x1, ne  // ne = any
  402018:	b.lt	402038 <ferror@plt+0x128>  // b.tstop
  40201c:	cmp	w0, w1
  402020:	b.eq	40207c <ferror@plt+0x16c>  // b.none
  402024:	ldr	w1, [x3, #4]!
  402028:	cmp	w1, #0x0
  40202c:	ccmp	w0, w1, #0x1, ne  // ne = any
  402030:	b.ge	40201c <ferror@plt+0x10c>  // b.tcont
  402034:	nop
  402038:	ldr	w1, [x28, #64]!
  40203c:	add	x2, x2, #0x4
  402040:	cmp	w1, #0x0
  402044:	ccmp	w0, w1, #0x1, ne  // ne = any
  402048:	b.ge	402008 <ferror@plt+0xf8>  // b.tcont
  40204c:	cmp	w0, #0x6e
  402050:	b.eq	4026b8 <ferror@plt+0x7a8>  // b.none
  402054:	b.gt	402170 <ferror@plt+0x260>
  402058:	cmp	w0, #0x64
  40205c:	b.eq	4026ac <ferror@plt+0x79c>  // b.none
  402060:	b.gt	40215c <ferror@plt+0x24c>
  402064:	cmp	w0, #0x56
  402068:	b.eq	40267c <ferror@plt+0x76c>  // b.none
  40206c:	cmp	w0, #0x61
  402070:	b.ne	402144 <ferror@plt+0x234>  // b.any
  402074:	str	wzr, [sp, #208]
  402078:	b	401fd8 <ferror@plt+0xc8>
  40207c:	ldr	w1, [x2]
  402080:	cbnz	w1, 4020a0 <ferror@plt+0x190>
  402084:	ldr	w1, [x28, #64]!
  402088:	add	x2, x2, #0x4
  40208c:	stur	w0, [x2, #-4]
  402090:	cmp	w1, #0x0
  402094:	ccmp	w0, w1, #0x1, ne  // ne = any
  402098:	b.ge	402008 <ferror@plt+0xf8>  // b.tcont
  40209c:	b	40204c <ferror@plt+0x13c>
  4020a0:	cmp	w0, w1
  4020a4:	b.eq	402038 <ferror@plt+0x128>  // b.none
  4020a8:	adrp	x21, 41a000 <ferror@plt+0x180f0>
  4020ac:	mov	w2, #0x5                   	// #5
  4020b0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4020b4:	mov	x0, #0x0                   	// #0
  4020b8:	ldr	x20, [x21, #664]
  4020bc:	add	x1, x1, #0x1a0
  4020c0:	bl	401e60 <dcgettext@plt>
  4020c4:	adrp	x22, 407000 <ferror@plt+0x50f0>
  4020c8:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4020cc:	mov	x1, x0
  4020d0:	add	x22, x22, #0xc40
  4020d4:	mov	x0, x20
  4020d8:	ldr	x2, [x2, #704]
  4020dc:	adrp	x20, 407000 <ferror@plt+0x50f0>
  4020e0:	add	x20, x20, #0x138
  4020e4:	mov	x24, #0x0                   	// #0
  4020e8:	adrp	x23, 407000 <ferror@plt+0x50f0>
  4020ec:	bl	401ec0 <fprintf@plt>
  4020f0:	ldr	w3, [x28, x24]
  4020f4:	cbz	w3, 402130 <ferror@plt+0x220>
  4020f8:	mov	x2, x20
  4020fc:	mov	x0, x19
  402100:	b	40210c <ferror@plt+0x1fc>
  402104:	ldr	x2, [x0, #32]!
  402108:	cbz	x2, 402c8c <ferror@plt+0xd7c>
  40210c:	ldr	w1, [x0, #24]
  402110:	cmp	w3, w1
  402114:	b.ne	402104 <ferror@plt+0x1f4>  // b.any
  402118:	ldr	x0, [x21, #664]
  40211c:	mov	x1, x22
  402120:	bl	401ec0 <fprintf@plt>
  402124:	add	x24, x24, #0x4
  402128:	cmp	x24, #0x3c
  40212c:	b.ne	4020f0 <ferror@plt+0x1e0>  // b.any
  402130:	ldr	x1, [x21, #664]
  402134:	mov	w0, #0xa                   	// #10
  402138:	bl	401b10 <fputc@plt>
  40213c:	mov	w0, #0x1                   	// #1
  402140:	bl	401a80 <exit@plt>
  402144:	cmp	w0, #0x41
  402148:	b.ne	40320c <ferror@plt+0x12fc>  // b.any
  40214c:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402150:	ldr	x0, [x0, #672]
  402154:	str	x0, [sp, #200]
  402158:	b	401fd8 <ferror@plt+0xc8>
  40215c:	cmp	w0, #0x6c
  402160:	b.ne	402198 <ferror@plt+0x288>  // b.any
  402164:	mov	w0, #0x2                   	// #2
  402168:	str	w0, [sp, #208]
  40216c:	b	401fd8 <ferror@plt+0xc8>
  402170:	cmp	w0, #0x76
  402174:	b.eq	40266c <ferror@plt+0x75c>  // b.none
  402178:	b.gt	40257c <ferror@plt+0x66c>
  40217c:	cmp	w0, #0x74
  402180:	b.eq	40263c <ferror@plt+0x72c>  // b.none
  402184:	cmp	w0, #0x75
  402188:	b.ne	402544 <ferror@plt+0x634>  // b.any
  40218c:	mov	w0, #0x1                   	// #1
  402190:	str	w0, [sp, #208]
  402194:	b	401fd8 <ferror@plt+0xc8>
  402198:	cmp	w0, #0x6d
  40219c:	b.ne	4022d0 <ferror@plt+0x3c0>  // b.any
  4021a0:	ldr	x27, [sp, #192]
  4021a4:	adrp	x28, 41a000 <ferror@plt+0x180f0>
  4021a8:	ldr	x23, [x28, #672]
  4021ac:	cbnz	x27, 4022c4 <ferror@plt+0x3b4>
  4021b0:	mov	x2, #0xf0                  	// #240
  4021b4:	mov	w1, #0x0                   	// #0
  4021b8:	add	x0, sp, #0x100
  4021bc:	stp	xzr, xzr, [sp, #240]
  4021c0:	bl	401c60 <memset@plt>
  4021c4:	mov	w1, #0x0                   	// #0
  4021c8:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4021cc:	add	x0, x0, #0x1d0
  4021d0:	bl	401be0 <open@plt>
  4021d4:	str	w0, [sp, #108]
  4021d8:	tbnz	w0, #31, 40222c <ferror@plt+0x31c>
  4021dc:	mov	x2, #0xff                  	// #255
  4021e0:	add	x1, sp, #0xf0
  4021e4:	bl	401e30 <read@plt>
  4021e8:	mov	x2, x0
  4021ec:	ldr	w3, [sp, #108]
  4021f0:	cmp	x0, #0x0
  4021f4:	b.le	402f08 <ferror@plt+0xff8>
  4021f8:	add	x0, sp, #0xf0
  4021fc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402200:	add	x1, x1, #0x1e8
  402204:	str	w3, [sp, #108]
  402208:	strb	wzr, [x0, x2]
  40220c:	bl	4068a8 <ferror@plt+0x4998>
  402210:	ldr	w3, [sp, #108]
  402214:	mov	x1, x0
  402218:	str	x1, [sp, #192]
  40221c:	mov	w0, w3
  402220:	bl	401ce0 <close@plt>
  402224:	ldr	x27, [sp, #192]
  402228:	cbnz	x27, 4022c4 <ferror@plt+0x3b4>
  40222c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402230:	mov	x0, x23
  402234:	add	x1, x1, #0x210
  402238:	bl	401d50 <strcmp@plt>
  40223c:	cbz	w0, 4030a4 <ferror@plt+0x1194>
  402240:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402244:	mov	x0, x23
  402248:	add	x1, x1, #0x218
  40224c:	bl	401d50 <strcmp@plt>
  402250:	cbz	w0, 4030cc <ferror@plt+0x11bc>
  402254:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402258:	mov	x0, x23
  40225c:	add	x1, x1, #0x220
  402260:	bl	401d50 <strcmp@plt>
  402264:	cbz	w0, 4030d4 <ferror@plt+0x11c4>
  402268:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40226c:	mov	x0, x23
  402270:	add	x1, x1, #0x228
  402274:	bl	401d50 <strcmp@plt>
  402278:	cbz	w0, 4030dc <ferror@plt+0x11cc>
  40227c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402280:	mov	x0, x23
  402284:	add	x1, x1, #0x230
  402288:	bl	401d50 <strcmp@plt>
  40228c:	cbz	w0, 4030e4 <ferror@plt+0x11d4>
  402290:	mov	w2, #0x5                   	// #5
  402294:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402298:	mov	x0, #0x0                   	// #0
  40229c:	add	x1, x1, #0x238
  4022a0:	bl	401e60 <dcgettext@plt>
  4022a4:	mov	x1, x0
  4022a8:	ldr	x2, [x28, #672]
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	bl	401e70 <errx@plt>
  4022b4:	mov	x0, x23
  4022b8:	bl	401d50 <strcmp@plt>
  4022bc:	cbz	w0, 402760 <ferror@plt+0x850>
  4022c0:	add	x27, x27, #0x8
  4022c4:	ldr	x1, [x27]
  4022c8:	cbnz	x1, 4022b4 <ferror@plt+0x3a4>
  4022cc:	b	40222c <ferror@plt+0x31c>
  4022d0:	cmp	w0, #0x68
  4022d4:	b.ne	40320c <ferror@plt+0x12fc>  // b.any
  4022d8:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	ldr	x19, [x3, #688]
  4022ec:	add	x1, x1, #0x2d0
  4022f0:	bl	401e60 <dcgettext@plt>
  4022f4:	mov	x1, x19
  4022f8:	bl	401a70 <fputs@plt>
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402304:	mov	x0, #0x0                   	// #0
  402308:	add	x1, x1, #0x2e0
  40230c:	bl	401e60 <dcgettext@plt>
  402310:	mov	x1, x0
  402314:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  402318:	mov	x0, x19
  40231c:	ldr	x2, [x2, #704]
  402320:	bl	401ec0 <fprintf@plt>
  402324:	mov	x1, x19
  402328:	mov	w0, #0xa                   	// #10
  40232c:	bl	401b10 <fputc@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0x2f0
  402340:	bl	401e60 <dcgettext@plt>
  402344:	mov	x1, x19
  402348:	bl	401a70 <fputs@plt>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402354:	mov	x0, #0x0                   	// #0
  402358:	add	x1, x1, #0x330
  40235c:	bl	401e60 <dcgettext@plt>
  402360:	mov	x1, x19
  402364:	bl	401a70 <fputs@plt>
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402370:	mov	x0, #0x0                   	// #0
  402374:	add	x1, x1, #0x340
  402378:	bl	401e60 <dcgettext@plt>
  40237c:	mov	x1, x19
  402380:	bl	401a70 <fputs@plt>
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40238c:	mov	x0, #0x0                   	// #0
  402390:	add	x1, x1, #0x390
  402394:	bl	401e60 <dcgettext@plt>
  402398:	mov	x1, x0
  40239c:	mov	x2, x24
  4023a0:	mov	x0, x19
  4023a4:	bl	401ec0 <fprintf@plt>
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	add	x1, x1, #0x400
  4023b8:	bl	401e60 <dcgettext@plt>
  4023bc:	mov	x1, x19
  4023c0:	bl	401a70 <fputs@plt>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4023cc:	mov	x0, #0x0                   	// #0
  4023d0:	add	x1, x1, #0x440
  4023d4:	bl	401e60 <dcgettext@plt>
  4023d8:	mov	x1, x19
  4023dc:	bl	401a70 <fputs@plt>
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	add	x1, x1, #0x480
  4023f0:	bl	401e60 <dcgettext@plt>
  4023f4:	mov	x1, x19
  4023f8:	bl	401a70 <fputs@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402404:	mov	x0, #0x0                   	// #0
  402408:	add	x1, x1, #0x4b8
  40240c:	bl	401e60 <dcgettext@plt>
  402410:	mov	x1, x19
  402414:	bl	401a70 <fputs@plt>
  402418:	mov	w2, #0x5                   	// #5
  40241c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402420:	mov	x0, #0x0                   	// #0
  402424:	add	x1, x1, #0x4f0
  402428:	bl	401e60 <dcgettext@plt>
  40242c:	mov	x1, x19
  402430:	bl	401a70 <fputs@plt>
  402434:	mov	w2, #0x5                   	// #5
  402438:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40243c:	mov	x0, #0x0                   	// #0
  402440:	add	x1, x1, #0x520
  402444:	bl	401e60 <dcgettext@plt>
  402448:	mov	x1, x19
  40244c:	bl	401a70 <fputs@plt>
  402450:	mov	w2, #0x5                   	// #5
  402454:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402458:	mov	x0, #0x0                   	// #0
  40245c:	add	x1, x1, #0x558
  402460:	bl	401e60 <dcgettext@plt>
  402464:	mov	x1, x19
  402468:	bl	401a70 <fputs@plt>
  40246c:	mov	w2, #0x5                   	// #5
  402470:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402474:	mov	x0, #0x0                   	// #0
  402478:	add	x1, x1, #0x588
  40247c:	bl	401e60 <dcgettext@plt>
  402480:	mov	x1, x19
  402484:	bl	401a70 <fputs@plt>
  402488:	mov	w2, #0x5                   	// #5
  40248c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402490:	mov	x0, #0x0                   	// #0
  402494:	add	x1, x1, #0x5b0
  402498:	bl	401e60 <dcgettext@plt>
  40249c:	mov	x1, x19
  4024a0:	bl	401a70 <fputs@plt>
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4024ac:	mov	x0, #0x0                   	// #0
  4024b0:	add	x1, x1, #0x5d8
  4024b4:	bl	401e60 <dcgettext@plt>
  4024b8:	mov	x1, x19
  4024bc:	bl	401a70 <fputs@plt>
  4024c0:	mov	x1, x19
  4024c4:	mov	w0, #0xa                   	// #10
  4024c8:	bl	401b10 <fputc@plt>
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4024d4:	mov	x0, #0x0                   	// #0
  4024d8:	add	x1, x1, #0x608
  4024dc:	bl	401e60 <dcgettext@plt>
  4024e0:	mov	x19, x0
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	add	x1, x1, #0x620
  4024f4:	bl	401e60 <dcgettext@plt>
  4024f8:	mov	x4, x0
  4024fc:	adrp	x3, 407000 <ferror@plt+0x50f0>
  402500:	add	x3, x3, #0x630
  402504:	mov	x2, x19
  402508:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40250c:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402510:	add	x1, x1, #0x640
  402514:	add	x0, x0, #0x650
  402518:	bl	401e90 <printf@plt>
  40251c:	mov	w2, #0x5                   	// #5
  402520:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402524:	mov	x0, #0x0                   	// #0
  402528:	add	x1, x1, #0x668
  40252c:	bl	401e60 <dcgettext@plt>
  402530:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402534:	add	x1, x1, #0x688
  402538:	bl	401e90 <printf@plt>
  40253c:	mov	w0, #0x0                   	// #0
  402540:	bl	401a80 <exit@plt>
  402544:	cmp	w0, #0x73
  402548:	b.ne	40320c <ferror@plt+0x12fc>  // b.any
  40254c:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402558:	mov	x0, #0x0                   	// #0
  40255c:	ldr	x27, [x3, #672]
  402560:	add	x1, x1, #0x258
  402564:	bl	401e60 <dcgettext@plt>
  402568:	mov	x1, x0
  40256c:	mov	x0, x27
  402570:	bl	403fd8 <ferror@plt+0x20c8>
  402574:	str	w0, [sp, #104]
  402578:	b	401fd8 <ferror@plt+0xc8>
  40257c:	cmp	w0, #0x80
  402580:	b.ne	4025b4 <ferror@plt+0x6a4>  // b.any
  402584:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402588:	add	x28, x0, #0x2a0
  40258c:	add	x1, sp, #0xf0
  402590:	ldr	x0, [x0, #672]
  402594:	bl	405870 <ferror@plt+0x3960>
  402598:	tbnz	w0, #31, 4033c8 <ferror@plt+0x14b8>
  40259c:	ldr	x0, [sp, #240]
  4025a0:	mov	x1, #0x4240                	// #16960
  4025a4:	movk	x1, #0xf, lsl #16
  4025a8:	udiv	x0, x0, x1
  4025ac:	str	x0, [sp, #112]
  4025b0:	b	401fd8 <ferror@plt+0xc8>
  4025b4:	cmp	w0, #0x81
  4025b8:	b.ne	40320c <ferror@plt+0x12fc>  // b.any
  4025bc:	ldr	x20, [sp, #192]
  4025c0:	cbz	x20, 4026c8 <ferror@plt+0x7b8>
  4025c4:	ldr	x1, [x20]
  4025c8:	adrp	x21, 407000 <ferror@plt+0x50f0>
  4025cc:	add	x21, x21, #0x208
  4025d0:	cbz	x1, 4025e8 <ferror@plt+0x6d8>
  4025d4:	nop
  4025d8:	mov	x0, x21
  4025dc:	bl	401e90 <printf@plt>
  4025e0:	ldr	x1, [x20, #8]!
  4025e4:	cbnz	x1, 4025d8 <ferror@plt+0x6c8>
  4025e8:	add	x19, x19, #0x2a0
  4025ec:	mov	x20, #0x0                   	// #0
  4025f0:	ldr	x1, [x19, x20, lsl #3]
  4025f4:	mov	x0, x21
  4025f8:	add	x20, x20, #0x1
  4025fc:	bl	401e90 <printf@plt>
  402600:	cmp	x20, #0x5
  402604:	b.ne	4025f0 <ferror@plt+0x6e0>  // b.any
  402608:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  40260c:	mov	w0, #0xa                   	// #10
  402610:	mov	w23, #0x0                   	// #0
  402614:	ldr	x1, [x1, #688]
  402618:	bl	401ae0 <putc@plt>
  40261c:	mov	w0, w23
  402620:	ldp	x19, x20, [sp, #16]
  402624:	ldp	x21, x22, [sp, #32]
  402628:	ldp	x23, x24, [sp, #48]
  40262c:	ldp	x25, x26, [sp, #64]
  402630:	ldp	x27, x28, [sp, #80]
  402634:	ldp	x29, x30, [sp], #496
  402638:	ret
  40263c:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  402640:	mov	w2, #0x5                   	// #5
  402644:	mov	x1, x26
  402648:	mov	x0, #0x0                   	// #0
  40264c:	ldr	x28, [x3, #672]
  402650:	bl	401e60 <dcgettext@plt>
  402654:	mov	x1, x0
  402658:	mov	x0, x28
  40265c:	bl	403fd8 <ferror@plt+0x20c8>
  402660:	mov	w0, w0
  402664:	str	x0, [sp, #112]
  402668:	b	401fd8 <ferror@plt+0xc8>
  40266c:	ldrb	w0, [sp, #232]
  402670:	orr	w0, w0, #0x1
  402674:	strb	w0, [sp, #232]
  402678:	b	401fd8 <ferror@plt+0xc8>
  40267c:	mov	w2, #0x5                   	// #5
  402680:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402684:	mov	x0, #0x0                   	// #0
  402688:	add	x1, x1, #0x2a8
  40268c:	bl	401e60 <dcgettext@plt>
  402690:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402694:	adrp	x2, 407000 <ferror@plt+0x50f0>
  402698:	add	x2, x2, #0x2b8
  40269c:	ldr	x1, [x1, #704]
  4026a0:	bl	401e90 <printf@plt>
  4026a4:	mov	w0, #0x0                   	// #0
  4026a8:	bl	401a80 <exit@plt>
  4026ac:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4026b0:	ldr	x25, [x0, #672]
  4026b4:	b	401fd8 <ferror@plt+0xc8>
  4026b8:	ldrb	w0, [sp, #232]
  4026bc:	orr	w0, w0, #0x2
  4026c0:	strb	w0, [sp, #232]
  4026c4:	b	401fd8 <ferror@plt+0xc8>
  4026c8:	mov	x2, #0xf0                  	// #240
  4026cc:	mov	w1, #0x0                   	// #0
  4026d0:	add	x0, sp, #0x100
  4026d4:	adrp	x21, 407000 <ferror@plt+0x50f0>
  4026d8:	add	x21, x21, #0x1d0
  4026dc:	stp	xzr, xzr, [sp, #240]
  4026e0:	bl	401c60 <memset@plt>
  4026e4:	mov	x0, x21
  4026e8:	mov	w1, #0x0                   	// #0
  4026ec:	bl	401be0 <open@plt>
  4026f0:	mov	w20, w0
  4026f4:	tbnz	w0, #31, 40273c <ferror@plt+0x82c>
  4026f8:	mov	x2, #0xff                  	// #255
  4026fc:	add	x1, sp, #0xf0
  402700:	bl	401e30 <read@plt>
  402704:	mov	x2, x0
  402708:	cmp	x0, #0x0
  40270c:	b.le	402f14 <ferror@plt+0x1004>
  402710:	add	x0, sp, #0xf0
  402714:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402718:	add	x1, x1, #0x1e8
  40271c:	strb	wzr, [x0, x2]
  402720:	bl	4068a8 <ferror@plt+0x4998>
  402724:	mov	x1, x0
  402728:	mov	w0, w20
  40272c:	str	x1, [sp, #192]
  402730:	bl	401ce0 <close@plt>
  402734:	ldr	x20, [sp, #192]
  402738:	cbnz	x20, 4025c4 <ferror@plt+0x6b4>
  40273c:	mov	w2, #0x5                   	// #5
  402740:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402744:	mov	x0, #0x0                   	// #0
  402748:	add	x1, x1, #0x1f0
  40274c:	bl	401e60 <dcgettext@plt>
  402750:	mov	x1, x0
  402754:	mov	x2, x21
  402758:	mov	w0, #0x1                   	// #1
  40275c:	bl	401e70 <errx@plt>
  402760:	mov	w23, #0x5                   	// #5
  402764:	ldr	x0, [x28, #672]
  402768:	str	x0, [sp, #184]
  40276c:	b	401fd8 <ferror@plt+0xc8>
  402770:	ldr	w0, [sp, #208]
  402774:	cbz	w0, 402d74 <ferror@plt+0xe64>
  402778:	ldrb	w0, [sp, #232]
  40277c:	tbz	w0, #0, 4027b0 <ferror@plt+0x8a0>
  402780:	ldr	w0, [sp, #208]
  402784:	cmp	w0, #0x1
  402788:	b.eq	402c0c <ferror@plt+0xcfc>  // b.none
  40278c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402790:	add	x1, x1, #0x750
  402794:	mov	w2, #0x5                   	// #5
  402798:	mov	x0, #0x0                   	// #0
  40279c:	bl	401e60 <dcgettext@plt>
  4027a0:	mov	x1, x0
  4027a4:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4027a8:	add	x0, x0, #0x200
  4027ac:	bl	401e90 <printf@plt>
  4027b0:	ldr	x0, [sp, #112]
  4027b4:	cmp	x0, #0x0
  4027b8:	ldr	w0, [sp, #104]
  4027bc:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4027c0:	b.ne	4027d0 <ferror@plt+0x8c0>  // b.any
  4027c4:	sub	w0, w23, #0x3
  4027c8:	cmp	w0, #0x1
  4027cc:	b.hi	40333c <ferror@plt+0x142c>  // b.pmore
  4027d0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4027d4:	mov	x0, x25
  4027d8:	add	x1, x1, #0x7b0
  4027dc:	str	xzr, [sp, #240]
  4027e0:	bl	403568 <ferror@plt+0x1658>
  4027e4:	cbz	x0, 402e34 <ferror@plt+0xf24>
  4027e8:	cbz	x25, 40343c <ferror@plt+0x152c>
  4027ec:	mov	x0, x25
  4027f0:	bl	401cd0 <strdup@plt>
  4027f4:	cbz	x0, 40342c <ferror@plt+0x151c>
  4027f8:	str	x0, [sp, #240]
  4027fc:	ldr	x0, [sp, #240]
  402800:	mov	w1, #0x80000               	// #524288
  402804:	bl	401be0 <open@plt>
  402808:	mov	w19, w0
  40280c:	tbnz	w0, #31, 4033ec <ferror@plt+0x14dc>
  402810:	ldr	x0, [sp, #240]
  402814:	sub	w20, w23, #0x1
  402818:	bl	401d90 <free@plt>
  40281c:	cmp	w20, #0x1
  402820:	b.ls	4028e0 <ferror@plt+0x9d0>  // b.plast
  402824:	mov	x0, x25
  402828:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40282c:	add	x1, x1, #0x810
  402830:	bl	403568 <ferror@plt+0x1658>
  402834:	cmp	x0, #0x0
  402838:	mov	x22, #0x5                   	// #5
  40283c:	csel	x3, xzr, x22, eq  // eq = none
  402840:	adrp	x2, 407000 <ferror@plt+0x50f0>
  402844:	add	x3, x25, x3
  402848:	add	x2, x2, #0x818
  40284c:	mov	x1, #0x80                  	// #128
  402850:	add	x0, sp, #0xf0
  402854:	bl	401b50 <snprintf@plt>
  402858:	add	x0, sp, #0xf0
  40285c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402860:	add	x1, x1, #0x6d8
  402864:	bl	401bb0 <fopen@plt>
  402868:	mov	x21, x0
  40286c:	cbz	x0, 4030ec <ferror@plt+0x11dc>
  402870:	mov	w1, #0x80                  	// #128
  402874:	mov	x2, x0
  402878:	add	x0, sp, #0xf0
  40287c:	bl	401ed0 <fgets@plt>
  402880:	mov	x1, x0
  402884:	mov	x0, x21
  402888:	mov	x21, x1
  40288c:	bl	401ba0 <fclose@plt>
  402890:	cbz	x21, 4028bc <ferror@plt+0x9ac>
  402894:	add	x0, sp, #0xf0
  402898:	mov	w1, #0xa                   	// #10
  40289c:	bl	401e00 <strchr@plt>
  4028a0:	cbz	x0, 4028bc <ferror@plt+0x9ac>
  4028a4:	strb	wzr, [x0]
  4028a8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4028ac:	add	x0, sp, #0xf0
  4028b0:	add	x1, x1, #0x850
  4028b4:	bl	401d50 <strcmp@plt>
  4028b8:	cbz	w0, 4028e0 <ferror@plt+0x9d0>
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4028c4:	mov	x0, #0x0                   	// #0
  4028c8:	add	x1, x1, #0x858
  4028cc:	bl	401e60 <dcgettext@plt>
  4028d0:	mov	x1, x0
  4028d4:	mov	x2, x25
  4028d8:	mov	w0, #0x1                   	// #1
  4028dc:	bl	401e70 <errx@plt>
  4028e0:	ldr	w21, [sp, #208]
  4028e4:	stp	xzr, xzr, [sp, #240]
  4028e8:	cmp	w21, #0x1
  4028ec:	stp	xzr, xzr, [sp, #256]
  4028f0:	stp	xzr, xzr, [sp, #272]
  4028f4:	str	xzr, [sp, #288]
  4028f8:	b.eq	402e8c <ferror@plt+0xf7c>  // b.none
  4028fc:	bl	401c00 <tzset@plt>
  402900:	mov	x1, #0x7009                	// #28681
  402904:	add	x2, sp, #0x90
  402908:	mov	w0, w19
  40290c:	movk	x1, #0x8024, lsl #16
  402910:	bl	401ef0 <ioctl@plt>
  402914:	tbnz	w0, #31, 4032e8 <ferror@plt+0x13d8>
  402918:	mov	x0, #0x0                   	// #0
  40291c:	bl	401bc0 <time@plt>
  402920:	str	x0, [sp, #216]
  402924:	cmn	x0, #0x1
  402928:	b.eq	403320 <ferror@plt+0x1410>  // b.none
  40292c:	ldr	q0, [sp, #144]
  402930:	mov	w1, #0xffffffff            	// #-1
  402934:	ldr	x2, [sp, #160]
  402938:	add	x0, sp, #0xf0
  40293c:	str	q0, [sp, #240]
  402940:	str	x2, [sp, #256]
  402944:	str	w1, [sp, #272]
  402948:	bl	401d00 <mktime@plt>
  40294c:	str	x0, [sp, #224]
  402950:	mov	x1, x0
  402954:	cmn	x0, #0x1
  402958:	b.eq	403304 <ferror@plt+0x13f4>  // b.none
  40295c:	ldrb	w0, [sp, #232]
  402960:	tbnz	w0, #0, 402cac <ferror@plt+0xd9c>
  402964:	sub	w0, w23, #0x3
  402968:	cmp	w0, #0x1
  40296c:	b.ls	402a9c <ferror@plt+0xb8c>  // b.plast
  402970:	ldr	x0, [sp, #112]
  402974:	cbnz	x0, 402bb4 <ferror@plt+0xca4>
  402978:	ldr	x1, [sp, #224]
  40297c:	ldr	w0, [sp, #104]
  402980:	add	x1, x1, w0, uxtw
  402984:	add	x1, x1, #0x1
  402988:	str	x1, [sp, #112]
  40298c:	add	x0, sp, #0x70
  402990:	stp	xzr, xzr, [sp, #240]
  402994:	stp	xzr, xzr, [sp, #256]
  402998:	str	xzr, [sp, #272]
  40299c:	bl	401b90 <localtime@plt>
  4029a0:	ldr	q0, [x0]
  4029a4:	mov	w3, #0xffffffff            	// #-1
  4029a8:	ldrb	w1, [sp, #232]
  4029ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4029b0:	mov	w5, #0x1                   	// #1
  4029b4:	stur	q0, [sp, #244]
  4029b8:	ldp	w4, w0, [x0, #16]
  4029bc:	strb	w5, [sp, #240]
  4029c0:	str	w4, [sp, #260]
  4029c4:	str	w0, [sp, #264]
  4029c8:	str	w3, [sp, #268]
  4029cc:	str	x2, [sp, #272]
  4029d0:	tbz	w1, #1, 402ed0 <ferror@plt+0xfc0>
  4029d4:	cmp	w20, #0x1
  4029d8:	b.ls	402e4c <ferror@plt+0xf3c>  // b.plast
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0xa08
  4029ec:	bl	401e60 <dcgettext@plt>
  4029f0:	mov	x20, x0
  4029f4:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4029f8:	add	x0, sp, #0x70
  4029fc:	ldr	x22, [sp, #184]
  402a00:	ldr	x21, [x1, #704]
  402a04:	bl	401b20 <ctime@plt>
  402a08:	mov	x3, x25
  402a0c:	mov	x4, x0
  402a10:	mov	x2, x22
  402a14:	mov	x1, x21
  402a18:	mov	x0, x20
  402a1c:	bl	401e90 <printf@plt>
  402a20:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402a24:	ldr	x0, [x0, #688]
  402a28:	bl	401e10 <fflush@plt>
  402a2c:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402a30:	mov	x1, #0x0                   	// #0
  402a34:	ldr	q0, [x0, #3248]
  402a38:	add	x0, sp, #0xf0
  402a3c:	str	q0, [sp, #240]
  402a40:	bl	401dc0 <nanosleep@plt>
  402a44:	cmp	w23, #0x2
  402a48:	b.ne	402a9c <ferror@plt+0xb8c>  // b.any
  402a4c:	ldrb	w0, [sp, #232]
  402a50:	tbnz	w0, #0, 402c44 <ferror@plt+0xd34>
  402a54:	tbnz	w0, #1, 402c84 <ferror@plt+0xd74>
  402a58:	adrp	x20, 407000 <ferror@plt+0x50f0>
  402a5c:	add	x20, x20, #0xb18
  402a60:	b	402a6c <ferror@plt+0xb5c>
  402a64:	ldr	x0, [sp, #240]
  402a68:	tbnz	w0, #5, 402c80 <ferror@plt+0xd70>
  402a6c:	add	x1, sp, #0xf0
  402a70:	mov	w0, w19
  402a74:	mov	x2, #0x8                   	// #8
  402a78:	bl	401e30 <read@plt>
  402a7c:	tbnz	w0, #31, 4031c0 <ferror@plt+0x12b0>
  402a80:	ldrb	w0, [sp, #232]
  402a84:	tbz	w0, #0, 402a64 <ferror@plt+0xb54>
  402a88:	ldr	x2, [sp, #240]
  402a8c:	mov	x1, x25
  402a90:	mov	x0, x20
  402a94:	bl	401e90 <printf@plt>
  402a98:	b	402a64 <ferror@plt+0xb54>
  402a9c:	cmp	w23, #0x2
  402aa0:	b.gt	402ad8 <ferror@plt+0xbc8>
  402aa4:	cbz	w23, 402fe0 <ferror@plt+0x10d0>
  402aa8:	cmp	w23, #0x1
  402aac:	b.ne	402f20 <ferror@plt+0x1010>  // b.any
  402ab0:	ldrb	w0, [sp, #232]
  402ab4:	tbnz	w0, #0, 402c64 <ferror@plt+0xd54>
  402ab8:	ldrb	w0, [sp, #232]
  402abc:	mov	w23, #0x0                   	// #0
  402ac0:	orr	w0, w0, #0x2
  402ac4:	strb	w0, [sp, #232]
  402ac8:	tbz	w0, #1, 402de0 <ferror@plt+0xed0>
  402acc:	mov	w0, w19
  402ad0:	bl	401ce0 <close@plt>
  402ad4:	b	40261c <ferror@plt+0x70c>
  402ad8:	cmp	w23, #0x3
  402adc:	b.eq	402fb4 <ferror@plt+0x10a4>  // b.none
  402ae0:	cmp	w23, #0x4
  402ae4:	b.ne	402f20 <ferror@plt+0x1010>  // b.any
  402ae8:	ldrb	w0, [sp, #232]
  402aec:	tbnz	w0, #0, 402c28 <ferror@plt+0xd18>
  402af0:	mov	x1, #0x7010                	// #28688
  402af4:	add	x2, sp, #0x90
  402af8:	mov	w0, w19
  402afc:	movk	x1, #0x8028, lsl #16
  402b00:	stp	xzr, xzr, [sp, #240]
  402b04:	stp	xzr, xzr, [sp, #256]
  402b08:	stp	xzr, xzr, [sp, #272]
  402b0c:	str	xzr, [sp, #288]
  402b10:	bl	401ef0 <ioctl@plt>
  402b14:	tbnz	w0, #31, 4033a8 <ferror@plt+0x1498>
  402b18:	ldrb	w23, [sp, #144]
  402b1c:	cmp	w23, #0x1
  402b20:	b.ne	403108 <ferror@plt+0x11f8>  // b.any
  402b24:	ldr	w1, [sp, #168]
  402b28:	cmn	w1, #0x1
  402b2c:	b.eq	403108 <ferror@plt+0x11f8>  // b.none
  402b30:	ldr	w3, [sp, #164]
  402b34:	mov	w2, #0xffffffff            	// #-1
  402b38:	ldur	q0, [sp, #148]
  402b3c:	add	x0, sp, #0xf0
  402b40:	str	w3, [sp, #256]
  402b44:	str	w1, [sp, #260]
  402b48:	str	q0, [sp, #240]
  402b4c:	str	w2, [sp, #272]
  402b50:	bl	401d00 <mktime@plt>
  402b54:	str	x0, [sp, #120]
  402b58:	mov	x4, x0
  402b5c:	cmn	x0, #0x1
  402b60:	b.eq	40338c <ferror@plt+0x147c>  // b.none
  402b64:	ldp	x3, x0, [sp, #216]
  402b68:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402b6c:	add	x1, x1, #0xbc0
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	mov	w23, #0x0                   	// #0
  402b78:	sub	x3, x3, x0
  402b7c:	mov	x0, #0x0                   	// #0
  402b80:	add	x3, x3, x4
  402b84:	str	x3, [sp, #120]
  402b88:	bl	401e60 <dcgettext@plt>
  402b8c:	mov	x20, x0
  402b90:	add	x0, sp, #0x78
  402b94:	bl	401b20 <ctime@plt>
  402b98:	mov	x1, x0
  402b9c:	mov	x0, x20
  402ba0:	bl	401e90 <printf@plt>
  402ba4:	ldrb	w0, [sp, #232]
  402ba8:	orr	w0, w0, #0x2
  402bac:	strb	w0, [sp, #232]
  402bb0:	b	402ac8 <ferror@plt+0xbb8>
  402bb4:	ldr	x1, [sp, #216]
  402bb8:	cmp	x0, x1
  402bbc:	b.lt	40335c <ferror@plt+0x144c>  // b.tstop
  402bc0:	ldr	x2, [sp, #224]
  402bc4:	sub	x1, x1, x2
  402bc8:	sub	x0, x0, x1
  402bcc:	str	x0, [sp, #112]
  402bd0:	b	40298c <ferror@plt+0xa7c>
  402bd4:	mov	x0, x20
  402bd8:	bl	401ba0 <fclose@plt>
  402bdc:	mov	w2, #0x5                   	// #5
  402be0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402be4:	mov	x0, #0x0                   	// #0
  402be8:	add	x1, x1, #0x718
  402bec:	bl	401e60 <dcgettext@plt>
  402bf0:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402bf4:	ldr	x1, [x1, #704]
  402bf8:	bl	401e90 <printf@plt>
  402bfc:	ldrb	w0, [sp, #232]
  402c00:	mov	w1, #0x1                   	// #1
  402c04:	str	w1, [sp, #208]
  402c08:	tbz	w0, #0, 4027b0 <ferror@plt+0x8a0>
  402c0c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402c10:	add	x1, x1, #0x738
  402c14:	mov	w2, #0x5                   	// #5
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	bl	401e60 <dcgettext@plt>
  402c20:	mov	x1, x0
  402c24:	b	4027a4 <ferror@plt+0x894>
  402c28:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402c2c:	add	x1, x1, #0xb50
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, #0x0                   	// #0
  402c38:	bl	401e60 <dcgettext@plt>
  402c3c:	bl	401e90 <printf@plt>
  402c40:	b	402af0 <ferror@plt+0xbe0>
  402c44:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402c48:	add	x1, x1, #0xae8
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	mov	x0, #0x0                   	// #0
  402c54:	bl	401e60 <dcgettext@plt>
  402c58:	bl	401e90 <printf@plt>
  402c5c:	ldrb	w0, [sp, #232]
  402c60:	b	402a54 <ferror@plt+0xb44>
  402c64:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402c68:	add	x1, x1, #0xa30
  402c6c:	mov	w2, #0x5                   	// #5
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	bl	401e60 <dcgettext@plt>
  402c78:	bl	401e90 <printf@plt>
  402c7c:	b	402ab8 <ferror@plt+0xba8>
  402c80:	ldrb	w0, [sp, #232]
  402c84:	mov	w23, #0x0                   	// #0
  402c88:	b	402ac8 <ferror@plt+0xbb8>
  402c8c:	sub	w0, w3, #0x21
  402c90:	cmp	w0, #0x5d
  402c94:	b.hi	402124 <ferror@plt+0x214>  // b.pmore
  402c98:	ldr	x0, [x21, #664]
  402c9c:	mov	w2, w3
  402ca0:	add	x1, x23, #0x1c8
  402ca4:	bl	401ec0 <fprintf@plt>
  402ca8:	b	402124 <ferror@plt+0x214>
  402cac:	ldr	x2, [sp, #216]
  402cb0:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402cb4:	add	x0, x0, #0x900
  402cb8:	sub	x1, x2, x1
  402cbc:	bl	401e90 <printf@plt>
  402cc0:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402cc4:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402cc8:	add	x0, x0, #0x910
  402ccc:	ldr	x1, [x1, #696]
  402cd0:	bl	401e90 <printf@plt>
  402cd4:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402cd8:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402cdc:	add	x1, x1, #0x2c8
  402ce0:	ldrsw	x2, [x0, #680]
  402ce4:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402ce8:	add	x0, x0, #0x920
  402cec:	ldr	x1, [x1, x2, lsl #3]
  402cf0:	bl	401e90 <printf@plt>
  402cf4:	add	x1, sp, #0xf0
  402cf8:	add	x0, sp, #0xe0
  402cfc:	bl	401c80 <gmtime_r@plt>
  402d00:	ldr	x21, [sp, #216]
  402d04:	add	x0, sp, #0xd8
  402d08:	bl	401cb0 <gmtime@plt>
  402d0c:	bl	401e50 <asctime@plt>
  402d10:	mov	x2, x0
  402d14:	mov	x1, x21
  402d18:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402d1c:	add	x0, x0, #0x930
  402d20:	bl	401e90 <printf@plt>
  402d24:	ldr	x21, [sp, #224]
  402d28:	add	x0, sp, #0xf0
  402d2c:	bl	401e50 <asctime@plt>
  402d30:	mov	x2, x0
  402d34:	mov	x1, x21
  402d38:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402d3c:	add	x0, x0, #0x950
  402d40:	bl	401e90 <printf@plt>
  402d44:	ldrb	w0, [sp, #232]
  402d48:	tbz	w0, #0, 402964 <ferror@plt+0xa54>
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	add	x1, x1, #0x970
  402d5c:	bl	401e60 <dcgettext@plt>
  402d60:	ldp	x2, x3, [sp, #216]
  402d64:	ldr	w4, [sp, #104]
  402d68:	ldr	x1, [sp, #112]
  402d6c:	bl	401e90 <printf@plt>
  402d70:	b	402964 <ferror@plt+0xa54>
  402d74:	ldr	x0, [sp, #200]
  402d78:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402d7c:	add	x1, x1, #0x6d8
  402d80:	bl	401bb0 <fopen@plt>
  402d84:	mov	x20, x0
  402d88:	cbz	x0, 402bdc <ferror@plt+0xccc>
  402d8c:	bl	4055c0 <ferror@plt+0x36b0>
  402d90:	cbnz	w0, 402bd4 <ferror@plt+0xcc4>
  402d94:	mov	x0, x20
  402d98:	bl	4055c0 <ferror@plt+0x36b0>
  402d9c:	cbnz	w0, 402bd4 <ferror@plt+0xcc4>
  402da0:	mov	x2, x20
  402da4:	add	x0, sp, #0xf0
  402da8:	mov	w1, #0x8                   	// #8
  402dac:	bl	401ed0 <fgets@plt>
  402db0:	cbz	x0, 402bd4 <ferror@plt+0xcc4>
  402db4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402db8:	add	x0, sp, #0xf0
  402dbc:	add	x1, x1, #0x6e0
  402dc0:	mov	x2, #0x3                   	// #3
  402dc4:	bl	401c20 <strncmp@plt>
  402dc8:	cbnz	w0, 403080 <ferror@plt+0x1170>
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	str	w0, [sp, #208]
  402dd4:	mov	x0, x20
  402dd8:	bl	401ba0 <fclose@plt>
  402ddc:	b	402778 <ferror@plt+0x868>
  402de0:	mov	x1, #0x7010                	// #28688
  402de4:	add	x2, sp, #0xf0
  402de8:	mov	w0, w19
  402dec:	movk	x1, #0x8028, lsl #16
  402df0:	bl	401ef0 <ioctl@plt>
  402df4:	tbnz	w0, #31, 4030ac <ferror@plt+0x119c>
  402df8:	mov	x1, #0x700f                	// #28687
  402dfc:	add	x2, sp, #0xf0
  402e00:	mov	w0, w19
  402e04:	movk	x1, #0x4028, lsl #16
  402e08:	strb	wzr, [sp, #240]
  402e0c:	bl	401ef0 <ioctl@plt>
  402e10:	tbz	w0, #31, 402acc <ferror@plt+0xbbc>
  402e14:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402e18:	add	x1, x1, #0xc18
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	w23, #0x1                   	// #1
  402e24:	mov	x0, #0x0                   	// #0
  402e28:	bl	401e60 <dcgettext@plt>
  402e2c:	bl	401d60 <warn@plt>
  402e30:	b	402acc <ferror@plt+0xbbc>
  402e34:	mov	x2, x25
  402e38:	add	x0, sp, #0xf0
  402e3c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402e40:	add	x1, x1, #0x108
  402e44:	bl	4035d0 <ferror@plt+0x16c0>
  402e48:	b	4027fc <ferror@plt+0x8ec>
  402e4c:	mov	w2, #0x5                   	// #5
  402e50:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402e54:	mov	x0, #0x0                   	// #0
  402e58:	add	x1, x1, #0x9e8
  402e5c:	bl	401e60 <dcgettext@plt>
  402e60:	mov	x20, x0
  402e64:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402e68:	add	x0, sp, #0x70
  402e6c:	ldr	x21, [x1, #704]
  402e70:	bl	401b20 <ctime@plt>
  402e74:	mov	x2, x25
  402e78:	mov	x3, x0
  402e7c:	mov	x1, x21
  402e80:	mov	x0, x20
  402e84:	bl	401e90 <printf@plt>
  402e88:	b	402a20 <ferror@plt+0xb10>
  402e8c:	adrp	x22, 407000 <ferror@plt+0x50f0>
  402e90:	add	x22, x22, #0x880
  402e94:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402e98:	mov	x0, x22
  402e9c:	mov	w2, w21
  402ea0:	add	x1, x1, #0x6e0
  402ea4:	bl	401ad0 <setenv@plt>
  402ea8:	cbz	w0, 4028fc <ferror@plt+0x9ec>
  402eac:	mov	w2, #0x5                   	// #5
  402eb0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402eb4:	mov	x0, #0x0                   	// #0
  402eb8:	add	x1, x1, #0x888
  402ebc:	bl	401e60 <dcgettext@plt>
  402ec0:	mov	x1, x0
  402ec4:	mov	x2, x22
  402ec8:	mov	w0, w21
  402ecc:	bl	401ee0 <err@plt>
  402ed0:	mov	x1, #0x700f                	// #28687
  402ed4:	add	x2, sp, #0xf0
  402ed8:	mov	w0, w19
  402edc:	movk	x1, #0x4028, lsl #16
  402ee0:	bl	401ef0 <ioctl@plt>
  402ee4:	tbz	w0, #31, 4029d4 <ferror@plt+0xac4>
  402ee8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402eec:	add	x1, x1, #0x9c8
  402ef0:	mov	w2, #0x5                   	// #5
  402ef4:	mov	x0, #0x0                   	// #0
  402ef8:	bl	401e60 <dcgettext@plt>
  402efc:	bl	401d60 <warn@plt>
  402f00:	mov	w0, #0x1                   	// #1
  402f04:	bl	401a80 <exit@plt>
  402f08:	mov	w0, w3
  402f0c:	bl	401ce0 <close@plt>
  402f10:	b	40222c <ferror@plt+0x31c>
  402f14:	mov	w0, w20
  402f18:	bl	401ce0 <close@plt>
  402f1c:	b	40273c <ferror@plt+0x82c>
  402f20:	ldrb	w0, [sp, #232]
  402f24:	tbnz	w0, #0, 403174 <ferror@plt+0x1264>
  402f28:	bl	401da0 <sync@plt>
  402f2c:	adrp	x21, 407000 <ferror@plt+0x50f0>
  402f30:	add	x21, x21, #0x1d0
  402f34:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402f38:	mov	x0, x21
  402f3c:	add	x1, x1, #0xbf8
  402f40:	bl	401bb0 <fopen@plt>
  402f44:	mov	x20, x0
  402f48:	cbz	x0, 403244 <ferror@plt+0x1334>
  402f4c:	ldrb	w0, [sp, #232]
  402f50:	tbz	w0, #1, 403194 <ferror@plt+0x1284>
  402f54:	mov	x0, x20
  402f58:	bl	401b40 <__fpending@plt>
  402f5c:	mov	x21, x0
  402f60:	mov	x0, x20
  402f64:	bl	401f10 <ferror@plt>
  402f68:	mov	w1, w0
  402f6c:	mov	x0, x20
  402f70:	mov	w20, w1
  402f74:	bl	401ba0 <fclose@plt>
  402f78:	cbnz	w20, 403410 <ferror@plt+0x1500>
  402f7c:	cbz	w0, 402c80 <ferror@plt+0xd70>
  402f80:	cbnz	x21, 402f94 <ferror@plt+0x1084>
  402f84:	bl	401eb0 <__errno_location@plt>
  402f88:	ldr	w0, [x0]
  402f8c:	cmp	w0, #0x9
  402f90:	b.eq	402c80 <ferror@plt+0xd70>  // b.none
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	add	x1, x1, #0x128
  402fa4:	bl	401e60 <dcgettext@plt>
  402fa8:	mov	x1, x0
  402fac:	mov	w0, #0x1                   	// #1
  402fb0:	bl	401e70 <errx@plt>
  402fb4:	ldrb	w0, [sp, #232]
  402fb8:	tbz	w0, #0, 402c84 <ferror@plt+0xd74>
  402fbc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402fc0:	add	x1, x1, #0xb28
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	mov	x0, #0x0                   	// #0
  402fcc:	bl	401e60 <dcgettext@plt>
  402fd0:	mov	w23, #0x0                   	// #0
  402fd4:	bl	401e90 <printf@plt>
  402fd8:	ldrb	w0, [sp, #232]
  402fdc:	b	402ac8 <ferror@plt+0xbb8>
  402fe0:	adrp	x20, 407000 <ferror@plt+0x50f0>
  402fe4:	add	x20, x20, #0xa50
  402fe8:	mov	x0, x20
  402fec:	mov	w1, #0x1                   	// #1
  402ff0:	bl	401d20 <access@plt>
  402ff4:	cbnz	w0, 403154 <ferror@plt+0x1244>
  402ff8:	adrp	x2, 407000 <ferror@plt+0x50f0>
  402ffc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403000:	add	x2, x2, #0xa60
  403004:	add	x1, x1, #0xa68
  403008:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40300c:	add	x0, x0, #0xa70
  403010:	stp	x20, x2, [sp, #240]
  403014:	stp	x1, x0, [sp, #256]
  403018:	str	xzr, [sp, #272]
  40301c:	ldrb	w0, [sp, #232]
  403020:	tbnz	w0, #0, 40305c <ferror@plt+0x114c>
  403024:	tbnz	w0, #1, 402acc <ferror@plt+0xbbc>
  403028:	ldr	x0, [sp, #240]
  40302c:	add	x1, sp, #0xf0
  403030:	mov	w23, #0x7f                  	// #127
  403034:	bl	401ca0 <execv@plt>
  403038:	mov	w2, #0x5                   	// #5
  40303c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403040:	mov	x0, #0x0                   	// #0
  403044:	add	x1, x1, #0xad0
  403048:	bl	401e60 <dcgettext@plt>
  40304c:	ldr	x1, [sp, #240]
  403050:	bl	401d60 <warn@plt>
  403054:	ldrb	w0, [sp, #232]
  403058:	b	402ac8 <ferror@plt+0xbb8>
  40305c:	mov	w2, #0x5                   	// #5
  403060:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403064:	mov	x0, #0x0                   	// #0
  403068:	add	x1, x1, #0xaa8
  40306c:	bl	401e60 <dcgettext@plt>
  403070:	ldr	x1, [sp, #240]
  403074:	bl	401e90 <printf@plt>
  403078:	ldrb	w0, [sp, #232]
  40307c:	b	403024 <ferror@plt+0x1114>
  403080:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403084:	add	x0, sp, #0xf0
  403088:	add	x1, x1, #0x6e8
  40308c:	mov	x2, #0x5                   	// #5
  403090:	bl	401c20 <strncmp@plt>
  403094:	cbnz	w0, 403128 <ferror@plt+0x1218>
  403098:	mov	w0, #0x2                   	// #2
  40309c:	str	w0, [sp, #208]
  4030a0:	b	402dd4 <ferror@plt+0xec4>
  4030a4:	mov	x23, #0x0                   	// #0
  4030a8:	b	402764 <ferror@plt+0x854>
  4030ac:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4030b0:	add	x1, x1, #0xb80
  4030b4:	mov	w2, #0x5                   	// #5
  4030b8:	mov	w23, #0x1                   	// #1
  4030bc:	mov	x0, #0x0                   	// #0
  4030c0:	bl	401e60 <dcgettext@plt>
  4030c4:	bl	401d60 <warn@plt>
  4030c8:	b	402acc <ferror@plt+0xbbc>
  4030cc:	mov	x23, #0x1                   	// #1
  4030d0:	b	402764 <ferror@plt+0x854>
  4030d4:	mov	x23, #0x2                   	// #2
  4030d8:	b	402764 <ferror@plt+0x854>
  4030dc:	mov	x23, #0x3                   	// #3
  4030e0:	b	402764 <ferror@plt+0x854>
  4030e4:	mov	x23, #0x4                   	// #4
  4030e8:	b	402764 <ferror@plt+0x854>
  4030ec:	mov	w2, w22
  4030f0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4030f4:	add	x1, x1, #0x840
  4030f8:	bl	401e60 <dcgettext@plt>
  4030fc:	add	x1, sp, #0xf0
  403100:	bl	401d60 <warn@plt>
  403104:	b	4028bc <ferror@plt+0x9ac>
  403108:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40310c:	add	x1, x1, #0xb98
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	w23, #0x0                   	// #0
  403118:	mov	x0, #0x0                   	// #0
  40311c:	bl	401e60 <dcgettext@plt>
  403120:	bl	401e90 <printf@plt>
  403124:	b	402ba4 <ferror@plt+0xc94>
  403128:	ldrb	w0, [sp, #232]
  40312c:	tbz	w0, #0, 402dd4 <ferror@plt+0xec4>
  403130:	mov	w2, #0x5                   	// #5
  403134:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403138:	mov	x0, #0x0                   	// #0
  40313c:	add	x1, x1, #0x6f0
  403140:	bl	401e60 <dcgettext@plt>
  403144:	ldr	x1, [sp, #200]
  403148:	add	x2, sp, #0xf0
  40314c:	bl	401e20 <warnx@plt>
  403150:	b	402dd4 <ferror@plt+0xec4>
  403154:	adrp	x20, 407000 <ferror@plt+0x50f0>
  403158:	add	x20, x20, #0xa78
  40315c:	mov	x0, x20
  403160:	mov	w1, #0x1                   	// #1
  403164:	bl	401d20 <access@plt>
  403168:	cbnz	w0, 4031e4 <ferror@plt+0x12d4>
  40316c:	stp	x20, xzr, [sp, #240]
  403170:	b	40301c <ferror@plt+0x110c>
  403174:	mov	w2, #0x5                   	// #5
  403178:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40317c:	mov	x0, #0x0                   	// #0
  403180:	add	x1, x1, #0xbd0
  403184:	bl	401e60 <dcgettext@plt>
  403188:	ldr	x1, [sp, #184]
  40318c:	bl	401e90 <printf@plt>
  403190:	b	402f28 <ferror@plt+0x1018>
  403194:	mov	w0, #0x0                   	// #0
  403198:	bl	401e40 <isatty@plt>
  40319c:	cbnz	w0, 403268 <ferror@plt+0x1358>
  4031a0:	ldr	x2, [sp, #184]
  4031a4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4031a8:	add	x1, x1, #0x2b0
  4031ac:	mov	x0, x20
  4031b0:	bl	401ec0 <fprintf@plt>
  4031b4:	mov	x0, x20
  4031b8:	bl	401e10 <fflush@plt>
  4031bc:	b	402f54 <ferror@plt+0x1044>
  4031c0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4031c4:	add	x1, x1, #0xb08
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	mov	x0, #0x0                   	// #0
  4031d0:	bl	401e60 <dcgettext@plt>
  4031d4:	mov	w23, #0x0                   	// #0
  4031d8:	bl	401d60 <warn@plt>
  4031dc:	ldrb	w0, [sp, #232]
  4031e0:	b	402ac8 <ferror@plt+0xbb8>
  4031e4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4031e8:	add	x1, x1, #0xa88
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	mov	x0, #0x0                   	// #0
  4031f4:	str	xzr, [sp, #240]
  4031f8:	bl	401e60 <dcgettext@plt>
  4031fc:	bl	401d60 <warn@plt>
  403200:	mov	w23, #0x7f                  	// #127
  403204:	ldrb	w0, [sp, #232]
  403208:	b	402ac8 <ferror@plt+0xbb8>
  40320c:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403210:	mov	w2, #0x5                   	// #5
  403214:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403218:	add	x1, x1, #0x698
  40321c:	ldr	x19, [x0, #664]
  403220:	mov	x0, #0x0                   	// #0
  403224:	bl	401e60 <dcgettext@plt>
  403228:	mov	x1, x0
  40322c:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  403230:	mov	x0, x19
  403234:	ldr	x2, [x2, #704]
  403238:	bl	401ec0 <fprintf@plt>
  40323c:	mov	w0, #0x1                   	// #1
  403240:	bl	401a80 <exit@plt>
  403244:	mov	w2, #0x5                   	// #5
  403248:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40324c:	add	x1, x1, #0x840
  403250:	bl	401e60 <dcgettext@plt>
  403254:	mov	x1, x21
  403258:	bl	401d60 <warn@plt>
  40325c:	ldrb	w0, [sp, #232]
  403260:	mov	w23, #0x0                   	// #0
  403264:	b	402ac8 <ferror@plt+0xbb8>
  403268:	str	xzr, [sp, #144]
  40326c:	mov	w0, #0x1                   	// #1
  403270:	adrp	x21, 407000 <ferror@plt+0x50f0>
  403274:	mov	w22, #0x8                   	// #8
  403278:	add	x21, x21, #0xc00
  40327c:	strh	w0, [sp, #148]
  403280:	b	4032b0 <ferror@plt+0x13a0>
  403284:	adrp	x0, 407000 <ferror@plt+0x50f0>
  403288:	mov	x1, #0x0                   	// #0
  40328c:	ldr	q0, [x0, #3264]
  403290:	add	x0, sp, #0xf0
  403294:	str	q0, [sp, #240]
  403298:	bl	401dc0 <nanosleep@plt>
  40329c:	mov	w1, #0x0                   	// #0
  4032a0:	mov	w0, #0x0                   	// #0
  4032a4:	bl	401a30 <tcflush@plt>
  4032a8:	subs	w22, w22, #0x1
  4032ac:	b.eq	4031a0 <ferror@plt+0x1290>  // b.none
  4032b0:	add	x0, sp, #0x90
  4032b4:	mov	w2, #0xa                   	// #10
  4032b8:	mov	x1, #0x1                   	// #1
  4032bc:	bl	401bf0 <poll@plt>
  4032c0:	cmp	w0, #0x1
  4032c4:	b.ne	4031a0 <ferror@plt+0x1290>  // b.any
  4032c8:	ldrb	w0, [sp, #232]
  4032cc:	tbz	w0, #0, 403284 <ferror@plt+0x1374>
  4032d0:	mov	x1, x21
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	mov	x0, #0x0                   	// #0
  4032dc:	bl	401e60 <dcgettext@plt>
  4032e0:	bl	401e20 <warnx@plt>
  4032e4:	b	403284 <ferror@plt+0x1374>
  4032e8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4032ec:	add	x1, x1, #0x8b8
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, #0x0                   	// #0
  4032f8:	bl	401e60 <dcgettext@plt>
  4032fc:	bl	401d60 <warn@plt>
  403300:	b	402f00 <ferror@plt+0xff0>
  403304:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403308:	add	x1, x1, #0x8e8
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, #0x0                   	// #0
  403314:	bl	401e60 <dcgettext@plt>
  403318:	bl	401d60 <warn@plt>
  40331c:	b	402f00 <ferror@plt+0xff0>
  403320:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403324:	add	x1, x1, #0x8d0
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, #0x0                   	// #0
  403330:	bl	401e60 <dcgettext@plt>
  403334:	bl	401d60 <warn@plt>
  403338:	b	402f00 <ferror@plt+0xff0>
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403344:	mov	x0, #0x0                   	// #0
  403348:	add	x1, x1, #0x768
  40334c:	bl	401e60 <dcgettext@plt>
  403350:	mov	x1, x0
  403354:	mov	w0, #0x1                   	// #1
  403358:	bl	401e70 <errx@plt>
  40335c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403360:	add	x1, x1, #0x9a8
  403364:	mov	w2, #0x5                   	// #5
  403368:	mov	x0, #0x0                   	// #0
  40336c:	bl	401e60 <dcgettext@plt>
  403370:	mov	x19, x0
  403374:	add	x0, sp, #0x70
  403378:	bl	401b20 <ctime@plt>
  40337c:	mov	x1, x19
  403380:	mov	x2, x0
  403384:	mov	w0, #0x1                   	// #1
  403388:	bl	401e70 <errx@plt>
  40338c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403390:	add	x1, x1, #0xba8
  403394:	mov	w2, #0x5                   	// #5
  403398:	mov	x0, #0x0                   	// #0
  40339c:	bl	401e60 <dcgettext@plt>
  4033a0:	bl	401d60 <warn@plt>
  4033a4:	b	402ba4 <ferror@plt+0xc94>
  4033a8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4033ac:	add	x1, x1, #0xb80
  4033b0:	mov	w2, #0x5                   	// #5
  4033b4:	mov	w23, #0x1                   	// #1
  4033b8:	mov	x0, #0x0                   	// #0
  4033bc:	bl	401e60 <dcgettext@plt>
  4033c0:	bl	401d60 <warn@plt>
  4033c4:	b	402ba4 <ferror@plt+0xc94>
  4033c8:	mov	w2, #0x5                   	// #5
  4033cc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4033d0:	mov	x0, #0x0                   	// #0
  4033d4:	add	x1, x1, #0x290
  4033d8:	bl	401e60 <dcgettext@plt>
  4033dc:	mov	x1, x0
  4033e0:	ldr	x2, [x28]
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	bl	401e70 <errx@plt>
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	add	x1, x1, #0x7f0
  4033fc:	bl	401e60 <dcgettext@plt>
  403400:	mov	x1, x0
  403404:	ldr	x2, [sp, #240]
  403408:	mov	w0, #0x1                   	// #1
  40340c:	bl	401ee0 <err@plt>
  403410:	cbnz	w0, 402f94 <ferror@plt+0x1084>
  403414:	bl	401eb0 <__errno_location@plt>
  403418:	ldr	w1, [x0]
  40341c:	cmp	w1, #0x20
  403420:	b.eq	402f94 <ferror@plt+0x1084>  // b.none
  403424:	str	wzr, [x0]
  403428:	b	402f94 <ferror@plt+0x1084>
  40342c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403430:	mov	w0, #0x1                   	// #1
  403434:	add	x1, x1, #0x7d8
  403438:	bl	401ee0 <err@plt>
  40343c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403440:	adrp	x0, 407000 <ferror@plt+0x50f0>
  403444:	add	x3, x19, #0x2c8
  403448:	add	x1, x1, #0x7b8
  40344c:	add	x0, x0, #0x7d0
  403450:	mov	w2, #0x4a                  	// #74
  403454:	bl	401ea0 <__assert_fail@plt>
  403458:	mov	x29, #0x0                   	// #0
  40345c:	mov	x30, #0x0                   	// #0
  403460:	mov	x5, x0
  403464:	ldr	x1, [sp]
  403468:	add	x2, sp, #0x8
  40346c:	mov	x6, sp
  403470:	movz	x0, #0x0, lsl #48
  403474:	movk	x0, #0x0, lsl #32
  403478:	movk	x0, #0x40, lsl #16
  40347c:	movk	x0, #0x1f20
  403480:	movz	x3, #0x0, lsl #48
  403484:	movk	x3, #0x0, lsl #32
  403488:	movk	x3, #0x40, lsl #16
  40348c:	movk	x3, #0x7040
  403490:	movz	x4, #0x0, lsl #48
  403494:	movk	x4, #0x0, lsl #32
  403498:	movk	x4, #0x40, lsl #16
  40349c:	movk	x4, #0x70c0
  4034a0:	bl	401c40 <__libc_start_main@plt>
  4034a4:	bl	401d10 <abort@plt>
  4034a8:	adrp	x0, 419000 <ferror@plt+0x170f0>
  4034ac:	ldr	x0, [x0, #4064]
  4034b0:	cbz	x0, 4034b8 <ferror@plt+0x15a8>
  4034b4:	b	401cf0 <__gmon_start__@plt>
  4034b8:	ret
  4034bc:	nop
  4034c0:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4034c4:	add	x0, x0, #0x298
  4034c8:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4034cc:	add	x1, x1, #0x298
  4034d0:	cmp	x1, x0
  4034d4:	b.eq	4034ec <ferror@plt+0x15dc>  // b.none
  4034d8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4034dc:	ldr	x1, [x1, #248]
  4034e0:	cbz	x1, 4034ec <ferror@plt+0x15dc>
  4034e4:	mov	x16, x1
  4034e8:	br	x16
  4034ec:	ret
  4034f0:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4034f4:	add	x0, x0, #0x298
  4034f8:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4034fc:	add	x1, x1, #0x298
  403500:	sub	x1, x1, x0
  403504:	lsr	x2, x1, #63
  403508:	add	x1, x2, x1, asr #3
  40350c:	cmp	xzr, x1, asr #1
  403510:	asr	x1, x1, #1
  403514:	b.eq	40352c <ferror@plt+0x161c>  // b.none
  403518:	adrp	x2, 407000 <ferror@plt+0x50f0>
  40351c:	ldr	x2, [x2, #256]
  403520:	cbz	x2, 40352c <ferror@plt+0x161c>
  403524:	mov	x16, x2
  403528:	br	x16
  40352c:	ret
  403530:	stp	x29, x30, [sp, #-32]!
  403534:	mov	x29, sp
  403538:	str	x19, [sp, #16]
  40353c:	adrp	x19, 41a000 <ferror@plt+0x180f0>
  403540:	ldrb	w0, [x19, #728]
  403544:	cbnz	w0, 403554 <ferror@plt+0x1644>
  403548:	bl	4034c0 <ferror@plt+0x15b0>
  40354c:	mov	w0, #0x1                   	// #1
  403550:	strb	w0, [x19, #728]
  403554:	ldr	x19, [sp, #16]
  403558:	ldp	x29, x30, [sp], #32
  40355c:	ret
  403560:	b	4034f0 <ferror@plt+0x15e0>
  403564:	nop
  403568:	stp	x29, x30, [sp, #-48]!
  40356c:	mov	x29, sp
  403570:	stp	x19, x20, [sp, #16]
  403574:	mov	x19, x0
  403578:	mov	x0, x1
  40357c:	str	x21, [sp, #32]
  403580:	mov	x21, x1
  403584:	bl	401a60 <strlen@plt>
  403588:	cmp	x19, #0x0
  40358c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403590:	b.eq	4035c4 <ferror@plt+0x16b4>  // b.none
  403594:	mov	x20, x0
  403598:	mov	x2, x0
  40359c:	mov	x1, x21
  4035a0:	mov	x0, x19
  4035a4:	add	x19, x19, x20
  4035a8:	bl	401c20 <strncmp@plt>
  4035ac:	cmp	w0, #0x0
  4035b0:	csel	x0, x19, xzr, eq  // eq = none
  4035b4:	ldp	x19, x20, [sp, #16]
  4035b8:	ldr	x21, [sp, #32]
  4035bc:	ldp	x29, x30, [sp], #48
  4035c0:	ret
  4035c4:	mov	x0, #0x0                   	// #0
  4035c8:	b	4035b4 <ferror@plt+0x16a4>
  4035cc:	nop
  4035d0:	stp	x29, x30, [sp, #-256]!
  4035d4:	mov	w9, #0xffffffd0            	// #-48
  4035d8:	mov	w8, #0xffffff80            	// #-128
  4035dc:	mov	x29, sp
  4035e0:	add	x10, sp, #0xd0
  4035e4:	add	x1, sp, #0x100
  4035e8:	stp	x1, x1, [sp, #48]
  4035ec:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4035f0:	add	x1, x1, #0x108
  4035f4:	str	x10, [sp, #64]
  4035f8:	stp	w9, w8, [sp, #72]
  4035fc:	ldp	x10, x11, [sp, #48]
  403600:	stp	x10, x11, [sp, #16]
  403604:	ldp	x8, x9, [sp, #64]
  403608:	stp	x8, x9, [sp, #32]
  40360c:	str	q0, [sp, #80]
  403610:	str	q1, [sp, #96]
  403614:	str	q2, [sp, #112]
  403618:	str	q3, [sp, #128]
  40361c:	str	q4, [sp, #144]
  403620:	str	q5, [sp, #160]
  403624:	str	q6, [sp, #176]
  403628:	str	q7, [sp, #192]
  40362c:	stp	x2, x3, [sp, #208]
  403630:	add	x2, sp, #0x10
  403634:	stp	x4, x5, [sp, #224]
  403638:	stp	x6, x7, [sp, #240]
  40363c:	bl	401dd0 <vasprintf@plt>
  403640:	tbnz	w0, #31, 40364c <ferror@plt+0x173c>
  403644:	ldp	x29, x30, [sp], #256
  403648:	ret
  40364c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403650:	mov	w0, #0x1                   	// #1
  403654:	add	x1, x1, #0x110
  403658:	bl	401ee0 <err@plt>
  40365c:	nop
  403660:	stp	x29, x30, [sp, #-32]!
  403664:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403668:	mov	x29, sp
  40366c:	stp	x19, x20, [sp, #16]
  403670:	ldr	x20, [x0, #688]
  403674:	bl	401eb0 <__errno_location@plt>
  403678:	mov	x19, x0
  40367c:	mov	x0, x20
  403680:	str	wzr, [x19]
  403684:	bl	401f10 <ferror@plt>
  403688:	cbz	w0, 403728 <ferror@plt+0x1818>
  40368c:	ldr	w0, [x19]
  403690:	cmp	w0, #0x9
  403694:	b.ne	4036d8 <ferror@plt+0x17c8>  // b.any
  403698:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  40369c:	ldr	x20, [x0, #664]
  4036a0:	str	wzr, [x19]
  4036a4:	mov	x0, x20
  4036a8:	bl	401f10 <ferror@plt>
  4036ac:	cbnz	w0, 4036c0 <ferror@plt+0x17b0>
  4036b0:	mov	x0, x20
  4036b4:	bl	401e10 <fflush@plt>
  4036b8:	cbz	w0, 403708 <ferror@plt+0x17f8>
  4036bc:	nop
  4036c0:	ldr	w0, [x19]
  4036c4:	cmp	w0, #0x9
  4036c8:	b.ne	403700 <ferror@plt+0x17f0>  // b.any
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	cmp	w0, #0x20
  4036dc:	b.eq	403698 <ferror@plt+0x1788>  // b.none
  4036e0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	add	x1, x1, #0x128
  4036ec:	cbz	w0, 403754 <ferror@plt+0x1844>
  4036f0:	mov	x0, #0x0                   	// #0
  4036f4:	bl	401e60 <dcgettext@plt>
  4036f8:	bl	401d60 <warn@plt>
  4036fc:	nop
  403700:	mov	w0, #0x1                   	// #1
  403704:	bl	401a40 <_exit@plt>
  403708:	mov	x0, x20
  40370c:	bl	401b80 <fileno@plt>
  403710:	tbnz	w0, #31, 4036c0 <ferror@plt+0x17b0>
  403714:	bl	401a90 <dup@plt>
  403718:	tbnz	w0, #31, 4036c0 <ferror@plt+0x17b0>
  40371c:	bl	401ce0 <close@plt>
  403720:	cbz	w0, 4036cc <ferror@plt+0x17bc>
  403724:	b	4036c0 <ferror@plt+0x17b0>
  403728:	mov	x0, x20
  40372c:	bl	401e10 <fflush@plt>
  403730:	cbnz	w0, 40368c <ferror@plt+0x177c>
  403734:	mov	x0, x20
  403738:	bl	401b80 <fileno@plt>
  40373c:	tbnz	w0, #31, 40368c <ferror@plt+0x177c>
  403740:	bl	401a90 <dup@plt>
  403744:	tbnz	w0, #31, 40368c <ferror@plt+0x177c>
  403748:	bl	401ce0 <close@plt>
  40374c:	cbz	w0, 403698 <ferror@plt+0x1788>
  403750:	b	40368c <ferror@plt+0x177c>
  403754:	mov	x0, #0x0                   	// #0
  403758:	bl	401e60 <dcgettext@plt>
  40375c:	bl	401e20 <warnx@plt>
  403760:	b	403700 <ferror@plt+0x17f0>
  403764:	nop
  403768:	stp	x29, x30, [sp, #-32]!
  40376c:	mov	x29, sp
  403770:	stp	x19, x20, [sp, #16]
  403774:	mov	x19, x1
  403778:	mov	x20, x0
  40377c:	bl	401eb0 <__errno_location@plt>
  403780:	mov	x4, x0
  403784:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403788:	mov	w5, #0x22                  	// #34
  40378c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403790:	mov	x3, x20
  403794:	ldr	w0, [x0, #656]
  403798:	mov	x2, x19
  40379c:	str	w5, [x4]
  4037a0:	add	x1, x1, #0xfa0
  4037a4:	bl	401ee0 <err@plt>
  4037a8:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4037ac:	str	w0, [x1, #656]
  4037b0:	ret
  4037b4:	nop
  4037b8:	stp	x29, x30, [sp, #-128]!
  4037bc:	mov	x29, sp
  4037c0:	stp	x19, x20, [sp, #16]
  4037c4:	mov	x20, x0
  4037c8:	stp	x21, x22, [sp, #32]
  4037cc:	mov	x22, x1
  4037d0:	stp	x23, x24, [sp, #48]
  4037d4:	mov	x23, x2
  4037d8:	str	xzr, [x1]
  4037dc:	bl	401eb0 <__errno_location@plt>
  4037e0:	mov	x21, x0
  4037e4:	cbz	x20, 403a80 <ferror@plt+0x1b70>
  4037e8:	ldrsb	w19, [x20]
  4037ec:	cbz	w19, 403a80 <ferror@plt+0x1b70>
  4037f0:	bl	401d70 <__ctype_b_loc@plt>
  4037f4:	mov	x24, x0
  4037f8:	ldr	x0, [x0]
  4037fc:	ubfiz	x1, x19, #1, #8
  403800:	ldrh	w1, [x0, x1]
  403804:	tbz	w1, #13, 403820 <ferror@plt+0x1910>
  403808:	mov	x1, x20
  40380c:	nop
  403810:	ldrsb	w19, [x1, #1]!
  403814:	ubfiz	x2, x19, #1, #8
  403818:	ldrh	w2, [x0, x2]
  40381c:	tbnz	w2, #13, 403810 <ferror@plt+0x1900>
  403820:	cmp	w19, #0x2d
  403824:	b.eq	403a80 <ferror@plt+0x1b70>  // b.none
  403828:	stp	x25, x26, [sp, #64]
  40382c:	mov	x0, x20
  403830:	mov	w3, #0x0                   	// #0
  403834:	stp	x27, x28, [sp, #80]
  403838:	add	x27, sp, #0x78
  40383c:	mov	x1, x27
  403840:	str	wzr, [x21]
  403844:	mov	w2, #0x0                   	// #0
  403848:	str	xzr, [sp, #120]
  40384c:	bl	401c90 <__strtoul_internal@plt>
  403850:	mov	x25, x0
  403854:	ldr	x28, [sp, #120]
  403858:	ldr	w0, [x21]
  40385c:	cmp	x28, x20
  403860:	b.eq	403a70 <ferror@plt+0x1b60>  // b.none
  403864:	cbnz	w0, 403aa0 <ferror@plt+0x1b90>
  403868:	cbz	x28, 403b14 <ferror@plt+0x1c04>
  40386c:	ldrsb	w0, [x28]
  403870:	mov	w20, #0x0                   	// #0
  403874:	mov	x26, #0x0                   	// #0
  403878:	cbz	w0, 403b14 <ferror@plt+0x1c04>
  40387c:	nop
  403880:	ldrsb	w0, [x28, #1]
  403884:	cmp	w0, #0x69
  403888:	b.eq	403934 <ferror@plt+0x1a24>  // b.none
  40388c:	and	w1, w0, #0xffffffdf
  403890:	cmp	w1, #0x42
  403894:	b.ne	403b04 <ferror@plt+0x1bf4>  // b.any
  403898:	ldrsb	w0, [x28, #2]
  40389c:	cbz	w0, 403b4c <ferror@plt+0x1c3c>
  4038a0:	bl	401b60 <localeconv@plt>
  4038a4:	cbz	x0, 403a78 <ferror@plt+0x1b68>
  4038a8:	ldr	x1, [x0]
  4038ac:	cbz	x1, 403a78 <ferror@plt+0x1b68>
  4038b0:	mov	x0, x1
  4038b4:	str	x1, [sp, #104]
  4038b8:	bl	401a60 <strlen@plt>
  4038bc:	mov	x19, x0
  4038c0:	cbnz	x26, 403a78 <ferror@plt+0x1b68>
  4038c4:	ldrsb	w0, [x28]
  4038c8:	cbz	w0, 403a78 <ferror@plt+0x1b68>
  4038cc:	ldr	x1, [sp, #104]
  4038d0:	mov	x2, x19
  4038d4:	mov	x0, x1
  4038d8:	mov	x1, x28
  4038dc:	bl	401c20 <strncmp@plt>
  4038e0:	cbnz	w0, 403a78 <ferror@plt+0x1b68>
  4038e4:	ldrsb	w4, [x28, x19]
  4038e8:	add	x1, x28, x19
  4038ec:	cmp	w4, #0x30
  4038f0:	b.ne	403b28 <ferror@plt+0x1c18>  // b.any
  4038f4:	add	w0, w20, #0x1
  4038f8:	mov	x19, x1
  4038fc:	nop
  403900:	sub	w3, w19, w1
  403904:	ldrsb	w4, [x19, #1]!
  403908:	add	w20, w3, w0
  40390c:	cmp	w4, #0x30
  403910:	b.eq	403900 <ferror@plt+0x19f0>  // b.none
  403914:	ldr	x0, [x24]
  403918:	ldrh	w0, [x0, w4, sxtw #1]
  40391c:	tbnz	w0, #11, 403ab4 <ferror@plt+0x1ba4>
  403920:	mov	x28, x19
  403924:	str	x19, [sp, #120]
  403928:	ldrsb	w0, [x28, #1]
  40392c:	cmp	w0, #0x69
  403930:	b.ne	40388c <ferror@plt+0x197c>  // b.any
  403934:	ldrsb	w0, [x28, #2]
  403938:	and	w0, w0, #0xffffffdf
  40393c:	cmp	w0, #0x42
  403940:	b.ne	4038a0 <ferror@plt+0x1990>  // b.any
  403944:	ldrsb	w0, [x28, #3]
  403948:	cbnz	w0, 4038a0 <ferror@plt+0x1990>
  40394c:	mov	x19, #0x400                 	// #1024
  403950:	ldrsb	w27, [x28]
  403954:	adrp	x24, 407000 <ferror@plt+0x50f0>
  403958:	add	x24, x24, #0xfb0
  40395c:	mov	x0, x24
  403960:	mov	w1, w27
  403964:	bl	401e00 <strchr@plt>
  403968:	cbz	x0, 403b54 <ferror@plt+0x1c44>
  40396c:	sub	x1, x0, x24
  403970:	add	w1, w1, #0x1
  403974:	cbz	w1, 403b70 <ferror@plt+0x1c60>
  403978:	umulh	x0, x25, x19
  40397c:	cbnz	x0, 403b40 <ferror@plt+0x1c30>
  403980:	sub	w0, w1, #0x2
  403984:	b	403994 <ferror@plt+0x1a84>
  403988:	umulh	x2, x25, x19
  40398c:	sub	w0, w0, #0x1
  403990:	cbnz	x2, 403b40 <ferror@plt+0x1c30>
  403994:	mul	x25, x25, x19
  403998:	cmn	w0, #0x1
  40399c:	b.ne	403988 <ferror@plt+0x1a78>  // b.any
  4039a0:	mov	w0, #0x0                   	// #0
  4039a4:	cbz	x23, 4039ac <ferror@plt+0x1a9c>
  4039a8:	str	w1, [x23]
  4039ac:	cmp	x26, #0x0
  4039b0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4039b4:	b.eq	403a5c <ferror@plt+0x1b4c>  // b.none
  4039b8:	sub	w1, w1, #0x2
  4039bc:	mov	x5, #0x1                   	// #1
  4039c0:	b	4039d0 <ferror@plt+0x1ac0>
  4039c4:	umulh	x2, x5, x19
  4039c8:	sub	w1, w1, #0x1
  4039cc:	cbnz	x2, 4039dc <ferror@plt+0x1acc>
  4039d0:	mul	x5, x5, x19
  4039d4:	cmn	w1, #0x1
  4039d8:	b.ne	4039c4 <ferror@plt+0x1ab4>  // b.any
  4039dc:	cmp	x26, #0xa
  4039e0:	mov	x1, #0xa                   	// #10
  4039e4:	b.ls	4039f8 <ferror@plt+0x1ae8>  // b.plast
  4039e8:	add	x1, x1, x1, lsl #2
  4039ec:	cmp	x26, x1, lsl #1
  4039f0:	lsl	x1, x1, #1
  4039f4:	b.hi	4039e8 <ferror@plt+0x1ad8>  // b.pmore
  4039f8:	cbz	w20, 403a14 <ferror@plt+0x1b04>
  4039fc:	mov	w2, #0x0                   	// #0
  403a00:	add	x1, x1, x1, lsl #2
  403a04:	add	w2, w2, #0x1
  403a08:	cmp	w20, w2
  403a0c:	lsl	x1, x1, #1
  403a10:	b.ne	403a00 <ferror@plt+0x1af0>  // b.any
  403a14:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403a18:	mov	x4, #0x1                   	// #1
  403a1c:	movk	x8, #0xcccd
  403a20:	umulh	x6, x26, x8
  403a24:	add	x7, x4, x4, lsl #2
  403a28:	mov	x3, x4
  403a2c:	cmp	x26, #0x9
  403a30:	lsl	x4, x7, #1
  403a34:	lsr	x2, x6, #3
  403a38:	add	x2, x2, x2, lsl #2
  403a3c:	sub	x2, x26, x2, lsl #1
  403a40:	lsr	x26, x6, #3
  403a44:	cbz	x2, 403a58 <ferror@plt+0x1b48>
  403a48:	udiv	x3, x1, x3
  403a4c:	udiv	x2, x3, x2
  403a50:	udiv	x2, x5, x2
  403a54:	add	x25, x25, x2
  403a58:	b.hi	403a20 <ferror@plt+0x1b10>  // b.pmore
  403a5c:	str	x25, [x22]
  403a60:	tbnz	w0, #31, 403b30 <ferror@plt+0x1c20>
  403a64:	ldp	x25, x26, [sp, #64]
  403a68:	ldp	x27, x28, [sp, #80]
  403a6c:	b	403a8c <ferror@plt+0x1b7c>
  403a70:	cbnz	w0, 403aac <ferror@plt+0x1b9c>
  403a74:	nop
  403a78:	ldp	x25, x26, [sp, #64]
  403a7c:	ldp	x27, x28, [sp, #80]
  403a80:	mov	w1, #0x16                  	// #22
  403a84:	mov	w0, #0xffffffea            	// #-22
  403a88:	str	w1, [x21]
  403a8c:	ldp	x19, x20, [sp, #16]
  403a90:	ldp	x21, x22, [sp, #32]
  403a94:	ldp	x23, x24, [sp, #48]
  403a98:	ldp	x29, x30, [sp], #128
  403a9c:	ret
  403aa0:	sub	x1, x25, #0x1
  403aa4:	cmn	x1, #0x3
  403aa8:	b.ls	403868 <ferror@plt+0x1958>  // b.plast
  403aac:	neg	w0, w0
  403ab0:	b	403a60 <ferror@plt+0x1b50>
  403ab4:	str	wzr, [x21]
  403ab8:	mov	x1, x27
  403abc:	mov	x0, x19
  403ac0:	mov	w3, #0x0                   	// #0
  403ac4:	mov	w2, #0x0                   	// #0
  403ac8:	str	xzr, [sp, #120]
  403acc:	bl	401c90 <__strtoul_internal@plt>
  403ad0:	mov	x26, x0
  403ad4:	ldr	x28, [sp, #120]
  403ad8:	ldr	w0, [x21]
  403adc:	cmp	x28, x19
  403ae0:	b.eq	403a70 <ferror@plt+0x1b60>  // b.none
  403ae4:	cbz	w0, 403b0c <ferror@plt+0x1bfc>
  403ae8:	sub	x1, x26, #0x1
  403aec:	cmn	x1, #0x3
  403af0:	b.hi	403aac <ferror@plt+0x1b9c>  // b.pmore
  403af4:	cbz	x28, 403a78 <ferror@plt+0x1b68>
  403af8:	ldrsb	w0, [x28]
  403afc:	cbnz	w0, 403880 <ferror@plt+0x1970>
  403b00:	b	403a78 <ferror@plt+0x1b68>
  403b04:	cbnz	w0, 4038a0 <ferror@plt+0x1990>
  403b08:	b	40394c <ferror@plt+0x1a3c>
  403b0c:	cbnz	x26, 403af4 <ferror@plt+0x1be4>
  403b10:	b	403880 <ferror@plt+0x1970>
  403b14:	mov	w0, #0x0                   	// #0
  403b18:	ldp	x27, x28, [sp, #80]
  403b1c:	str	x25, [x22]
  403b20:	ldp	x25, x26, [sp, #64]
  403b24:	b	403a8c <ferror@plt+0x1b7c>
  403b28:	mov	x19, x1
  403b2c:	b	403914 <ferror@plt+0x1a04>
  403b30:	neg	w1, w0
  403b34:	ldp	x25, x26, [sp, #64]
  403b38:	ldp	x27, x28, [sp, #80]
  403b3c:	b	403a88 <ferror@plt+0x1b78>
  403b40:	mov	w0, #0xffffffde            	// #-34
  403b44:	cbnz	x23, 4039a8 <ferror@plt+0x1a98>
  403b48:	b	4039ac <ferror@plt+0x1a9c>
  403b4c:	mov	x19, #0x3e8                 	// #1000
  403b50:	b	403950 <ferror@plt+0x1a40>
  403b54:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403b58:	add	x24, x1, #0xfc0
  403b5c:	mov	x0, x24
  403b60:	mov	w1, w27
  403b64:	bl	401e00 <strchr@plt>
  403b68:	cbnz	x0, 40396c <ferror@plt+0x1a5c>
  403b6c:	b	403a78 <ferror@plt+0x1b68>
  403b70:	mov	w0, #0x0                   	// #0
  403b74:	cbnz	x23, 4039a8 <ferror@plt+0x1a98>
  403b78:	ldp	x27, x28, [sp, #80]
  403b7c:	str	x25, [x22]
  403b80:	ldp	x25, x26, [sp, #64]
  403b84:	b	403a8c <ferror@plt+0x1b7c>
  403b88:	mov	x2, #0x0                   	// #0
  403b8c:	b	4037b8 <ferror@plt+0x18a8>
  403b90:	stp	x29, x30, [sp, #-48]!
  403b94:	mov	x29, sp
  403b98:	stp	x21, x22, [sp, #32]
  403b9c:	mov	x22, x1
  403ba0:	cbz	x0, 403c00 <ferror@plt+0x1cf0>
  403ba4:	mov	x21, x0
  403ba8:	stp	x19, x20, [sp, #16]
  403bac:	mov	x20, x0
  403bb0:	b	403bcc <ferror@plt+0x1cbc>
  403bb4:	bl	401d70 <__ctype_b_loc@plt>
  403bb8:	ubfiz	x19, x19, #1, #8
  403bbc:	ldr	x2, [x0]
  403bc0:	ldrh	w2, [x2, x19]
  403bc4:	tbz	w2, #11, 403bd4 <ferror@plt+0x1cc4>
  403bc8:	add	x20, x20, #0x1
  403bcc:	ldrsb	w19, [x20]
  403bd0:	cbnz	w19, 403bb4 <ferror@plt+0x1ca4>
  403bd4:	cbz	x22, 403bdc <ferror@plt+0x1ccc>
  403bd8:	str	x20, [x22]
  403bdc:	cmp	x20, x21
  403be0:	b.ls	403c18 <ferror@plt+0x1d08>  // b.plast
  403be4:	ldrsb	w1, [x20]
  403be8:	mov	w0, #0x1                   	// #1
  403bec:	ldp	x19, x20, [sp, #16]
  403bf0:	cbnz	w1, 403c08 <ferror@plt+0x1cf8>
  403bf4:	ldp	x21, x22, [sp, #32]
  403bf8:	ldp	x29, x30, [sp], #48
  403bfc:	ret
  403c00:	cbz	x1, 403c08 <ferror@plt+0x1cf8>
  403c04:	str	xzr, [x1]
  403c08:	mov	w0, #0x0                   	// #0
  403c0c:	ldp	x21, x22, [sp, #32]
  403c10:	ldp	x29, x30, [sp], #48
  403c14:	ret
  403c18:	mov	w0, #0x0                   	// #0
  403c1c:	ldp	x19, x20, [sp, #16]
  403c20:	b	403c0c <ferror@plt+0x1cfc>
  403c24:	nop
  403c28:	stp	x29, x30, [sp, #-48]!
  403c2c:	mov	x29, sp
  403c30:	stp	x21, x22, [sp, #32]
  403c34:	mov	x22, x1
  403c38:	cbz	x0, 403c98 <ferror@plt+0x1d88>
  403c3c:	mov	x21, x0
  403c40:	stp	x19, x20, [sp, #16]
  403c44:	mov	x20, x0
  403c48:	b	403c64 <ferror@plt+0x1d54>
  403c4c:	bl	401d70 <__ctype_b_loc@plt>
  403c50:	ubfiz	x19, x19, #1, #8
  403c54:	ldr	x2, [x0]
  403c58:	ldrh	w2, [x2, x19]
  403c5c:	tbz	w2, #12, 403c6c <ferror@plt+0x1d5c>
  403c60:	add	x20, x20, #0x1
  403c64:	ldrsb	w19, [x20]
  403c68:	cbnz	w19, 403c4c <ferror@plt+0x1d3c>
  403c6c:	cbz	x22, 403c74 <ferror@plt+0x1d64>
  403c70:	str	x20, [x22]
  403c74:	cmp	x20, x21
  403c78:	b.ls	403cb0 <ferror@plt+0x1da0>  // b.plast
  403c7c:	ldrsb	w1, [x20]
  403c80:	mov	w0, #0x1                   	// #1
  403c84:	ldp	x19, x20, [sp, #16]
  403c88:	cbnz	w1, 403ca0 <ferror@plt+0x1d90>
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldp	x29, x30, [sp], #48
  403c94:	ret
  403c98:	cbz	x1, 403ca0 <ferror@plt+0x1d90>
  403c9c:	str	xzr, [x1]
  403ca0:	mov	w0, #0x0                   	// #0
  403ca4:	ldp	x21, x22, [sp, #32]
  403ca8:	ldp	x29, x30, [sp], #48
  403cac:	ret
  403cb0:	mov	w0, #0x0                   	// #0
  403cb4:	ldp	x19, x20, [sp, #16]
  403cb8:	b	403ca4 <ferror@plt+0x1d94>
  403cbc:	nop
  403cc0:	stp	x29, x30, [sp, #-128]!
  403cc4:	mov	x29, sp
  403cc8:	stp	x19, x20, [sp, #16]
  403ccc:	mov	x19, x0
  403cd0:	mov	x20, x1
  403cd4:	mov	w0, #0xffffffd0            	// #-48
  403cd8:	add	x1, sp, #0x50
  403cdc:	stp	x21, x22, [sp, #32]
  403ce0:	add	x21, sp, #0x80
  403ce4:	stp	x21, x21, [sp, #48]
  403ce8:	str	x1, [sp, #64]
  403cec:	stp	w0, wzr, [sp, #72]
  403cf0:	stp	x2, x3, [sp, #80]
  403cf4:	stp	x4, x5, [sp, #96]
  403cf8:	stp	x6, x7, [sp, #112]
  403cfc:	b	403d44 <ferror@plt+0x1e34>
  403d00:	ldr	x1, [x0]
  403d04:	add	x2, x0, #0xf
  403d08:	and	x2, x2, #0xfffffffffffffff8
  403d0c:	str	x2, [sp, #48]
  403d10:	cbz	x1, 403d90 <ferror@plt+0x1e80>
  403d14:	add	x0, x2, #0xf
  403d18:	and	x0, x0, #0xfffffffffffffff8
  403d1c:	str	x0, [sp, #48]
  403d20:	ldr	x22, [x2]
  403d24:	cbz	x22, 403d90 <ferror@plt+0x1e80>
  403d28:	mov	x0, x19
  403d2c:	bl	401d50 <strcmp@plt>
  403d30:	cbz	w0, 403db4 <ferror@plt+0x1ea4>
  403d34:	mov	x1, x22
  403d38:	mov	x0, x19
  403d3c:	bl	401d50 <strcmp@plt>
  403d40:	cbz	w0, 403db8 <ferror@plt+0x1ea8>
  403d44:	ldr	w3, [sp, #72]
  403d48:	ldr	x0, [sp, #48]
  403d4c:	tbz	w3, #31, 403d00 <ferror@plt+0x1df0>
  403d50:	add	w2, w3, #0x8
  403d54:	str	w2, [sp, #72]
  403d58:	cmp	w2, #0x0
  403d5c:	b.gt	403d00 <ferror@plt+0x1df0>
  403d60:	ldr	x1, [x21, w3, sxtw]
  403d64:	cbz	x1, 403d90 <ferror@plt+0x1e80>
  403d68:	cbz	w2, 403dc8 <ferror@plt+0x1eb8>
  403d6c:	add	w3, w3, #0x10
  403d70:	str	w3, [sp, #72]
  403d74:	cmp	w3, #0x0
  403d78:	b.le	403dac <ferror@plt+0x1e9c>
  403d7c:	add	x3, x0, #0xf
  403d80:	mov	x2, x0
  403d84:	and	x0, x3, #0xfffffffffffffff8
  403d88:	str	x0, [sp, #48]
  403d8c:	b	403d20 <ferror@plt+0x1e10>
  403d90:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403d94:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403d98:	mov	x3, x19
  403d9c:	mov	x2, x20
  403da0:	ldr	w0, [x0, #656]
  403da4:	add	x1, x1, #0xfa0
  403da8:	bl	401e70 <errx@plt>
  403dac:	add	x2, x21, w2, sxtw
  403db0:	b	403d20 <ferror@plt+0x1e10>
  403db4:	mov	w0, #0x1                   	// #1
  403db8:	ldp	x19, x20, [sp, #16]
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldp	x29, x30, [sp], #128
  403dc4:	ret
  403dc8:	mov	x2, x0
  403dcc:	b	403d14 <ferror@plt+0x1e04>
  403dd0:	cbz	x1, 403dfc <ferror@plt+0x1eec>
  403dd4:	add	x3, x0, x1
  403dd8:	sxtb	w2, w2
  403ddc:	b	403df0 <ferror@plt+0x1ee0>
  403de0:	b.eq	403e00 <ferror@plt+0x1ef0>  // b.none
  403de4:	add	x0, x0, #0x1
  403de8:	cmp	x3, x0
  403dec:	b.eq	403dfc <ferror@plt+0x1eec>  // b.none
  403df0:	ldrsb	w1, [x0]
  403df4:	cmp	w2, w1
  403df8:	cbnz	w1, 403de0 <ferror@plt+0x1ed0>
  403dfc:	mov	x0, #0x0                   	// #0
  403e00:	ret
  403e04:	nop
  403e08:	stp	x29, x30, [sp, #-64]!
  403e0c:	mov	x29, sp
  403e10:	stp	x19, x20, [sp, #16]
  403e14:	mov	x19, x0
  403e18:	stp	x21, x22, [sp, #32]
  403e1c:	mov	x21, x1
  403e20:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  403e24:	str	xzr, [sp, #56]
  403e28:	bl	401eb0 <__errno_location@plt>
  403e2c:	str	wzr, [x0]
  403e30:	cbz	x19, 403e44 <ferror@plt+0x1f34>
  403e34:	mov	x20, x0
  403e38:	ldrsb	w0, [x19]
  403e3c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  403e40:	cbnz	w0, 403e5c <ferror@plt+0x1f4c>
  403e44:	ldr	w0, [x22, #656]
  403e48:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403e4c:	mov	x3, x19
  403e50:	mov	x2, x21
  403e54:	add	x1, x1, #0xfa0
  403e58:	bl	401e70 <errx@plt>
  403e5c:	add	x1, sp, #0x38
  403e60:	mov	x0, x19
  403e64:	mov	w3, #0x0                   	// #0
  403e68:	mov	w2, #0xa                   	// #10
  403e6c:	bl	401c90 <__strtoul_internal@plt>
  403e70:	ldr	w1, [x20]
  403e74:	cbnz	w1, 403eb8 <ferror@plt+0x1fa8>
  403e78:	ldr	x1, [sp, #56]
  403e7c:	cmp	x19, x1
  403e80:	b.eq	403e44 <ferror@plt+0x1f34>  // b.none
  403e84:	cbz	x1, 403e90 <ferror@plt+0x1f80>
  403e88:	ldrsb	w1, [x1]
  403e8c:	cbnz	w1, 403e44 <ferror@plt+0x1f34>
  403e90:	mov	x1, #0xffffffff            	// #4294967295
  403e94:	cmp	x0, x1
  403e98:	b.hi	403ed8 <ferror@plt+0x1fc8>  // b.pmore
  403e9c:	mov	x1, #0xffff                	// #65535
  403ea0:	cmp	x0, x1
  403ea4:	b.hi	403ee4 <ferror@plt+0x1fd4>  // b.pmore
  403ea8:	ldp	x19, x20, [sp, #16]
  403eac:	ldp	x21, x22, [sp, #32]
  403eb0:	ldp	x29, x30, [sp], #64
  403eb4:	ret
  403eb8:	ldr	w0, [x22, #656]
  403ebc:	cmp	w1, #0x22
  403ec0:	b.ne	403e44 <ferror@plt+0x1f34>  // b.any
  403ec4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403ec8:	mov	x3, x19
  403ecc:	mov	x2, x21
  403ed0:	add	x1, x1, #0xfa0
  403ed4:	bl	401ee0 <err@plt>
  403ed8:	mov	x1, x21
  403edc:	mov	x0, x19
  403ee0:	bl	403768 <ferror@plt+0x1858>
  403ee4:	mov	x1, x21
  403ee8:	mov	x0, x19
  403eec:	bl	403768 <ferror@plt+0x1858>
  403ef0:	stp	x29, x30, [sp, #-64]!
  403ef4:	mov	x29, sp
  403ef8:	stp	x19, x20, [sp, #16]
  403efc:	mov	x19, x0
  403f00:	stp	x21, x22, [sp, #32]
  403f04:	mov	x21, x1
  403f08:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  403f0c:	str	xzr, [sp, #56]
  403f10:	bl	401eb0 <__errno_location@plt>
  403f14:	str	wzr, [x0]
  403f18:	cbz	x19, 403f2c <ferror@plt+0x201c>
  403f1c:	mov	x20, x0
  403f20:	ldrsb	w0, [x19]
  403f24:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  403f28:	cbnz	w0, 403f44 <ferror@plt+0x2034>
  403f2c:	ldr	w0, [x22, #656]
  403f30:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403f34:	mov	x3, x19
  403f38:	mov	x2, x21
  403f3c:	add	x1, x1, #0xfa0
  403f40:	bl	401e70 <errx@plt>
  403f44:	add	x1, sp, #0x38
  403f48:	mov	x0, x19
  403f4c:	mov	w3, #0x0                   	// #0
  403f50:	mov	w2, #0x10                  	// #16
  403f54:	bl	401c90 <__strtoul_internal@plt>
  403f58:	ldr	w1, [x20]
  403f5c:	cbnz	w1, 403fa0 <ferror@plt+0x2090>
  403f60:	ldr	x1, [sp, #56]
  403f64:	cmp	x19, x1
  403f68:	b.eq	403f2c <ferror@plt+0x201c>  // b.none
  403f6c:	cbz	x1, 403f78 <ferror@plt+0x2068>
  403f70:	ldrsb	w1, [x1]
  403f74:	cbnz	w1, 403f2c <ferror@plt+0x201c>
  403f78:	mov	x1, #0xffffffff            	// #4294967295
  403f7c:	cmp	x0, x1
  403f80:	b.hi	403fc0 <ferror@plt+0x20b0>  // b.pmore
  403f84:	mov	x1, #0xffff                	// #65535
  403f88:	cmp	x0, x1
  403f8c:	b.hi	403fcc <ferror@plt+0x20bc>  // b.pmore
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldp	x21, x22, [sp, #32]
  403f98:	ldp	x29, x30, [sp], #64
  403f9c:	ret
  403fa0:	ldr	w0, [x22, #656]
  403fa4:	cmp	w1, #0x22
  403fa8:	b.ne	403f2c <ferror@plt+0x201c>  // b.any
  403fac:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403fb0:	mov	x3, x19
  403fb4:	mov	x2, x21
  403fb8:	add	x1, x1, #0xfa0
  403fbc:	bl	401ee0 <err@plt>
  403fc0:	mov	x1, x21
  403fc4:	mov	x0, x19
  403fc8:	bl	403768 <ferror@plt+0x1858>
  403fcc:	mov	x1, x21
  403fd0:	mov	x0, x19
  403fd4:	bl	403768 <ferror@plt+0x1858>
  403fd8:	stp	x29, x30, [sp, #-64]!
  403fdc:	mov	x29, sp
  403fe0:	stp	x19, x20, [sp, #16]
  403fe4:	mov	x19, x0
  403fe8:	stp	x21, x22, [sp, #32]
  403fec:	mov	x21, x1
  403ff0:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  403ff4:	str	xzr, [sp, #56]
  403ff8:	bl	401eb0 <__errno_location@plt>
  403ffc:	str	wzr, [x0]
  404000:	cbz	x19, 404014 <ferror@plt+0x2104>
  404004:	mov	x20, x0
  404008:	ldrsb	w0, [x19]
  40400c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404010:	cbnz	w0, 40402c <ferror@plt+0x211c>
  404014:	ldr	w0, [x22, #656]
  404018:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40401c:	mov	x3, x19
  404020:	mov	x2, x21
  404024:	add	x1, x1, #0xfa0
  404028:	bl	401e70 <errx@plt>
  40402c:	add	x1, sp, #0x38
  404030:	mov	x0, x19
  404034:	mov	w3, #0x0                   	// #0
  404038:	mov	w2, #0xa                   	// #10
  40403c:	bl	401c90 <__strtoul_internal@plt>
  404040:	ldr	w1, [x20]
  404044:	cbnz	w1, 40407c <ferror@plt+0x216c>
  404048:	ldr	x1, [sp, #56]
  40404c:	cmp	x19, x1
  404050:	b.eq	404014 <ferror@plt+0x2104>  // b.none
  404054:	cbz	x1, 404060 <ferror@plt+0x2150>
  404058:	ldrsb	w1, [x1]
  40405c:	cbnz	w1, 404014 <ferror@plt+0x2104>
  404060:	mov	x1, #0xffffffff            	// #4294967295
  404064:	cmp	x0, x1
  404068:	b.hi	40409c <ferror@plt+0x218c>  // b.pmore
  40406c:	ldp	x19, x20, [sp, #16]
  404070:	ldp	x21, x22, [sp, #32]
  404074:	ldp	x29, x30, [sp], #64
  404078:	ret
  40407c:	ldr	w0, [x22, #656]
  404080:	cmp	w1, #0x22
  404084:	b.ne	404014 <ferror@plt+0x2104>  // b.any
  404088:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40408c:	mov	x3, x19
  404090:	mov	x2, x21
  404094:	add	x1, x1, #0xfa0
  404098:	bl	401ee0 <err@plt>
  40409c:	mov	x1, x21
  4040a0:	mov	x0, x19
  4040a4:	bl	403768 <ferror@plt+0x1858>
  4040a8:	stp	x29, x30, [sp, #-64]!
  4040ac:	mov	x29, sp
  4040b0:	stp	x19, x20, [sp, #16]
  4040b4:	mov	x19, x0
  4040b8:	stp	x21, x22, [sp, #32]
  4040bc:	mov	x21, x1
  4040c0:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4040c4:	str	xzr, [sp, #56]
  4040c8:	bl	401eb0 <__errno_location@plt>
  4040cc:	str	wzr, [x0]
  4040d0:	cbz	x19, 4040e4 <ferror@plt+0x21d4>
  4040d4:	mov	x20, x0
  4040d8:	ldrsb	w0, [x19]
  4040dc:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4040e0:	cbnz	w0, 4040fc <ferror@plt+0x21ec>
  4040e4:	ldr	w0, [x22, #656]
  4040e8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4040ec:	mov	x3, x19
  4040f0:	mov	x2, x21
  4040f4:	add	x1, x1, #0xfa0
  4040f8:	bl	401e70 <errx@plt>
  4040fc:	add	x1, sp, #0x38
  404100:	mov	x0, x19
  404104:	mov	w3, #0x0                   	// #0
  404108:	mov	w2, #0x10                  	// #16
  40410c:	bl	401c90 <__strtoul_internal@plt>
  404110:	ldr	w1, [x20]
  404114:	cbnz	w1, 40414c <ferror@plt+0x223c>
  404118:	ldr	x1, [sp, #56]
  40411c:	cmp	x19, x1
  404120:	b.eq	4040e4 <ferror@plt+0x21d4>  // b.none
  404124:	cbz	x1, 404130 <ferror@plt+0x2220>
  404128:	ldrsb	w1, [x1]
  40412c:	cbnz	w1, 4040e4 <ferror@plt+0x21d4>
  404130:	mov	x1, #0xffffffff            	// #4294967295
  404134:	cmp	x0, x1
  404138:	b.hi	40416c <ferror@plt+0x225c>  // b.pmore
  40413c:	ldp	x19, x20, [sp, #16]
  404140:	ldp	x21, x22, [sp, #32]
  404144:	ldp	x29, x30, [sp], #64
  404148:	ret
  40414c:	ldr	w0, [x22, #656]
  404150:	cmp	w1, #0x22
  404154:	b.ne	4040e4 <ferror@plt+0x21d4>  // b.any
  404158:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40415c:	mov	x3, x19
  404160:	mov	x2, x21
  404164:	add	x1, x1, #0xfa0
  404168:	bl	401ee0 <err@plt>
  40416c:	mov	x1, x21
  404170:	mov	x0, x19
  404174:	bl	403768 <ferror@plt+0x1858>
  404178:	stp	x29, x30, [sp, #-64]!
  40417c:	mov	x29, sp
  404180:	stp	x19, x20, [sp, #16]
  404184:	mov	x19, x0
  404188:	stp	x21, x22, [sp, #32]
  40418c:	mov	x21, x1
  404190:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404194:	str	xzr, [sp, #56]
  404198:	bl	401eb0 <__errno_location@plt>
  40419c:	str	wzr, [x0]
  4041a0:	cbz	x19, 4041b4 <ferror@plt+0x22a4>
  4041a4:	mov	x20, x0
  4041a8:	ldrsb	w0, [x19]
  4041ac:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4041b0:	cbnz	w0, 4041cc <ferror@plt+0x22bc>
  4041b4:	ldr	w0, [x22, #656]
  4041b8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4041bc:	mov	x3, x19
  4041c0:	mov	x2, x21
  4041c4:	add	x1, x1, #0xfa0
  4041c8:	bl	401e70 <errx@plt>
  4041cc:	add	x1, sp, #0x38
  4041d0:	mov	x0, x19
  4041d4:	mov	w3, #0x0                   	// #0
  4041d8:	mov	w2, #0xa                   	// #10
  4041dc:	bl	401c10 <__strtol_internal@plt>
  4041e0:	ldr	w1, [x20]
  4041e4:	cbnz	w1, 404210 <ferror@plt+0x2300>
  4041e8:	ldr	x1, [sp, #56]
  4041ec:	cmp	x1, x19
  4041f0:	b.eq	4041b4 <ferror@plt+0x22a4>  // b.none
  4041f4:	cbz	x1, 404200 <ferror@plt+0x22f0>
  4041f8:	ldrsb	w1, [x1]
  4041fc:	cbnz	w1, 4041b4 <ferror@plt+0x22a4>
  404200:	ldp	x19, x20, [sp, #16]
  404204:	ldp	x21, x22, [sp, #32]
  404208:	ldp	x29, x30, [sp], #64
  40420c:	ret
  404210:	ldr	w0, [x22, #656]
  404214:	cmp	w1, #0x22
  404218:	b.ne	4041b4 <ferror@plt+0x22a4>  // b.any
  40421c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404220:	mov	x3, x19
  404224:	mov	x2, x21
  404228:	add	x1, x1, #0xfa0
  40422c:	bl	401ee0 <err@plt>
  404230:	stp	x29, x30, [sp, #-32]!
  404234:	mov	x29, sp
  404238:	stp	x19, x20, [sp, #16]
  40423c:	mov	x19, x1
  404240:	mov	x20, x0
  404244:	bl	404178 <ferror@plt+0x2268>
  404248:	mov	x2, #0x80000000            	// #2147483648
  40424c:	add	x2, x0, x2
  404250:	mov	x1, #0xffffffff            	// #4294967295
  404254:	cmp	x2, x1
  404258:	b.hi	404268 <ferror@plt+0x2358>  // b.pmore
  40425c:	ldp	x19, x20, [sp, #16]
  404260:	ldp	x29, x30, [sp], #32
  404264:	ret
  404268:	bl	401eb0 <__errno_location@plt>
  40426c:	mov	x4, x0
  404270:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  404274:	mov	w5, #0x22                  	// #34
  404278:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40427c:	mov	x3, x20
  404280:	ldr	w0, [x0, #656]
  404284:	mov	x2, x19
  404288:	str	w5, [x4]
  40428c:	add	x1, x1, #0xfa0
  404290:	bl	401ee0 <err@plt>
  404294:	nop
  404298:	stp	x29, x30, [sp, #-32]!
  40429c:	mov	x29, sp
  4042a0:	stp	x19, x20, [sp, #16]
  4042a4:	mov	x19, x1
  4042a8:	mov	x20, x0
  4042ac:	bl	404230 <ferror@plt+0x2320>
  4042b0:	add	w2, w0, #0x8, lsl #12
  4042b4:	mov	w1, #0xffff                	// #65535
  4042b8:	cmp	w2, w1
  4042bc:	b.hi	4042cc <ferror@plt+0x23bc>  // b.pmore
  4042c0:	ldp	x19, x20, [sp, #16]
  4042c4:	ldp	x29, x30, [sp], #32
  4042c8:	ret
  4042cc:	bl	401eb0 <__errno_location@plt>
  4042d0:	mov	x4, x0
  4042d4:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4042d8:	mov	w5, #0x22                  	// #34
  4042dc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4042e0:	mov	x3, x20
  4042e4:	ldr	w0, [x0, #656]
  4042e8:	mov	x2, x19
  4042ec:	str	w5, [x4]
  4042f0:	add	x1, x1, #0xfa0
  4042f4:	bl	401ee0 <err@plt>
  4042f8:	stp	x29, x30, [sp, #-64]!
  4042fc:	mov	x29, sp
  404300:	stp	x19, x20, [sp, #16]
  404304:	mov	x19, x0
  404308:	stp	x21, x22, [sp, #32]
  40430c:	mov	x21, x1
  404310:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404314:	str	xzr, [sp, #56]
  404318:	bl	401eb0 <__errno_location@plt>
  40431c:	str	wzr, [x0]
  404320:	cbz	x19, 404334 <ferror@plt+0x2424>
  404324:	mov	x20, x0
  404328:	ldrsb	w0, [x19]
  40432c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404330:	cbnz	w0, 40434c <ferror@plt+0x243c>
  404334:	ldr	w0, [x22, #656]
  404338:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40433c:	mov	x3, x19
  404340:	mov	x2, x21
  404344:	add	x1, x1, #0xfa0
  404348:	bl	401e70 <errx@plt>
  40434c:	add	x1, sp, #0x38
  404350:	mov	x0, x19
  404354:	mov	w3, #0x0                   	// #0
  404358:	mov	w2, #0xa                   	// #10
  40435c:	bl	401c90 <__strtoul_internal@plt>
  404360:	ldr	w1, [x20]
  404364:	cbnz	w1, 404390 <ferror@plt+0x2480>
  404368:	ldr	x1, [sp, #56]
  40436c:	cmp	x19, x1
  404370:	b.eq	404334 <ferror@plt+0x2424>  // b.none
  404374:	cbz	x1, 404380 <ferror@plt+0x2470>
  404378:	ldrsb	w1, [x1]
  40437c:	cbnz	w1, 404334 <ferror@plt+0x2424>
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x29, x30, [sp], #64
  40438c:	ret
  404390:	ldr	w0, [x22, #656]
  404394:	cmp	w1, #0x22
  404398:	b.ne	404334 <ferror@plt+0x2424>  // b.any
  40439c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4043a0:	mov	x3, x19
  4043a4:	mov	x2, x21
  4043a8:	add	x1, x1, #0xfa0
  4043ac:	bl	401ee0 <err@plt>
  4043b0:	stp	x29, x30, [sp, #-64]!
  4043b4:	mov	x29, sp
  4043b8:	stp	x19, x20, [sp, #16]
  4043bc:	mov	x19, x0
  4043c0:	stp	x21, x22, [sp, #32]
  4043c4:	mov	x21, x1
  4043c8:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4043cc:	str	xzr, [sp, #56]
  4043d0:	bl	401eb0 <__errno_location@plt>
  4043d4:	str	wzr, [x0]
  4043d8:	cbz	x19, 4043ec <ferror@plt+0x24dc>
  4043dc:	mov	x20, x0
  4043e0:	ldrsb	w0, [x19]
  4043e4:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4043e8:	cbnz	w0, 404404 <ferror@plt+0x24f4>
  4043ec:	ldr	w0, [x22, #656]
  4043f0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4043f4:	mov	x3, x19
  4043f8:	mov	x2, x21
  4043fc:	add	x1, x1, #0xfa0
  404400:	bl	401e70 <errx@plt>
  404404:	add	x1, sp, #0x38
  404408:	mov	x0, x19
  40440c:	mov	w3, #0x0                   	// #0
  404410:	mov	w2, #0x10                  	// #16
  404414:	bl	401c90 <__strtoul_internal@plt>
  404418:	ldr	w1, [x20]
  40441c:	cbnz	w1, 404448 <ferror@plt+0x2538>
  404420:	ldr	x1, [sp, #56]
  404424:	cmp	x19, x1
  404428:	b.eq	4043ec <ferror@plt+0x24dc>  // b.none
  40442c:	cbz	x1, 404438 <ferror@plt+0x2528>
  404430:	ldrsb	w1, [x1]
  404434:	cbnz	w1, 4043ec <ferror@plt+0x24dc>
  404438:	ldp	x19, x20, [sp, #16]
  40443c:	ldp	x21, x22, [sp, #32]
  404440:	ldp	x29, x30, [sp], #64
  404444:	ret
  404448:	ldr	w0, [x22, #656]
  40444c:	cmp	w1, #0x22
  404450:	b.ne	4043ec <ferror@plt+0x24dc>  // b.any
  404454:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404458:	mov	x3, x19
  40445c:	mov	x2, x21
  404460:	add	x1, x1, #0xfa0
  404464:	bl	401ee0 <err@plt>
  404468:	stp	x29, x30, [sp, #-64]!
  40446c:	mov	x29, sp
  404470:	stp	x19, x20, [sp, #16]
  404474:	mov	x19, x0
  404478:	stp	x21, x22, [sp, #32]
  40447c:	mov	x21, x1
  404480:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404484:	str	xzr, [sp, #56]
  404488:	bl	401eb0 <__errno_location@plt>
  40448c:	str	wzr, [x0]
  404490:	cbz	x19, 4044a4 <ferror@plt+0x2594>
  404494:	mov	x20, x0
  404498:	ldrsb	w0, [x19]
  40449c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4044a0:	cbnz	w0, 4044bc <ferror@plt+0x25ac>
  4044a4:	ldr	w0, [x22, #656]
  4044a8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4044ac:	mov	x3, x19
  4044b0:	mov	x2, x21
  4044b4:	add	x1, x1, #0xfa0
  4044b8:	bl	401e70 <errx@plt>
  4044bc:	mov	x0, x19
  4044c0:	add	x1, sp, #0x38
  4044c4:	bl	401ab0 <strtod@plt>
  4044c8:	ldr	w0, [x20]
  4044cc:	cbnz	w0, 4044f8 <ferror@plt+0x25e8>
  4044d0:	ldr	x0, [sp, #56]
  4044d4:	cmp	x0, x19
  4044d8:	b.eq	4044a4 <ferror@plt+0x2594>  // b.none
  4044dc:	cbz	x0, 4044e8 <ferror@plt+0x25d8>
  4044e0:	ldrsb	w0, [x0]
  4044e4:	cbnz	w0, 4044a4 <ferror@plt+0x2594>
  4044e8:	ldp	x19, x20, [sp, #16]
  4044ec:	ldp	x21, x22, [sp, #32]
  4044f0:	ldp	x29, x30, [sp], #64
  4044f4:	ret
  4044f8:	cmp	w0, #0x22
  4044fc:	ldr	w0, [x22, #656]
  404500:	b.ne	4044a4 <ferror@plt+0x2594>  // b.any
  404504:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404508:	mov	x3, x19
  40450c:	mov	x2, x21
  404510:	add	x1, x1, #0xfa0
  404514:	bl	401ee0 <err@plt>
  404518:	stp	x29, x30, [sp, #-64]!
  40451c:	mov	x29, sp
  404520:	stp	x19, x20, [sp, #16]
  404524:	mov	x19, x0
  404528:	stp	x21, x22, [sp, #32]
  40452c:	mov	x21, x1
  404530:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404534:	str	xzr, [sp, #56]
  404538:	bl	401eb0 <__errno_location@plt>
  40453c:	str	wzr, [x0]
  404540:	cbz	x19, 404554 <ferror@plt+0x2644>
  404544:	mov	x20, x0
  404548:	ldrsb	w0, [x19]
  40454c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404550:	cbnz	w0, 40456c <ferror@plt+0x265c>
  404554:	ldr	w0, [x22, #656]
  404558:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40455c:	mov	x3, x19
  404560:	mov	x2, x21
  404564:	add	x1, x1, #0xfa0
  404568:	bl	401e70 <errx@plt>
  40456c:	add	x1, sp, #0x38
  404570:	mov	x0, x19
  404574:	mov	w2, #0xa                   	// #10
  404578:	bl	401d80 <strtol@plt>
  40457c:	ldr	w1, [x20]
  404580:	cbnz	w1, 4045ac <ferror@plt+0x269c>
  404584:	ldr	x1, [sp, #56]
  404588:	cmp	x1, x19
  40458c:	b.eq	404554 <ferror@plt+0x2644>  // b.none
  404590:	cbz	x1, 40459c <ferror@plt+0x268c>
  404594:	ldrsb	w1, [x1]
  404598:	cbnz	w1, 404554 <ferror@plt+0x2644>
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldp	x29, x30, [sp], #64
  4045a8:	ret
  4045ac:	ldr	w0, [x22, #656]
  4045b0:	cmp	w1, #0x22
  4045b4:	b.ne	404554 <ferror@plt+0x2644>  // b.any
  4045b8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4045bc:	mov	x3, x19
  4045c0:	mov	x2, x21
  4045c4:	add	x1, x1, #0xfa0
  4045c8:	bl	401ee0 <err@plt>
  4045cc:	nop
  4045d0:	stp	x29, x30, [sp, #-64]!
  4045d4:	mov	x29, sp
  4045d8:	stp	x19, x20, [sp, #16]
  4045dc:	mov	x19, x0
  4045e0:	stp	x21, x22, [sp, #32]
  4045e4:	mov	x21, x1
  4045e8:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4045ec:	str	xzr, [sp, #56]
  4045f0:	bl	401eb0 <__errno_location@plt>
  4045f4:	str	wzr, [x0]
  4045f8:	cbz	x19, 40460c <ferror@plt+0x26fc>
  4045fc:	mov	x20, x0
  404600:	ldrsb	w0, [x19]
  404604:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404608:	cbnz	w0, 404624 <ferror@plt+0x2714>
  40460c:	ldr	w0, [x22, #656]
  404610:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404614:	mov	x3, x19
  404618:	mov	x2, x21
  40461c:	add	x1, x1, #0xfa0
  404620:	bl	401e70 <errx@plt>
  404624:	add	x1, sp, #0x38
  404628:	mov	x0, x19
  40462c:	mov	w2, #0xa                   	// #10
  404630:	bl	401a50 <strtoul@plt>
  404634:	ldr	w1, [x20]
  404638:	cbnz	w1, 404664 <ferror@plt+0x2754>
  40463c:	ldr	x1, [sp, #56]
  404640:	cmp	x1, x19
  404644:	b.eq	40460c <ferror@plt+0x26fc>  // b.none
  404648:	cbz	x1, 404654 <ferror@plt+0x2744>
  40464c:	ldrsb	w1, [x1]
  404650:	cbnz	w1, 40460c <ferror@plt+0x26fc>
  404654:	ldp	x19, x20, [sp, #16]
  404658:	ldp	x21, x22, [sp, #32]
  40465c:	ldp	x29, x30, [sp], #64
  404660:	ret
  404664:	ldr	w0, [x22, #656]
  404668:	cmp	w1, #0x22
  40466c:	b.ne	40460c <ferror@plt+0x26fc>  // b.any
  404670:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404674:	mov	x3, x19
  404678:	mov	x2, x21
  40467c:	add	x1, x1, #0xfa0
  404680:	bl	401ee0 <err@plt>
  404684:	nop
  404688:	stp	x29, x30, [sp, #-48]!
  40468c:	mov	x29, sp
  404690:	stp	x19, x20, [sp, #16]
  404694:	mov	x19, x1
  404698:	mov	x20, x0
  40469c:	add	x1, sp, #0x28
  4046a0:	bl	403b88 <ferror@plt+0x1c78>
  4046a4:	cbz	w0, 4046dc <ferror@plt+0x27cc>
  4046a8:	bl	401eb0 <__errno_location@plt>
  4046ac:	ldr	w1, [x0]
  4046b0:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4046b4:	mov	x3, x20
  4046b8:	ldr	w0, [x2, #656]
  4046bc:	mov	x2, x19
  4046c0:	cbz	w1, 4046d0 <ferror@plt+0x27c0>
  4046c4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4046c8:	add	x1, x1, #0xfa0
  4046cc:	bl	401ee0 <err@plt>
  4046d0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4046d4:	add	x1, x1, #0xfa0
  4046d8:	bl	401e70 <errx@plt>
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldr	x0, [sp, #40]
  4046e4:	ldp	x29, x30, [sp], #48
  4046e8:	ret
  4046ec:	nop
  4046f0:	stp	x29, x30, [sp, #-32]!
  4046f4:	mov	x29, sp
  4046f8:	str	x19, [sp, #16]
  4046fc:	mov	x19, x1
  404700:	mov	x1, x2
  404704:	bl	404468 <ferror@plt+0x2558>
  404708:	fcvtzs	d2, d0
  40470c:	mov	x0, #0x848000000000        	// #145685290680320
  404710:	movk	x0, #0x412e, lsl #48
  404714:	fmov	d1, x0
  404718:	scvtf	d3, d2
  40471c:	fsub	d0, d0, d3
  404720:	fmul	d0, d0, d1
  404724:	fcvtzs	d0, d0
  404728:	stp	d2, d0, [x19]
  40472c:	ldr	x19, [sp, #16]
  404730:	ldp	x29, x30, [sp], #32
  404734:	ret
  404738:	mov	w2, w0
  40473c:	mov	x0, x1
  404740:	and	w1, w2, #0xf000
  404744:	add	x14, x0, #0x1
  404748:	cmp	w1, #0x4, lsl #12
  40474c:	add	x13, x0, #0x2
  404750:	add	x12, x0, #0x3
  404754:	add	x11, x0, #0x4
  404758:	add	x10, x0, #0x5
  40475c:	add	x9, x0, #0x6
  404760:	add	x8, x0, #0x7
  404764:	add	x7, x0, #0x8
  404768:	add	x6, x0, #0x9
  40476c:	b.eq	4048d8 <ferror@plt+0x29c8>  // b.none
  404770:	cmp	w1, #0xa, lsl #12
  404774:	b.eq	4047cc <ferror@plt+0x28bc>  // b.none
  404778:	cmp	w1, #0x2, lsl #12
  40477c:	b.eq	4048f8 <ferror@plt+0x29e8>  // b.none
  404780:	cmp	w1, #0x6, lsl #12
  404784:	b.eq	4048e8 <ferror@plt+0x29d8>  // b.none
  404788:	cmp	w1, #0xc, lsl #12
  40478c:	b.eq	404908 <ferror@plt+0x29f8>  // b.none
  404790:	cmp	w1, #0x1, lsl #12
  404794:	b.eq	404918 <ferror@plt+0x2a08>  // b.none
  404798:	cmp	w1, #0x8, lsl #12
  40479c:	b.eq	404928 <ferror@plt+0x2a18>  // b.none
  4047a0:	mov	x4, x6
  4047a4:	mov	x6, x7
  4047a8:	mov	x7, x8
  4047ac:	mov	x8, x9
  4047b0:	mov	x9, x10
  4047b4:	mov	x10, x11
  4047b8:	mov	x11, x12
  4047bc:	mov	x12, x13
  4047c0:	mov	x13, x14
  4047c4:	mov	x14, x0
  4047c8:	b	4047d8 <ferror@plt+0x28c8>
  4047cc:	mov	x4, x0
  4047d0:	mov	w1, #0x6c                  	// #108
  4047d4:	strb	w1, [x4], #10
  4047d8:	tst	x2, #0x100
  4047dc:	mov	w5, #0x2d                  	// #45
  4047e0:	mov	w3, #0x72                  	// #114
  4047e4:	csel	w3, w3, w5, ne  // ne = any
  4047e8:	tst	x2, #0x80
  4047ec:	strb	w3, [x14]
  4047f0:	mov	w3, #0x77                  	// #119
  4047f4:	csel	w3, w3, w5, ne  // ne = any
  4047f8:	strb	w3, [x13]
  4047fc:	and	w1, w2, #0x40
  404800:	tbz	w2, #11, 4048a0 <ferror@plt+0x2990>
  404804:	cmp	w1, #0x0
  404808:	mov	w3, #0x53                  	// #83
  40480c:	mov	w1, #0x73                  	// #115
  404810:	csel	w1, w1, w3, ne  // ne = any
  404814:	tst	x2, #0x20
  404818:	strb	w1, [x12]
  40481c:	mov	w5, #0x2d                  	// #45
  404820:	mov	w3, #0x72                  	// #114
  404824:	csel	w3, w3, w5, ne  // ne = any
  404828:	tst	x2, #0x10
  40482c:	strb	w3, [x11]
  404830:	mov	w3, #0x77                  	// #119
  404834:	csel	w3, w3, w5, ne  // ne = any
  404838:	strb	w3, [x10]
  40483c:	and	w1, w2, #0x8
  404840:	tbz	w2, #10, 4048c8 <ferror@plt+0x29b8>
  404844:	cmp	w1, #0x0
  404848:	mov	w3, #0x53                  	// #83
  40484c:	mov	w1, #0x73                  	// #115
  404850:	csel	w1, w1, w3, ne  // ne = any
  404854:	tst	x2, #0x4
  404858:	strb	w1, [x9]
  40485c:	mov	w5, #0x2d                  	// #45
  404860:	mov	w3, #0x72                  	// #114
  404864:	csel	w3, w3, w5, ne  // ne = any
  404868:	tst	x2, #0x2
  40486c:	strb	w3, [x8]
  404870:	mov	w3, #0x77                  	// #119
  404874:	csel	w3, w3, w5, ne  // ne = any
  404878:	strb	w3, [x7]
  40487c:	and	w1, w2, #0x1
  404880:	tbz	w2, #9, 4048b0 <ferror@plt+0x29a0>
  404884:	cmp	w1, #0x0
  404888:	mov	w2, #0x54                  	// #84
  40488c:	mov	w1, #0x74                  	// #116
  404890:	csel	w1, w1, w2, ne  // ne = any
  404894:	strb	w1, [x6]
  404898:	strb	wzr, [x4]
  40489c:	ret
  4048a0:	cmp	w1, #0x0
  4048a4:	mov	w1, #0x78                  	// #120
  4048a8:	csel	w1, w1, w5, ne  // ne = any
  4048ac:	b	404814 <ferror@plt+0x2904>
  4048b0:	cmp	w1, #0x0
  4048b4:	mov	w1, #0x78                  	// #120
  4048b8:	csel	w1, w1, w5, ne  // ne = any
  4048bc:	strb	w1, [x6]
  4048c0:	strb	wzr, [x4]
  4048c4:	ret
  4048c8:	cmp	w1, #0x0
  4048cc:	mov	w1, #0x78                  	// #120
  4048d0:	csel	w1, w1, w5, ne  // ne = any
  4048d4:	b	404854 <ferror@plt+0x2944>
  4048d8:	mov	x4, x0
  4048dc:	mov	w1, #0x64                  	// #100
  4048e0:	strb	w1, [x4], #10
  4048e4:	b	4047d8 <ferror@plt+0x28c8>
  4048e8:	mov	x4, x0
  4048ec:	mov	w1, #0x62                  	// #98
  4048f0:	strb	w1, [x4], #10
  4048f4:	b	4047d8 <ferror@plt+0x28c8>
  4048f8:	mov	x4, x0
  4048fc:	mov	w1, #0x63                  	// #99
  404900:	strb	w1, [x4], #10
  404904:	b	4047d8 <ferror@plt+0x28c8>
  404908:	mov	x4, x0
  40490c:	mov	w1, #0x73                  	// #115
  404910:	strb	w1, [x4], #10
  404914:	b	4047d8 <ferror@plt+0x28c8>
  404918:	mov	x4, x0
  40491c:	mov	w1, #0x70                  	// #112
  404920:	strb	w1, [x4], #10
  404924:	b	4047d8 <ferror@plt+0x28c8>
  404928:	mov	x4, x0
  40492c:	mov	w1, #0x2d                  	// #45
  404930:	strb	w1, [x4], #10
  404934:	b	4047d8 <ferror@plt+0x28c8>
  404938:	stp	x29, x30, [sp, #-96]!
  40493c:	mov	x29, sp
  404940:	stp	x19, x20, [sp, #16]
  404944:	add	x20, sp, #0x38
  404948:	mov	x4, x20
  40494c:	stp	x21, x22, [sp, #32]
  404950:	tbz	w0, #1, 404960 <ferror@plt+0x2a50>
  404954:	add	x4, x20, #0x1
  404958:	mov	w2, #0x20                  	// #32
  40495c:	strb	w2, [sp, #56]
  404960:	cmp	x1, #0x3ff
  404964:	b.ls	404aac <ferror@plt+0x2b9c>  // b.plast
  404968:	mov	x2, #0xfffff               	// #1048575
  40496c:	cmp	x1, x2
  404970:	b.ls	404b28 <ferror@plt+0x2c18>  // b.plast
  404974:	mov	x2, #0x3fffffff            	// #1073741823
  404978:	cmp	x1, x2
  40497c:	b.ls	404b34 <ferror@plt+0x2c24>  // b.plast
  404980:	mov	x2, #0xffffffffff          	// #1099511627775
  404984:	cmp	x1, x2
  404988:	b.ls	404b40 <ferror@plt+0x2c30>  // b.plast
  40498c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  404990:	cmp	x1, x2
  404994:	b.ls	404b4c <ferror@plt+0x2c3c>  // b.plast
  404998:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40499c:	cmp	x1, x2
  4049a0:	b.ls	404b58 <ferror@plt+0x2c48>  // b.plast
  4049a4:	mov	w3, #0x3c                  	// #60
  4049a8:	mov	w6, #0x46                  	// #70
  4049ac:	mov	w7, #0xcccd                	// #52429
  4049b0:	adrp	x8, 407000 <ferror@plt+0x50f0>
  4049b4:	movk	w7, #0xcccc, lsl #16
  4049b8:	add	x8, x8, #0xfd0
  4049bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4049c0:	lsr	x22, x1, x3
  4049c4:	umull	x7, w3, w7
  4049c8:	lsl	x2, x2, x3
  4049cc:	bic	x2, x1, x2
  4049d0:	and	w5, w0, #0x1
  4049d4:	mov	w3, w22
  4049d8:	lsr	x7, x7, #35
  4049dc:	ldrsb	w1, [x8, w7, sxtw]
  4049e0:	strb	w1, [x4]
  4049e4:	cmp	w1, #0x42
  4049e8:	add	x1, x4, #0x1
  4049ec:	csel	w5, w5, wzr, ne  // ne = any
  4049f0:	cbz	w5, 404a00 <ferror@plt+0x2af0>
  4049f4:	add	x1, x4, #0x3
  4049f8:	mov	w5, #0x4269                	// #17001
  4049fc:	sturh	w5, [x4, #1]
  404a00:	strb	wzr, [x1]
  404a04:	cbz	x2, 404ab8 <ferror@plt+0x2ba8>
  404a08:	sub	w6, w6, #0x14
  404a0c:	lsr	x2, x2, x6
  404a10:	tbz	w0, #2, 404aec <ferror@plt+0x2bdc>
  404a14:	add	x2, x2, #0x5
  404a18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404a1c:	movk	x0, #0xcccd
  404a20:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404a24:	movk	x4, #0x1999, lsl #48
  404a28:	umulh	x19, x2, x0
  404a2c:	lsr	x19, x19, #3
  404a30:	mul	x1, x19, x0
  404a34:	umulh	x0, x19, x0
  404a38:	ror	x1, x1, #1
  404a3c:	lsr	x0, x0, #3
  404a40:	cmp	x1, x4
  404a44:	csel	x19, x19, x0, hi  // hi = pmore
  404a48:	cbz	x19, 404ab8 <ferror@plt+0x2ba8>
  404a4c:	bl	401b60 <localeconv@plt>
  404a50:	cbz	x0, 404b1c <ferror@plt+0x2c0c>
  404a54:	ldr	x4, [x0]
  404a58:	cbz	x4, 404b1c <ferror@plt+0x2c0c>
  404a5c:	ldrsb	w1, [x4]
  404a60:	adrp	x0, 408000 <ferror@plt+0x60f0>
  404a64:	add	x0, x0, #0x178
  404a68:	cmp	w1, #0x0
  404a6c:	csel	x4, x0, x4, eq  // eq = none
  404a70:	mov	x6, x20
  404a74:	mov	x5, x19
  404a78:	mov	w3, w22
  404a7c:	adrp	x2, 407000 <ferror@plt+0x50f0>
  404a80:	add	x2, x2, #0xfd8
  404a84:	add	x21, sp, #0x40
  404a88:	mov	x1, #0x20                  	// #32
  404a8c:	mov	x0, x21
  404a90:	bl	401b50 <snprintf@plt>
  404a94:	mov	x0, x21
  404a98:	bl	401cd0 <strdup@plt>
  404a9c:	ldp	x19, x20, [sp, #16]
  404aa0:	ldp	x21, x22, [sp, #32]
  404aa4:	ldp	x29, x30, [sp], #96
  404aa8:	ret
  404aac:	mov	w3, w1
  404ab0:	mov	w0, #0x42                  	// #66
  404ab4:	strh	w0, [x4]
  404ab8:	mov	x4, x20
  404abc:	adrp	x2, 407000 <ferror@plt+0x50f0>
  404ac0:	add	x2, x2, #0xfe8
  404ac4:	add	x21, sp, #0x40
  404ac8:	mov	x1, #0x20                  	// #32
  404acc:	mov	x0, x21
  404ad0:	bl	401b50 <snprintf@plt>
  404ad4:	mov	x0, x21
  404ad8:	bl	401cd0 <strdup@plt>
  404adc:	ldp	x19, x20, [sp, #16]
  404ae0:	ldp	x21, x22, [sp, #32]
  404ae4:	ldp	x29, x30, [sp], #96
  404ae8:	ret
  404aec:	add	x2, x2, #0x32
  404af0:	mov	x5, #0xf5c3                	// #62915
  404af4:	movk	x5, #0x5c28, lsl #16
  404af8:	lsr	x19, x2, #2
  404afc:	movk	x5, #0xc28f, lsl #32
  404b00:	movk	x5, #0x28f5, lsl #48
  404b04:	umulh	x19, x19, x5
  404b08:	lsr	x19, x19, #2
  404b0c:	cmp	x19, #0xa
  404b10:	b.ne	404a48 <ferror@plt+0x2b38>  // b.any
  404b14:	add	w3, w22, #0x1
  404b18:	b	404ab8 <ferror@plt+0x2ba8>
  404b1c:	adrp	x4, 408000 <ferror@plt+0x60f0>
  404b20:	add	x4, x4, #0x178
  404b24:	b	404a70 <ferror@plt+0x2b60>
  404b28:	mov	w6, #0x14                  	// #20
  404b2c:	sub	w3, w6, #0xa
  404b30:	b	4049ac <ferror@plt+0x2a9c>
  404b34:	mov	w6, #0x1e                  	// #30
  404b38:	sub	w3, w6, #0xa
  404b3c:	b	4049ac <ferror@plt+0x2a9c>
  404b40:	mov	w6, #0x28                  	// #40
  404b44:	sub	w3, w6, #0xa
  404b48:	b	4049ac <ferror@plt+0x2a9c>
  404b4c:	mov	w6, #0x32                  	// #50
  404b50:	sub	w3, w6, #0xa
  404b54:	b	4049ac <ferror@plt+0x2a9c>
  404b58:	mov	w6, #0x3c                  	// #60
  404b5c:	sub	w3, w6, #0xa
  404b60:	b	4049ac <ferror@plt+0x2a9c>
  404b64:	nop
  404b68:	cbz	x0, 404c64 <ferror@plt+0x2d54>
  404b6c:	stp	x29, x30, [sp, #-64]!
  404b70:	mov	x29, sp
  404b74:	stp	x19, x20, [sp, #16]
  404b78:	mov	x20, x0
  404b7c:	ldrsb	w4, [x0]
  404b80:	cbz	w4, 404c54 <ferror@plt+0x2d44>
  404b84:	cmp	x1, #0x0
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b90:	stp	x23, x24, [sp, #48]
  404b94:	mov	x21, x2
  404b98:	mov	x23, x1
  404b9c:	mov	x22, x3
  404ba0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404ba4:	b.eq	404c4c <ferror@plt+0x2d3c>  // b.none
  404ba8:	mov	x19, #0x0                   	// #0
  404bac:	nop
  404bb0:	cmp	w4, #0x2c
  404bb4:	ldrsb	w4, [x20, #1]
  404bb8:	b.eq	404be4 <ferror@plt+0x2cd4>  // b.none
  404bbc:	cbz	w4, 404bec <ferror@plt+0x2cdc>
  404bc0:	add	x20, x20, #0x1
  404bc4:	cmp	x21, x19
  404bc8:	b.hi	404bb0 <ferror@plt+0x2ca0>  // b.pmore
  404bcc:	mov	w0, #0xfffffffe            	// #-2
  404bd0:	ldp	x19, x20, [sp, #16]
  404bd4:	ldp	x21, x22, [sp, #32]
  404bd8:	ldp	x23, x24, [sp, #48]
  404bdc:	ldp	x29, x30, [sp], #64
  404be0:	ret
  404be4:	mov	x24, x20
  404be8:	cbnz	w4, 404bf0 <ferror@plt+0x2ce0>
  404bec:	add	x24, x20, #0x1
  404bf0:	cmp	x0, x24
  404bf4:	b.cs	404c4c <ferror@plt+0x2d3c>  // b.hs, b.nlast
  404bf8:	sub	x1, x24, x0
  404bfc:	blr	x22
  404c00:	cmn	w0, #0x1
  404c04:	b.eq	404c4c <ferror@plt+0x2d3c>  // b.none
  404c08:	str	w0, [x23, x19, lsl #2]
  404c0c:	add	x19, x19, #0x1
  404c10:	ldrsb	w0, [x24]
  404c14:	cbz	w0, 404c34 <ferror@plt+0x2d24>
  404c18:	mov	x0, x20
  404c1c:	ldrsb	w4, [x0, #1]!
  404c20:	cbz	w4, 404c34 <ferror@plt+0x2d24>
  404c24:	cmp	x21, x19
  404c28:	b.ls	404bcc <ferror@plt+0x2cbc>  // b.plast
  404c2c:	mov	x20, x0
  404c30:	b	404bb0 <ferror@plt+0x2ca0>
  404c34:	mov	w0, w19
  404c38:	ldp	x19, x20, [sp, #16]
  404c3c:	ldp	x21, x22, [sp, #32]
  404c40:	ldp	x23, x24, [sp, #48]
  404c44:	ldp	x29, x30, [sp], #64
  404c48:	ret
  404c4c:	ldp	x21, x22, [sp, #32]
  404c50:	ldp	x23, x24, [sp, #48]
  404c54:	mov	w0, #0xffffffff            	// #-1
  404c58:	ldp	x19, x20, [sp, #16]
  404c5c:	ldp	x29, x30, [sp], #64
  404c60:	ret
  404c64:	mov	w0, #0xffffffff            	// #-1
  404c68:	ret
  404c6c:	nop
  404c70:	cbz	x0, 404cec <ferror@plt+0x2ddc>
  404c74:	stp	x29, x30, [sp, #-32]!
  404c78:	mov	x29, sp
  404c7c:	str	x19, [sp, #16]
  404c80:	mov	x19, x3
  404c84:	mov	x3, x4
  404c88:	cmp	x19, #0x0
  404c8c:	ldrsb	w4, [x0]
  404c90:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404c94:	b.eq	404ce4 <ferror@plt+0x2dd4>  // b.none
  404c98:	ldr	x5, [x19]
  404c9c:	cmp	x5, x2
  404ca0:	b.hi	404ce4 <ferror@plt+0x2dd4>  // b.pmore
  404ca4:	cmp	w4, #0x2b
  404ca8:	b.eq	404cd4 <ferror@plt+0x2dc4>  // b.none
  404cac:	str	xzr, [x19]
  404cb0:	bl	404b68 <ferror@plt+0x2c58>
  404cb4:	cmp	w0, #0x0
  404cb8:	b.le	404cc8 <ferror@plt+0x2db8>
  404cbc:	ldr	x1, [x19]
  404cc0:	add	x1, x1, w0, sxtw
  404cc4:	str	x1, [x19]
  404cc8:	ldr	x19, [sp, #16]
  404ccc:	ldp	x29, x30, [sp], #32
  404cd0:	ret
  404cd4:	add	x0, x0, #0x1
  404cd8:	add	x1, x1, x5, lsl #2
  404cdc:	sub	x2, x2, x5
  404ce0:	b	404cb0 <ferror@plt+0x2da0>
  404ce4:	mov	w0, #0xffffffff            	// #-1
  404ce8:	b	404cc8 <ferror@plt+0x2db8>
  404cec:	mov	w0, #0xffffffff            	// #-1
  404cf0:	ret
  404cf4:	nop
  404cf8:	cmp	x2, #0x0
  404cfc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d00:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404d04:	b.eq	404de0 <ferror@plt+0x2ed0>  // b.none
  404d08:	stp	x29, x30, [sp, #-64]!
  404d0c:	mov	x29, sp
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	mov	x20, x2
  404d18:	mov	x19, x0
  404d1c:	stp	x21, x22, [sp, #32]
  404d20:	mov	w21, #0x1                   	// #1
  404d24:	str	x23, [sp, #48]
  404d28:	mov	x23, x1
  404d2c:	ldrsb	w3, [x0]
  404d30:	cbz	w3, 404dc8 <ferror@plt+0x2eb8>
  404d34:	nop
  404d38:	cmp	w3, #0x2c
  404d3c:	ldrsb	w3, [x19, #1]
  404d40:	b.eq	404d58 <ferror@plt+0x2e48>  // b.none
  404d44:	cbz	w3, 404da4 <ferror@plt+0x2e94>
  404d48:	add	x19, x19, #0x1
  404d4c:	cmp	w3, #0x2c
  404d50:	ldrsb	w3, [x19, #1]
  404d54:	b.ne	404d44 <ferror@plt+0x2e34>  // b.any
  404d58:	mov	x22, x19
  404d5c:	cbz	w3, 404da4 <ferror@plt+0x2e94>
  404d60:	cmp	x0, x22
  404d64:	b.cs	404db0 <ferror@plt+0x2ea0>  // b.hs, b.nlast
  404d68:	sub	x1, x22, x0
  404d6c:	blr	x20
  404d70:	tbnz	w0, #31, 404db4 <ferror@plt+0x2ea4>
  404d74:	asr	w2, w0, #3
  404d78:	and	w0, w0, #0x7
  404d7c:	lsl	w0, w21, w0
  404d80:	ldrb	w1, [x23, w2, sxtw]
  404d84:	orr	w0, w0, w1
  404d88:	strb	w0, [x23, w2, sxtw]
  404d8c:	ldrsb	w0, [x22]
  404d90:	cbz	w0, 404dc8 <ferror@plt+0x2eb8>
  404d94:	ldrsb	w3, [x19, #1]!
  404d98:	cbz	w3, 404dc8 <ferror@plt+0x2eb8>
  404d9c:	mov	x0, x19
  404da0:	b	404d38 <ferror@plt+0x2e28>
  404da4:	add	x22, x19, #0x1
  404da8:	cmp	x0, x22
  404dac:	b.cc	404d68 <ferror@plt+0x2e58>  // b.lo, b.ul, b.last
  404db0:	mov	w0, #0xffffffff            	// #-1
  404db4:	ldp	x19, x20, [sp, #16]
  404db8:	ldp	x21, x22, [sp, #32]
  404dbc:	ldr	x23, [sp, #48]
  404dc0:	ldp	x29, x30, [sp], #64
  404dc4:	ret
  404dc8:	mov	w0, #0x0                   	// #0
  404dcc:	ldp	x19, x20, [sp, #16]
  404dd0:	ldp	x21, x22, [sp, #32]
  404dd4:	ldr	x23, [sp, #48]
  404dd8:	ldp	x29, x30, [sp], #64
  404ddc:	ret
  404de0:	mov	w0, #0xffffffea            	// #-22
  404de4:	ret
  404de8:	cmp	x2, #0x0
  404dec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404df0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404df4:	b.eq	404eb4 <ferror@plt+0x2fa4>  // b.none
  404df8:	stp	x29, x30, [sp, #-48]!
  404dfc:	mov	x29, sp
  404e00:	stp	x19, x20, [sp, #16]
  404e04:	mov	x19, x0
  404e08:	stp	x21, x22, [sp, #32]
  404e0c:	mov	x21, x2
  404e10:	mov	x22, x1
  404e14:	ldrsb	w3, [x0]
  404e18:	cbz	w3, 404ea0 <ferror@plt+0x2f90>
  404e1c:	nop
  404e20:	cmp	w3, #0x2c
  404e24:	ldrsb	w3, [x19, #1]
  404e28:	b.eq	404e40 <ferror@plt+0x2f30>  // b.none
  404e2c:	cbz	w3, 404e80 <ferror@plt+0x2f70>
  404e30:	add	x19, x19, #0x1
  404e34:	cmp	w3, #0x2c
  404e38:	ldrsb	w3, [x19, #1]
  404e3c:	b.ne	404e2c <ferror@plt+0x2f1c>  // b.any
  404e40:	mov	x20, x19
  404e44:	cbz	w3, 404e80 <ferror@plt+0x2f70>
  404e48:	cmp	x0, x20
  404e4c:	b.cs	404e8c <ferror@plt+0x2f7c>  // b.hs, b.nlast
  404e50:	sub	x1, x20, x0
  404e54:	blr	x21
  404e58:	tbnz	x0, #63, 404e90 <ferror@plt+0x2f80>
  404e5c:	ldr	x2, [x22]
  404e60:	orr	x0, x2, x0
  404e64:	str	x0, [x22]
  404e68:	ldrsb	w0, [x20]
  404e6c:	cbz	w0, 404ea0 <ferror@plt+0x2f90>
  404e70:	ldrsb	w3, [x19, #1]!
  404e74:	cbz	w3, 404ea0 <ferror@plt+0x2f90>
  404e78:	mov	x0, x19
  404e7c:	b	404e20 <ferror@plt+0x2f10>
  404e80:	add	x20, x19, #0x1
  404e84:	cmp	x0, x20
  404e88:	b.cc	404e50 <ferror@plt+0x2f40>  // b.lo, b.ul, b.last
  404e8c:	mov	w0, #0xffffffff            	// #-1
  404e90:	ldp	x19, x20, [sp, #16]
  404e94:	ldp	x21, x22, [sp, #32]
  404e98:	ldp	x29, x30, [sp], #48
  404e9c:	ret
  404ea0:	mov	w0, #0x0                   	// #0
  404ea4:	ldp	x19, x20, [sp, #16]
  404ea8:	ldp	x21, x22, [sp, #32]
  404eac:	ldp	x29, x30, [sp], #48
  404eb0:	ret
  404eb4:	mov	w0, #0xffffffea            	// #-22
  404eb8:	ret
  404ebc:	nop
  404ec0:	stp	x29, x30, [sp, #-80]!
  404ec4:	mov	x29, sp
  404ec8:	str	xzr, [sp, #72]
  404ecc:	cbz	x0, 404f60 <ferror@plt+0x3050>
  404ed0:	stp	x19, x20, [sp, #16]
  404ed4:	mov	x19, x0
  404ed8:	mov	x20, x2
  404edc:	stp	x21, x22, [sp, #32]
  404ee0:	mov	w21, w3
  404ee4:	stp	x23, x24, [sp, #48]
  404ee8:	mov	x23, x1
  404eec:	str	w3, [x1]
  404ef0:	str	w3, [x2]
  404ef4:	bl	401eb0 <__errno_location@plt>
  404ef8:	str	wzr, [x0]
  404efc:	mov	x22, x0
  404f00:	ldrsb	w0, [x19]
  404f04:	cmp	w0, #0x3a
  404f08:	b.eq	404f6c <ferror@plt+0x305c>  // b.none
  404f0c:	add	x24, sp, #0x48
  404f10:	mov	x0, x19
  404f14:	mov	x1, x24
  404f18:	mov	w2, #0xa                   	// #10
  404f1c:	bl	401d80 <strtol@plt>
  404f20:	str	w0, [x23]
  404f24:	str	w0, [x20]
  404f28:	ldr	w0, [x22]
  404f2c:	cbnz	w0, 404fa4 <ferror@plt+0x3094>
  404f30:	ldr	x2, [sp, #72]
  404f34:	cmp	x2, #0x0
  404f38:	ccmp	x2, x19, #0x4, ne  // ne = any
  404f3c:	b.eq	404fa4 <ferror@plt+0x3094>  // b.none
  404f40:	ldrsb	w3, [x2]
  404f44:	cmp	w3, #0x3a
  404f48:	b.eq	404fb8 <ferror@plt+0x30a8>  // b.none
  404f4c:	cmp	w3, #0x2d
  404f50:	b.eq	404fd4 <ferror@plt+0x30c4>  // b.none
  404f54:	ldp	x19, x20, [sp, #16]
  404f58:	ldp	x21, x22, [sp, #32]
  404f5c:	ldp	x23, x24, [sp, #48]
  404f60:	mov	w0, #0x0                   	// #0
  404f64:	ldp	x29, x30, [sp], #80
  404f68:	ret
  404f6c:	add	x19, x19, #0x1
  404f70:	add	x1, sp, #0x48
  404f74:	mov	x0, x19
  404f78:	mov	w2, #0xa                   	// #10
  404f7c:	bl	401d80 <strtol@plt>
  404f80:	str	w0, [x20]
  404f84:	ldr	w0, [x22]
  404f88:	cbnz	w0, 404fa4 <ferror@plt+0x3094>
  404f8c:	ldr	x0, [sp, #72]
  404f90:	cbz	x0, 404fa4 <ferror@plt+0x3094>
  404f94:	ldrsb	w1, [x0]
  404f98:	cmp	w1, #0x0
  404f9c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404fa0:	b.ne	404f54 <ferror@plt+0x3044>  // b.any
  404fa4:	mov	w0, #0xffffffff            	// #-1
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldp	x21, x22, [sp, #32]
  404fb0:	ldp	x23, x24, [sp, #48]
  404fb4:	b	404f64 <ferror@plt+0x3054>
  404fb8:	ldrsb	w1, [x2, #1]
  404fbc:	cbnz	w1, 404fd4 <ferror@plt+0x30c4>
  404fc0:	ldp	x23, x24, [sp, #48]
  404fc4:	str	w21, [x20]
  404fc8:	ldp	x19, x20, [sp, #16]
  404fcc:	ldp	x21, x22, [sp, #32]
  404fd0:	b	404f64 <ferror@plt+0x3054>
  404fd4:	str	wzr, [x22]
  404fd8:	add	x19, x2, #0x1
  404fdc:	mov	x1, x24
  404fe0:	mov	x0, x19
  404fe4:	mov	w2, #0xa                   	// #10
  404fe8:	str	xzr, [sp, #72]
  404fec:	bl	401d80 <strtol@plt>
  404ff0:	str	w0, [x20]
  404ff4:	ldr	w0, [x22]
  404ff8:	cbz	w0, 404f8c <ferror@plt+0x307c>
  404ffc:	b	404fa4 <ferror@plt+0x3094>
  405000:	cmp	x1, #0x0
  405004:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405008:	b.eq	405194 <ferror@plt+0x3284>  // b.none
  40500c:	stp	x29, x30, [sp, #-48]!
  405010:	mov	x29, sp
  405014:	stp	x19, x20, [sp, #16]
  405018:	mov	x19, x0
  40501c:	mov	x20, x1
  405020:	stp	x21, x22, [sp, #32]
  405024:	ldrsb	w0, [x19]
  405028:	cmp	w0, #0x2f
  40502c:	b.eq	405038 <ferror@plt+0x3128>  // b.none
  405030:	b	4050fc <ferror@plt+0x31ec>
  405034:	add	x19, x19, #0x1
  405038:	ldrsb	w0, [x19, #1]
  40503c:	cmp	w0, #0x2f
  405040:	b.eq	405034 <ferror@plt+0x3124>  // b.none
  405044:	ldrsb	w0, [x19, #1]
  405048:	mov	x21, #0x1                   	// #1
  40504c:	cmp	w0, #0x2f
  405050:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405054:	b.eq	40506c <ferror@plt+0x315c>  // b.none
  405058:	add	x21, x21, #0x1
  40505c:	ldrsb	w0, [x19, x21]
  405060:	cmp	w0, #0x2f
  405064:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405068:	b.ne	405058 <ferror@plt+0x3148>  // b.any
  40506c:	ldrsb	w0, [x20]
  405070:	cmp	w0, #0x2f
  405074:	b.eq	405080 <ferror@plt+0x3170>  // b.none
  405078:	b	405118 <ferror@plt+0x3208>
  40507c:	add	x20, x20, #0x1
  405080:	ldrsb	w0, [x20, #1]
  405084:	cmp	w0, #0x2f
  405088:	b.eq	40507c <ferror@plt+0x316c>  // b.none
  40508c:	ldrsb	w0, [x20, #1]
  405090:	cmp	w0, #0x2f
  405094:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405098:	b.eq	405188 <ferror@plt+0x3278>  // b.none
  40509c:	mov	x22, #0x1                   	// #1
  4050a0:	add	x22, x22, #0x1
  4050a4:	ldrsb	w0, [x20, x22]
  4050a8:	cmp	w0, #0x2f
  4050ac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4050b0:	b.ne	4050a0 <ferror@plt+0x3190>  // b.any
  4050b4:	add	x0, x22, x21
  4050b8:	cbz	x0, 405130 <ferror@plt+0x3220>
  4050bc:	cmp	x0, #0x1
  4050c0:	b.eq	405144 <ferror@plt+0x3234>  // b.none
  4050c4:	cmp	x20, #0x0
  4050c8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4050cc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4050d0:	b.eq	405174 <ferror@plt+0x3264>  // b.none
  4050d4:	mov	x2, x21
  4050d8:	mov	x1, x20
  4050dc:	mov	x0, x19
  4050e0:	bl	401c20 <strncmp@plt>
  4050e4:	cbnz	w0, 405174 <ferror@plt+0x3264>
  4050e8:	add	x19, x19, x21
  4050ec:	add	x20, x20, x22
  4050f0:	ldrsb	w0, [x19]
  4050f4:	cmp	w0, #0x2f
  4050f8:	b.eq	405038 <ferror@plt+0x3128>  // b.none
  4050fc:	cbnz	w0, 405044 <ferror@plt+0x3134>
  405100:	ldrsb	w0, [x20]
  405104:	mov	x21, #0x0                   	// #0
  405108:	mov	x19, #0x0                   	// #0
  40510c:	cmp	w0, #0x2f
  405110:	b.eq	405080 <ferror@plt+0x3170>  // b.none
  405114:	nop
  405118:	cbnz	w0, 40508c <ferror@plt+0x317c>
  40511c:	mov	x0, x21
  405120:	mov	x22, #0x0                   	// #0
  405124:	mov	x20, #0x0                   	// #0
  405128:	cbnz	x0, 4050bc <ferror@plt+0x31ac>
  40512c:	nop
  405130:	mov	w0, #0x1                   	// #1
  405134:	ldp	x19, x20, [sp, #16]
  405138:	ldp	x21, x22, [sp, #32]
  40513c:	ldp	x29, x30, [sp], #48
  405140:	ret
  405144:	cbz	x19, 405154 <ferror@plt+0x3244>
  405148:	ldrsb	w1, [x19]
  40514c:	cmp	w1, #0x2f
  405150:	b.eq	405134 <ferror@plt+0x3224>  // b.none
  405154:	cbz	x20, 405174 <ferror@plt+0x3264>
  405158:	ldrsb	w0, [x20]
  40515c:	cmp	w0, #0x2f
  405160:	b.eq	405130 <ferror@plt+0x3220>  // b.none
  405164:	cmp	x20, #0x0
  405168:	ccmp	x21, x22, #0x0, ne  // ne = any
  40516c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405170:	b.ne	4050d4 <ferror@plt+0x31c4>  // b.any
  405174:	mov	w0, #0x0                   	// #0
  405178:	ldp	x19, x20, [sp, #16]
  40517c:	ldp	x21, x22, [sp, #32]
  405180:	ldp	x29, x30, [sp], #48
  405184:	ret
  405188:	add	x0, x21, #0x1
  40518c:	mov	x22, #0x1                   	// #1
  405190:	b	4050b8 <ferror@plt+0x31a8>
  405194:	mov	w0, #0x0                   	// #0
  405198:	ret
  40519c:	nop
  4051a0:	stp	x29, x30, [sp, #-64]!
  4051a4:	mov	x29, sp
  4051a8:	stp	x19, x20, [sp, #16]
  4051ac:	mov	x19, x1
  4051b0:	orr	x1, x0, x1
  4051b4:	cbz	x1, 405234 <ferror@plt+0x3324>
  4051b8:	stp	x21, x22, [sp, #32]
  4051bc:	mov	x20, x0
  4051c0:	mov	x21, x2
  4051c4:	cbz	x0, 405248 <ferror@plt+0x3338>
  4051c8:	cbz	x19, 405260 <ferror@plt+0x3350>
  4051cc:	stp	x23, x24, [sp, #48]
  4051d0:	bl	401a60 <strlen@plt>
  4051d4:	mov	x23, x0
  4051d8:	mvn	x0, x0
  4051dc:	mov	x22, #0x0                   	// #0
  4051e0:	cmp	x21, x0
  4051e4:	b.hi	40521c <ferror@plt+0x330c>  // b.pmore
  4051e8:	add	x24, x21, x23
  4051ec:	add	x0, x24, #0x1
  4051f0:	bl	401bd0 <malloc@plt>
  4051f4:	mov	x22, x0
  4051f8:	cbz	x0, 40521c <ferror@plt+0x330c>
  4051fc:	mov	x1, x20
  405200:	mov	x2, x23
  405204:	bl	401a20 <memcpy@plt>
  405208:	mov	x2, x21
  40520c:	mov	x1, x19
  405210:	add	x0, x22, x23
  405214:	bl	401a20 <memcpy@plt>
  405218:	strb	wzr, [x22, x24]
  40521c:	mov	x0, x22
  405220:	ldp	x19, x20, [sp, #16]
  405224:	ldp	x21, x22, [sp, #32]
  405228:	ldp	x23, x24, [sp, #48]
  40522c:	ldp	x29, x30, [sp], #64
  405230:	ret
  405234:	ldp	x19, x20, [sp, #16]
  405238:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40523c:	ldp	x29, x30, [sp], #64
  405240:	add	x0, x0, #0x748
  405244:	b	401cd0 <strdup@plt>
  405248:	mov	x0, x19
  40524c:	mov	x1, x2
  405250:	ldp	x19, x20, [sp, #16]
  405254:	ldp	x21, x22, [sp, #32]
  405258:	ldp	x29, x30, [sp], #64
  40525c:	b	401de0 <strndup@plt>
  405260:	ldp	x19, x20, [sp, #16]
  405264:	ldp	x21, x22, [sp, #32]
  405268:	ldp	x29, x30, [sp], #64
  40526c:	b	401cd0 <strdup@plt>
  405270:	stp	x29, x30, [sp, #-32]!
  405274:	mov	x2, #0x0                   	// #0
  405278:	mov	x29, sp
  40527c:	stp	x19, x20, [sp, #16]
  405280:	mov	x20, x0
  405284:	mov	x19, x1
  405288:	cbz	x1, 405298 <ferror@plt+0x3388>
  40528c:	mov	x0, x1
  405290:	bl	401a60 <strlen@plt>
  405294:	mov	x2, x0
  405298:	mov	x1, x19
  40529c:	mov	x0, x20
  4052a0:	ldp	x19, x20, [sp, #16]
  4052a4:	ldp	x29, x30, [sp], #32
  4052a8:	b	4051a0 <ferror@plt+0x3290>
  4052ac:	nop
  4052b0:	stp	x29, x30, [sp, #-288]!
  4052b4:	mov	w9, #0xffffffd0            	// #-48
  4052b8:	mov	w8, #0xffffff80            	// #-128
  4052bc:	mov	x29, sp
  4052c0:	add	x10, sp, #0xf0
  4052c4:	add	x11, sp, #0x120
  4052c8:	stp	x11, x11, [sp, #80]
  4052cc:	str	x10, [sp, #96]
  4052d0:	stp	w9, w8, [sp, #104]
  4052d4:	ldp	x10, x11, [sp, #80]
  4052d8:	str	x19, [sp, #16]
  4052dc:	ldp	x8, x9, [sp, #96]
  4052e0:	mov	x19, x0
  4052e4:	add	x0, sp, #0x48
  4052e8:	stp	x10, x11, [sp, #32]
  4052ec:	stp	x8, x9, [sp, #48]
  4052f0:	str	q0, [sp, #112]
  4052f4:	str	q1, [sp, #128]
  4052f8:	str	q2, [sp, #144]
  4052fc:	str	q3, [sp, #160]
  405300:	str	q4, [sp, #176]
  405304:	str	q5, [sp, #192]
  405308:	str	q6, [sp, #208]
  40530c:	str	q7, [sp, #224]
  405310:	stp	x2, x3, [sp, #240]
  405314:	add	x2, sp, #0x20
  405318:	stp	x4, x5, [sp, #256]
  40531c:	stp	x6, x7, [sp, #272]
  405320:	bl	401dd0 <vasprintf@plt>
  405324:	tbnz	w0, #31, 405354 <ferror@plt+0x3444>
  405328:	ldr	x1, [sp, #72]
  40532c:	sxtw	x2, w0
  405330:	mov	x0, x19
  405334:	bl	4051a0 <ferror@plt+0x3290>
  405338:	mov	x19, x0
  40533c:	ldr	x0, [sp, #72]
  405340:	bl	401d90 <free@plt>
  405344:	mov	x0, x19
  405348:	ldr	x19, [sp, #16]
  40534c:	ldp	x29, x30, [sp], #288
  405350:	ret
  405354:	mov	x19, #0x0                   	// #0
  405358:	mov	x0, x19
  40535c:	ldr	x19, [sp, #16]
  405360:	ldp	x29, x30, [sp], #288
  405364:	ret
  405368:	stp	x29, x30, [sp, #-96]!
  40536c:	mov	x29, sp
  405370:	stp	x19, x20, [sp, #16]
  405374:	ldr	x19, [x0]
  405378:	stp	x21, x22, [sp, #32]
  40537c:	stp	x23, x24, [sp, #48]
  405380:	mov	x23, x0
  405384:	ldrsb	w0, [x19]
  405388:	cbz	w0, 4054e0 <ferror@plt+0x35d0>
  40538c:	mov	x24, x1
  405390:	mov	x22, x2
  405394:	mov	x1, x2
  405398:	mov	x0, x19
  40539c:	stp	x25, x26, [sp, #64]
  4053a0:	mov	w25, w3
  4053a4:	bl	401df0 <strspn@plt>
  4053a8:	ldrsb	w20, [x19, x0]
  4053ac:	add	x21, x19, x0
  4053b0:	cbz	w20, 40549c <ferror@plt+0x358c>
  4053b4:	cbz	w25, 405468 <ferror@plt+0x3558>
  4053b8:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4053bc:	mov	w1, w20
  4053c0:	add	x0, x0, #0xff0
  4053c4:	bl	401e00 <strchr@plt>
  4053c8:	cbz	x0, 4054fc <ferror@plt+0x35ec>
  4053cc:	ldrsb	w1, [x21, #1]
  4053d0:	add	x25, x21, #0x1
  4053d4:	strb	w20, [sp, #88]
  4053d8:	add	x26, sp, #0x58
  4053dc:	strb	wzr, [sp, #89]
  4053e0:	mov	w19, #0x0                   	// #0
  4053e4:	cbz	w1, 4055b4 <ferror@plt+0x36a4>
  4053e8:	cmp	w1, #0x5c
  4053ec:	b.eq	4054c0 <ferror@plt+0x35b0>  // b.none
  4053f0:	mov	x0, x26
  4053f4:	bl	401e00 <strchr@plt>
  4053f8:	cbnz	x0, 4055a0 <ferror@plt+0x3690>
  4053fc:	add	w19, w19, #0x1
  405400:	sxtw	x0, w19
  405404:	ldrsb	w1, [x25, w19, sxtw]
  405408:	cbnz	w1, 4053e8 <ferror@plt+0x34d8>
  40540c:	add	x1, x0, #0x1
  405410:	add	x1, x21, x1
  405414:	str	x0, [x24]
  405418:	ldrsb	w1, [x1]
  40541c:	cmp	w1, #0x0
  405420:	ccmp	w20, w1, #0x0, ne  // ne = any
  405424:	b.ne	40549c <ferror@plt+0x358c>  // b.any
  405428:	add	x0, x0, #0x2
  40542c:	add	x19, x21, x0
  405430:	ldrsb	w1, [x21, x0]
  405434:	cbz	w1, 405444 <ferror@plt+0x3534>
  405438:	mov	x0, x22
  40543c:	bl	401e00 <strchr@plt>
  405440:	cbz	x0, 40549c <ferror@plt+0x358c>
  405444:	mov	x21, x25
  405448:	ldp	x25, x26, [sp, #64]
  40544c:	str	x19, [x23]
  405450:	mov	x0, x21
  405454:	ldp	x19, x20, [sp, #16]
  405458:	ldp	x21, x22, [sp, #32]
  40545c:	ldp	x23, x24, [sp, #48]
  405460:	ldp	x29, x30, [sp], #96
  405464:	ret
  405468:	mov	x1, x22
  40546c:	mov	x0, x21
  405470:	bl	401e80 <strcspn@plt>
  405474:	ldp	x25, x26, [sp, #64]
  405478:	str	x0, [x24]
  40547c:	add	x0, x21, x0
  405480:	str	x0, [x23]
  405484:	mov	x0, x21
  405488:	ldp	x19, x20, [sp, #16]
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x23, x24, [sp, #48]
  405494:	ldp	x29, x30, [sp], #96
  405498:	ret
  40549c:	ldp	x25, x26, [sp, #64]
  4054a0:	str	x21, [x23]
  4054a4:	mov	x21, #0x0                   	// #0
  4054a8:	mov	x0, x21
  4054ac:	ldp	x19, x20, [sp, #16]
  4054b0:	ldp	x21, x22, [sp, #32]
  4054b4:	ldp	x23, x24, [sp, #48]
  4054b8:	ldp	x29, x30, [sp], #96
  4054bc:	ret
  4054c0:	add	w0, w19, #0x1
  4054c4:	ldrsb	w0, [x25, w0, sxtw]
  4054c8:	cbz	w0, 4055a0 <ferror@plt+0x3690>
  4054cc:	add	w19, w19, #0x2
  4054d0:	sxtw	x0, w19
  4054d4:	ldrsb	w1, [x25, w19, sxtw]
  4054d8:	cbnz	w1, 4053e8 <ferror@plt+0x34d8>
  4054dc:	b	40540c <ferror@plt+0x34fc>
  4054e0:	mov	x21, #0x0                   	// #0
  4054e4:	mov	x0, x21
  4054e8:	ldp	x19, x20, [sp, #16]
  4054ec:	ldp	x21, x22, [sp, #32]
  4054f0:	ldp	x23, x24, [sp, #48]
  4054f4:	ldp	x29, x30, [sp], #96
  4054f8:	ret
  4054fc:	sub	x25, x21, #0x1
  405500:	mov	w0, #0x0                   	// #0
  405504:	add	w19, w0, #0x1
  405508:	cmp	w20, #0x5c
  40550c:	sxtw	x19, w19
  405510:	sub	w26, w19, #0x1
  405514:	b.eq	405548 <ferror@plt+0x3638>  // b.none
  405518:	mov	w1, w20
  40551c:	mov	x0, x22
  405520:	bl	401e00 <strchr@plt>
  405524:	add	x1, x19, #0x1
  405528:	cbnz	x0, 4055a8 <ferror@plt+0x3698>
  40552c:	ldrsb	w20, [x25, x1]
  405530:	add	x26, x21, x19
  405534:	cbz	w20, 405568 <ferror@plt+0x3658>
  405538:	mov	x19, x1
  40553c:	cmp	w20, #0x5c
  405540:	sub	w26, w19, #0x1
  405544:	b.ne	405518 <ferror@plt+0x3608>  // b.any
  405548:	ldrsb	w1, [x21, w19, sxtw]
  40554c:	cbz	w1, 4055a8 <ferror@plt+0x3698>
  405550:	add	w0, w19, #0x1
  405554:	sxtw	x19, w0
  405558:	ldrsb	w20, [x21, w0, sxtw]
  40555c:	add	x26, x21, x19
  405560:	cbnz	w20, 405504 <ferror@plt+0x35f4>
  405564:	nop
  405568:	str	x19, [x24]
  40556c:	ldrsb	w1, [x26]
  405570:	cbz	w1, 405580 <ferror@plt+0x3670>
  405574:	mov	x0, x22
  405578:	bl	401e00 <strchr@plt>
  40557c:	cbz	x0, 40549c <ferror@plt+0x358c>
  405580:	str	x26, [x23]
  405584:	mov	x0, x21
  405588:	ldp	x19, x20, [sp, #16]
  40558c:	ldp	x21, x22, [sp, #32]
  405590:	ldp	x23, x24, [sp, #48]
  405594:	ldp	x25, x26, [sp, #64]
  405598:	ldp	x29, x30, [sp], #96
  40559c:	ret
  4055a0:	sxtw	x0, w19
  4055a4:	b	40540c <ferror@plt+0x34fc>
  4055a8:	sxtw	x19, w26
  4055ac:	add	x26, x21, x19
  4055b0:	b	405568 <ferror@plt+0x3658>
  4055b4:	mov	x1, x25
  4055b8:	mov	x0, #0x0                   	// #0
  4055bc:	b	405414 <ferror@plt+0x3504>
  4055c0:	stp	x29, x30, [sp, #-32]!
  4055c4:	mov	x29, sp
  4055c8:	str	x19, [sp, #16]
  4055cc:	mov	x19, x0
  4055d0:	b	4055dc <ferror@plt+0x36cc>
  4055d4:	cmp	w0, #0xa
  4055d8:	b.eq	4055fc <ferror@plt+0x36ec>  // b.none
  4055dc:	mov	x0, x19
  4055e0:	bl	401c50 <fgetc@plt>
  4055e4:	cmn	w0, #0x1
  4055e8:	b.ne	4055d4 <ferror@plt+0x36c4>  // b.any
  4055ec:	mov	w0, #0x1                   	// #1
  4055f0:	ldr	x19, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #32
  4055f8:	ret
  4055fc:	mov	w0, #0x0                   	// #0
  405600:	ldr	x19, [sp, #16]
  405604:	ldp	x29, x30, [sp], #32
  405608:	ret
  40560c:	nop
  405610:	stp	x29, x30, [sp, #-144]!
  405614:	mov	x29, sp
  405618:	stp	x19, x20, [sp, #16]
  40561c:	stp	x21, x22, [sp, #32]
  405620:	stp	x23, x24, [sp, #48]
  405624:	stp	x25, x26, [sp, #64]
  405628:	stp	x27, x28, [sp, #80]
  40562c:	str	x1, [sp, #120]
  405630:	cbz	x0, 40584c <ferror@plt+0x393c>
  405634:	mov	x21, x0
  405638:	adrp	x0, 419000 <ferror@plt+0x170f0>
  40563c:	adrp	x26, 408000 <ferror@plt+0x60f0>
  405640:	add	x25, x0, #0xb58
  405644:	add	x26, x26, #0x10
  405648:	add	x0, sp, #0x88
  40564c:	mov	x1, x26
  405650:	stp	xzr, x0, [sp, #104]
  405654:	mov	x0, x21
  405658:	bl	401df0 <strspn@plt>
  40565c:	add	x19, x21, x0
  405660:	ldrsb	w0, [x21, x0]
  405664:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  405668:	mov	w22, #0x0                   	// #0
  40566c:	movk	x24, #0xcccd
  405670:	cbz	w0, 40576c <ferror@plt+0x385c>
  405674:	nop
  405678:	bl	401eb0 <__errno_location@plt>
  40567c:	mov	x22, x0
  405680:	ldr	x1, [sp, #112]
  405684:	mov	x0, x19
  405688:	str	wzr, [x22]
  40568c:	mov	w2, #0xa                   	// #10
  405690:	bl	401aa0 <strtoll@plt>
  405694:	str	x0, [sp, #96]
  405698:	ldr	w1, [x22]
  40569c:	cmp	w1, #0x0
  4056a0:	b.gt	40580c <ferror@plt+0x38fc>
  4056a4:	tbnz	x0, #63, 40582c <ferror@plt+0x391c>
  4056a8:	ldr	x21, [sp, #136]
  4056ac:	ldrsb	w0, [x21]
  4056b0:	cmp	w0, #0x2e
  4056b4:	b.eq	4057cc <ferror@plt+0x38bc>  // b.none
  4056b8:	cmp	x19, x21
  4056bc:	b.eq	4057ac <ferror@plt+0x389c>  // b.none
  4056c0:	mov	w22, #0x0                   	// #0
  4056c4:	mov	x20, #0x0                   	// #0
  4056c8:	adrp	x2, 419000 <ferror@plt+0x170f0>
  4056cc:	mov	x0, x21
  4056d0:	mov	x1, x26
  4056d4:	add	x19, x2, #0xb58
  4056d8:	mov	w28, #0x0                   	// #0
  4056dc:	bl	401df0 <strspn@plt>
  4056e0:	add	x21, x21, x0
  4056e4:	str	x21, [sp, #136]
  4056e8:	ldr	x23, [x19]
  4056ec:	cbz	x23, 40579c <ferror@plt+0x388c>
  4056f0:	mov	x0, x23
  4056f4:	bl	401a60 <strlen@plt>
  4056f8:	mov	x27, x0
  4056fc:	cbz	x0, 40579c <ferror@plt+0x388c>
  405700:	mov	x2, x0
  405704:	mov	x1, x23
  405708:	mov	x0, x21
  40570c:	bl	401c20 <strncmp@plt>
  405710:	cbnz	w0, 40579c <ferror@plt+0x388c>
  405714:	ubfiz	x3, x28, #4, #32
  405718:	add	x3, x25, x3
  40571c:	ldr	x0, [x3, #8]
  405720:	mul	x20, x20, x0
  405724:	cbz	w22, 405738 <ferror@plt+0x3828>
  405728:	umulh	x20, x20, x24
  40572c:	subs	w22, w22, #0x1
  405730:	lsr	x20, x20, #3
  405734:	b.ne	405728 <ferror@plt+0x3818>  // b.any
  405738:	ldr	x1, [sp, #96]
  40573c:	add	x21, x21, x27
  405740:	mov	w22, #0x1                   	// #1
  405744:	madd	x20, x1, x0, x20
  405748:	mov	x1, x26
  40574c:	ldr	x0, [sp, #104]
  405750:	add	x0, x0, x20
  405754:	str	x0, [sp, #104]
  405758:	mov	x0, x21
  40575c:	bl	401df0 <strspn@plt>
  405760:	add	x19, x21, x0
  405764:	ldrsb	w0, [x21, x0]
  405768:	cbnz	w0, 405678 <ferror@plt+0x3768>
  40576c:	cbz	w22, 4057ac <ferror@plt+0x389c>
  405770:	ldr	x1, [sp, #120]
  405774:	mov	w0, #0x0                   	// #0
  405778:	ldr	x2, [sp, #104]
  40577c:	str	x2, [x1]
  405780:	ldp	x19, x20, [sp, #16]
  405784:	ldp	x21, x22, [sp, #32]
  405788:	ldp	x23, x24, [sp, #48]
  40578c:	ldp	x25, x26, [sp, #64]
  405790:	ldp	x27, x28, [sp, #80]
  405794:	ldp	x29, x30, [sp], #144
  405798:	ret
  40579c:	add	w28, w28, #0x1
  4057a0:	add	x19, x19, #0x10
  4057a4:	cmp	w28, #0x1c
  4057a8:	b.ne	4056e8 <ferror@plt+0x37d8>  // b.any
  4057ac:	mov	w0, #0xffffffea            	// #-22
  4057b0:	ldp	x19, x20, [sp, #16]
  4057b4:	ldp	x21, x22, [sp, #32]
  4057b8:	ldp	x23, x24, [sp, #48]
  4057bc:	ldp	x25, x26, [sp, #64]
  4057c0:	ldp	x27, x28, [sp, #80]
  4057c4:	ldp	x29, x30, [sp], #144
  4057c8:	ret
  4057cc:	ldr	x1, [sp, #112]
  4057d0:	str	wzr, [x22]
  4057d4:	add	x19, x21, #0x1
  4057d8:	mov	w2, #0xa                   	// #10
  4057dc:	mov	x0, x19
  4057e0:	bl	401aa0 <strtoll@plt>
  4057e4:	mov	x20, x0
  4057e8:	ldr	w1, [x22]
  4057ec:	cmp	w1, #0x0
  4057f0:	b.gt	40580c <ferror@plt+0x38fc>
  4057f4:	tbnz	x0, #63, 40582c <ferror@plt+0x391c>
  4057f8:	ldr	x21, [sp, #136]
  4057fc:	cmp	x19, x21
  405800:	b.eq	4057ac <ferror@plt+0x389c>  // b.none
  405804:	sub	w22, w21, w19
  405808:	b	4056c8 <ferror@plt+0x37b8>
  40580c:	neg	w0, w1
  405810:	ldp	x19, x20, [sp, #16]
  405814:	ldp	x21, x22, [sp, #32]
  405818:	ldp	x23, x24, [sp, #48]
  40581c:	ldp	x25, x26, [sp, #64]
  405820:	ldp	x27, x28, [sp, #80]
  405824:	ldp	x29, x30, [sp], #144
  405828:	ret
  40582c:	mov	w0, #0xffffffde            	// #-34
  405830:	ldp	x19, x20, [sp, #16]
  405834:	ldp	x21, x22, [sp, #32]
  405838:	ldp	x23, x24, [sp, #48]
  40583c:	ldp	x25, x26, [sp, #64]
  405840:	ldp	x27, x28, [sp, #80]
  405844:	ldp	x29, x30, [sp], #144
  405848:	ret
  40584c:	adrp	x3, 408000 <ferror@plt+0x60f0>
  405850:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405854:	adrp	x0, 408000 <ferror@plt+0x60f0>
  405858:	add	x3, x3, #0x2e0
  40585c:	add	x1, x1, #0xff8
  405860:	add	x0, x0, #0x8
  405864:	mov	w2, #0x4d                  	// #77
  405868:	bl	401ea0 <__assert_fail@plt>
  40586c:	nop
  405870:	stp	x29, x30, [sp, #-224]!
  405874:	mov	x29, sp
  405878:	stp	x19, x20, [sp, #16]
  40587c:	stp	xzr, xzr, [sp, #96]
  405880:	cbz	x0, 405d94 <ferror@plt+0x3e84>
  405884:	stp	x21, x22, [sp, #32]
  405888:	mov	x20, x1
  40588c:	cbz	x1, 405dc4 <ferror@plt+0x3eb4>
  405890:	mov	x19, x0
  405894:	mov	x0, #0x0                   	// #0
  405898:	bl	401bc0 <time@plt>
  40589c:	mov	x2, x0
  4058a0:	add	x21, sp, #0x70
  4058a4:	add	x0, sp, #0x58
  4058a8:	mov	x1, x21
  4058ac:	str	x2, [sp, #88]
  4058b0:	bl	401ac0 <localtime_r@plt>
  4058b4:	mov	w2, #0xffffffff            	// #-1
  4058b8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4058bc:	mov	x0, x19
  4058c0:	add	x1, x1, #0xa70
  4058c4:	str	w2, [sp, #144]
  4058c8:	bl	401d50 <strcmp@plt>
  4058cc:	cbz	w0, 405970 <ferror@plt+0x3a60>
  4058d0:	adrp	x1, 408000 <ferror@plt+0x60f0>
  4058d4:	mov	x0, x19
  4058d8:	add	x1, x1, #0x20
  4058dc:	bl	401d50 <strcmp@plt>
  4058e0:	cbz	w0, 405988 <ferror@plt+0x3a78>
  4058e4:	adrp	x1, 408000 <ferror@plt+0x60f0>
  4058e8:	mov	x0, x19
  4058ec:	add	x1, x1, #0x28
  4058f0:	bl	401d50 <strcmp@plt>
  4058f4:	cbz	w0, 405a00 <ferror@plt+0x3af0>
  4058f8:	adrp	x1, 408000 <ferror@plt+0x60f0>
  4058fc:	mov	x0, x19
  405900:	add	x1, x1, #0x38
  405904:	bl	401d50 <strcmp@plt>
  405908:	cbz	w0, 4059d8 <ferror@plt+0x3ac8>
  40590c:	ldrsb	w0, [x19]
  405910:	cmp	w0, #0x2b
  405914:	b.eq	405a14 <ferror@plt+0x3b04>  // b.none
  405918:	cmp	w0, #0x2d
  40591c:	b.eq	405d70 <ferror@plt+0x3e60>  // b.none
  405920:	mov	x0, x19
  405924:	bl	401a60 <strlen@plt>
  405928:	cmp	x0, #0x3
  40592c:	b.ls	405a2c <ferror@plt+0x3b1c>  // b.plast
  405930:	sub	x1, x0, #0x4
  405934:	mov	w0, #0x6120                	// #24864
  405938:	movk	w0, #0x6f67, lsl #16
  40593c:	ldr	w2, [x19, x1]
  405940:	cmp	w2, w0
  405944:	b.ne	405a2c <ferror@plt+0x3b1c>  // b.any
  405948:	mov	x0, x19
  40594c:	bl	401de0 <strndup@plt>
  405950:	mov	x22, x0
  405954:	cbz	x0, 405df0 <ferror@plt+0x3ee0>
  405958:	add	x1, sp, #0x68
  40595c:	bl	405610 <ferror@plt+0x3700>
  405960:	mov	w19, w0
  405964:	mov	x0, x22
  405968:	bl	401d90 <free@plt>
  40596c:	tbnz	w19, #31, 4059c4 <ferror@plt+0x3ab4>
  405970:	mov	x0, x21
  405974:	bl	401d00 <mktime@plt>
  405978:	cmn	x0, #0x1
  40597c:	b.ne	4059a0 <ferror@plt+0x3a90>  // b.any
  405980:	mov	w19, #0xffffffea            	// #-22
  405984:	b	4059c4 <ferror@plt+0x3ab4>
  405988:	mov	x0, x21
  40598c:	str	xzr, [sp, #112]
  405990:	str	wzr, [sp, #120]
  405994:	bl	401d00 <mktime@plt>
  405998:	cmn	x0, #0x1
  40599c:	b.eq	405980 <ferror@plt+0x3a70>  // b.none
  4059a0:	ldp	x2, x1, [sp, #96]
  4059a4:	mov	x3, #0x4240                	// #16960
  4059a8:	movk	x3, #0xf, lsl #16
  4059ac:	mov	w19, #0x0                   	// #0
  4059b0:	madd	x0, x0, x3, x2
  4059b4:	cmp	x1, x0
  4059b8:	sub	x0, x0, x1
  4059bc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4059c0:	str	x0, [x20]
  4059c4:	mov	w0, w19
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x21, x22, [sp, #32]
  4059d0:	ldp	x29, x30, [sp], #224
  4059d4:	ret
  4059d8:	ldr	w1, [sp, #124]
  4059dc:	mov	x0, x21
  4059e0:	str	xzr, [sp, #112]
  4059e4:	add	w1, w1, #0x1
  4059e8:	stp	wzr, w1, [sp, #120]
  4059ec:	bl	401d00 <mktime@plt>
  4059f0:	cmn	x0, #0x1
  4059f4:	b.ne	4059a0 <ferror@plt+0x3a90>  // b.any
  4059f8:	mov	w19, #0xffffffea            	// #-22
  4059fc:	b	4059c4 <ferror@plt+0x3ab4>
  405a00:	ldr	w1, [sp, #124]
  405a04:	mov	x0, x21
  405a08:	str	xzr, [sp, #112]
  405a0c:	sub	w1, w1, #0x1
  405a10:	b	4059e8 <ferror@plt+0x3ad8>
  405a14:	add	x0, x19, #0x1
  405a18:	add	x1, sp, #0x60
  405a1c:	bl	405610 <ferror@plt+0x3700>
  405a20:	mov	w19, w0
  405a24:	tbz	w0, #31, 405970 <ferror@plt+0x3a60>
  405a28:	b	4059c4 <ferror@plt+0x3ab4>
  405a2c:	stp	x25, x26, [sp, #64]
  405a30:	adrp	x26, 419000 <ferror@plt+0x170f0>
  405a34:	add	x25, x26, #0xb58
  405a38:	add	x25, x25, #0x1c0
  405a3c:	stp	x23, x24, [sp, #48]
  405a40:	mov	w23, #0x0                   	// #0
  405a44:	ldr	x24, [x25]
  405a48:	cbz	x24, 405d58 <ferror@plt+0x3e48>
  405a4c:	mov	x0, x24
  405a50:	bl	401a60 <strlen@plt>
  405a54:	mov	x22, x0
  405a58:	cbz	x0, 405d58 <ferror@plt+0x3e48>
  405a5c:	mov	x2, x0
  405a60:	mov	x1, x24
  405a64:	mov	x0, x19
  405a68:	bl	401db0 <strncasecmp@plt>
  405a6c:	cbnz	w0, 405d58 <ferror@plt+0x3e48>
  405a70:	ldrsb	w0, [x19, x22]
  405a74:	cmp	w0, #0x20
  405a78:	b.ne	405d58 <ferror@plt+0x3e48>  // b.any
  405a7c:	add	x26, x26, #0xb58
  405a80:	ubfiz	x23, x23, #4, #32
  405a84:	add	x23, x26, x23
  405a88:	add	x22, x22, #0x1
  405a8c:	add	x19, x19, x22
  405a90:	ldr	w22, [x23, #456]
  405a94:	ldp	x8, x9, [sp, #112]
  405a98:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405a9c:	ldp	x6, x7, [sp, #128]
  405aa0:	add	x1, x1, #0x48
  405aa4:	ldp	x4, x5, [sp, #144]
  405aa8:	mov	x2, x21
  405aac:	ldr	x3, [sp, #160]
  405ab0:	mov	x0, x19
  405ab4:	stp	x8, x9, [sp, #168]
  405ab8:	stp	x6, x7, [sp, #184]
  405abc:	stp	x4, x5, [sp, #200]
  405ac0:	str	x3, [sp, #216]
  405ac4:	bl	401b30 <strptime@plt>
  405ac8:	cbz	x0, 405ad4 <ferror@plt+0x3bc4>
  405acc:	ldrsb	w0, [x0]
  405ad0:	cbz	w0, 405d1c <ferror@plt+0x3e0c>
  405ad4:	ldp	x8, x9, [sp, #168]
  405ad8:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405adc:	ldp	x6, x7, [sp, #184]
  405ae0:	add	x1, x1, #0x60
  405ae4:	ldp	x4, x5, [sp, #200]
  405ae8:	mov	x2, x21
  405aec:	ldr	x3, [sp, #216]
  405af0:	mov	x0, x19
  405af4:	stp	x8, x9, [sp, #112]
  405af8:	stp	x6, x7, [sp, #128]
  405afc:	stp	x4, x5, [sp, #144]
  405b00:	str	x3, [sp, #160]
  405b04:	bl	401b30 <strptime@plt>
  405b08:	cbz	x0, 405b14 <ferror@plt+0x3c04>
  405b0c:	ldrsb	w0, [x0]
  405b10:	cbz	w0, 405d1c <ferror@plt+0x3e0c>
  405b14:	ldp	x8, x9, [sp, #168]
  405b18:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405b1c:	ldp	x6, x7, [sp, #184]
  405b20:	add	x1, x1, #0x78
  405b24:	ldp	x4, x5, [sp, #200]
  405b28:	mov	x2, x21
  405b2c:	ldr	x3, [sp, #216]
  405b30:	mov	x0, x19
  405b34:	stp	x8, x9, [sp, #112]
  405b38:	stp	x6, x7, [sp, #128]
  405b3c:	stp	x4, x5, [sp, #144]
  405b40:	str	x3, [sp, #160]
  405b44:	bl	401b30 <strptime@plt>
  405b48:	cbz	x0, 405b54 <ferror@plt+0x3c44>
  405b4c:	ldrsb	w0, [x0]
  405b50:	cbz	w0, 405d1c <ferror@plt+0x3e0c>
  405b54:	ldp	x6, x7, [sp, #168]
  405b58:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405b5c:	ldp	x4, x5, [sp, #184]
  405b60:	add	x1, x1, #0x90
  405b64:	ldp	x8, x9, [sp, #200]
  405b68:	mov	x2, x21
  405b6c:	ldr	x3, [sp, #216]
  405b70:	mov	x0, x19
  405b74:	stp	x6, x7, [sp, #112]
  405b78:	stp	x4, x5, [sp, #128]
  405b7c:	stp	x8, x9, [sp, #144]
  405b80:	str	x3, [sp, #160]
  405b84:	bl	401b30 <strptime@plt>
  405b88:	cbz	x0, 405b94 <ferror@plt+0x3c84>
  405b8c:	ldrsb	w0, [x0]
  405b90:	cbz	w0, 405d18 <ferror@plt+0x3e08>
  405b94:	ldp	x6, x7, [sp, #168]
  405b98:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405b9c:	ldp	x4, x5, [sp, #184]
  405ba0:	add	x1, x1, #0xa0
  405ba4:	ldp	x8, x9, [sp, #200]
  405ba8:	mov	x2, x21
  405bac:	ldr	x3, [sp, #216]
  405bb0:	mov	x0, x19
  405bb4:	stp	x6, x7, [sp, #112]
  405bb8:	stp	x4, x5, [sp, #128]
  405bbc:	stp	x8, x9, [sp, #144]
  405bc0:	str	x3, [sp, #160]
  405bc4:	bl	401b30 <strptime@plt>
  405bc8:	cbz	x0, 405bd4 <ferror@plt+0x3cc4>
  405bcc:	ldrsb	w0, [x0]
  405bd0:	cbz	w0, 405d18 <ferror@plt+0x3e08>
  405bd4:	ldp	x6, x7, [sp, #168]
  405bd8:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405bdc:	ldp	x4, x5, [sp, #184]
  405be0:	add	x1, x1, #0xb0
  405be4:	ldp	x8, x9, [sp, #200]
  405be8:	mov	x2, x21
  405bec:	ldr	x3, [sp, #216]
  405bf0:	mov	x0, x19
  405bf4:	stp	x6, x7, [sp, #112]
  405bf8:	stp	x4, x5, [sp, #128]
  405bfc:	stp	x8, x9, [sp, #144]
  405c00:	str	x3, [sp, #160]
  405c04:	bl	401b30 <strptime@plt>
  405c08:	cbz	x0, 405c14 <ferror@plt+0x3d04>
  405c0c:	ldrsb	w0, [x0]
  405c10:	cbz	w0, 405d88 <ferror@plt+0x3e78>
  405c14:	ldp	x6, x7, [sp, #168]
  405c18:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405c1c:	ldp	x4, x5, [sp, #184]
  405c20:	add	x1, x1, #0xc0
  405c24:	ldp	x8, x9, [sp, #200]
  405c28:	mov	x2, x21
  405c2c:	ldr	x3, [sp, #216]
  405c30:	mov	x0, x19
  405c34:	stp	x6, x7, [sp, #112]
  405c38:	stp	x4, x5, [sp, #128]
  405c3c:	stp	x8, x9, [sp, #144]
  405c40:	str	x3, [sp, #160]
  405c44:	bl	401b30 <strptime@plt>
  405c48:	cbz	x0, 405c54 <ferror@plt+0x3d44>
  405c4c:	ldrsb	w0, [x0]
  405c50:	cbz	w0, 405d88 <ferror@plt+0x3e78>
  405c54:	ldp	x6, x7, [sp, #168]
  405c58:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405c5c:	ldp	x4, x5, [sp, #184]
  405c60:	add	x1, x1, #0xd0
  405c64:	ldp	x8, x9, [sp, #200]
  405c68:	mov	x2, x21
  405c6c:	ldr	x3, [sp, #216]
  405c70:	mov	x0, x19
  405c74:	stp	x6, x7, [sp, #112]
  405c78:	stp	x4, x5, [sp, #128]
  405c7c:	stp	x8, x9, [sp, #144]
  405c80:	str	x3, [sp, #160]
  405c84:	bl	401b30 <strptime@plt>
  405c88:	cbz	x0, 405c94 <ferror@plt+0x3d84>
  405c8c:	ldrsb	w0, [x0]
  405c90:	cbz	w0, 405d1c <ferror@plt+0x3e0c>
  405c94:	ldp	x6, x7, [sp, #168]
  405c98:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405c9c:	ldp	x4, x5, [sp, #184]
  405ca0:	add	x1, x1, #0xe0
  405ca4:	ldp	x8, x9, [sp, #200]
  405ca8:	mov	x2, x21
  405cac:	ldr	x3, [sp, #216]
  405cb0:	mov	x0, x19
  405cb4:	stp	x6, x7, [sp, #112]
  405cb8:	stp	x4, x5, [sp, #128]
  405cbc:	stp	x8, x9, [sp, #144]
  405cc0:	str	x3, [sp, #160]
  405cc4:	bl	401b30 <strptime@plt>
  405cc8:	cbz	x0, 405cd4 <ferror@plt+0x3dc4>
  405ccc:	ldrsb	w0, [x0]
  405cd0:	cbz	w0, 405d18 <ferror@plt+0x3e08>
  405cd4:	ldp	x6, x7, [sp, #168]
  405cd8:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405cdc:	ldp	x4, x5, [sp, #184]
  405ce0:	mov	x0, x19
  405ce4:	ldp	x8, x9, [sp, #200]
  405ce8:	add	x1, x1, #0xe8
  405cec:	ldr	x3, [sp, #216]
  405cf0:	mov	x2, x21
  405cf4:	stp	x6, x7, [sp, #112]
  405cf8:	stp	x4, x5, [sp, #128]
  405cfc:	stp	x8, x9, [sp, #144]
  405d00:	str	x3, [sp, #160]
  405d04:	bl	401b30 <strptime@plt>
  405d08:	cbz	x0, 405d48 <ferror@plt+0x3e38>
  405d0c:	ldrsb	w0, [x0]
  405d10:	cbnz	w0, 405d48 <ferror@plt+0x3e38>
  405d14:	nop
  405d18:	str	wzr, [sp, #112]
  405d1c:	mov	x0, x21
  405d20:	bl	401d00 <mktime@plt>
  405d24:	cmn	x0, #0x1
  405d28:	b.eq	405d48 <ferror@plt+0x3e38>  // b.none
  405d2c:	tbnz	w22, #31, 405d3c <ferror@plt+0x3e2c>
  405d30:	ldr	w1, [sp, #136]
  405d34:	cmp	w1, w22
  405d38:	b.ne	405d48 <ferror@plt+0x3e38>  // b.any
  405d3c:	ldp	x23, x24, [sp, #48]
  405d40:	ldp	x25, x26, [sp, #64]
  405d44:	b	4059a0 <ferror@plt+0x3a90>
  405d48:	mov	w19, #0xffffffea            	// #-22
  405d4c:	ldp	x23, x24, [sp, #48]
  405d50:	ldp	x25, x26, [sp, #64]
  405d54:	b	4059c4 <ferror@plt+0x3ab4>
  405d58:	add	w23, w23, #0x1
  405d5c:	add	x25, x25, #0x10
  405d60:	cmp	w23, #0xe
  405d64:	b.ne	405a44 <ferror@plt+0x3b34>  // b.any
  405d68:	mov	w22, #0xffffffff            	// #-1
  405d6c:	b	405a94 <ferror@plt+0x3b84>
  405d70:	add	x0, x19, #0x1
  405d74:	add	x1, sp, #0x68
  405d78:	bl	405610 <ferror@plt+0x3700>
  405d7c:	mov	w19, w0
  405d80:	tbz	w0, #31, 405970 <ferror@plt+0x3a60>
  405d84:	b	4059c4 <ferror@plt+0x3ab4>
  405d88:	str	xzr, [sp, #112]
  405d8c:	str	wzr, [sp, #120]
  405d90:	b	405d1c <ferror@plt+0x3e0c>
  405d94:	adrp	x3, 408000 <ferror@plt+0x60f0>
  405d98:	add	x3, x3, #0x2e0
  405d9c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405da0:	adrp	x0, 408000 <ferror@plt+0x60f0>
  405da4:	add	x3, x3, #0x10
  405da8:	add	x1, x1, #0xff8
  405dac:	add	x0, x0, #0x8
  405db0:	mov	w2, #0xc4                  	// #196
  405db4:	stp	x21, x22, [sp, #32]
  405db8:	stp	x23, x24, [sp, #48]
  405dbc:	stp	x25, x26, [sp, #64]
  405dc0:	bl	401ea0 <__assert_fail@plt>
  405dc4:	adrp	x3, 408000 <ferror@plt+0x60f0>
  405dc8:	add	x3, x3, #0x2e0
  405dcc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405dd0:	adrp	x0, 408000 <ferror@plt+0x60f0>
  405dd4:	add	x3, x3, #0x10
  405dd8:	add	x1, x1, #0xff8
  405ddc:	add	x0, x0, #0x18
  405de0:	mov	w2, #0xc5                  	// #197
  405de4:	stp	x23, x24, [sp, #48]
  405de8:	stp	x25, x26, [sp, #64]
  405dec:	bl	401ea0 <__assert_fail@plt>
  405df0:	mov	w19, #0xfffffff4            	// #-12
  405df4:	b	4059c4 <ferror@plt+0x3ab4>
  405df8:	ldr	w1, [x0, #32]
  405dfc:	tbnz	w1, #31, 405e08 <ferror@plt+0x3ef8>
  405e00:	ldr	w0, [x0, #40]
  405e04:	ret
  405e08:	mov	w0, #0x0                   	// #0
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-128]!
  405e14:	mov	x29, sp
  405e18:	stp	x19, x20, [sp, #16]
  405e1c:	mov	w19, w1
  405e20:	mov	x20, x3
  405e24:	stp	x21, x22, [sp, #32]
  405e28:	mov	x21, x2
  405e2c:	mov	x22, x0
  405e30:	str	x23, [sp, #48]
  405e34:	add	x23, sp, #0x48
  405e38:	mov	x1, x23
  405e3c:	tbz	w19, #6, 405e84 <ferror@plt+0x3f74>
  405e40:	bl	401c80 <gmtime_r@plt>
  405e44:	cbz	x0, 406008 <ferror@plt+0x40f8>
  405e48:	ldr	x22, [x22, #8]
  405e4c:	tbnz	w19, #0, 405fc8 <ferror@plt+0x40b8>
  405e50:	and	w0, w19, #0x3
  405e54:	cmp	w0, #0x3
  405e58:	b.eq	405e8c <ferror@plt+0x3f7c>  // b.none
  405e5c:	tbnz	w19, #1, 405eac <ferror@plt+0x3f9c>
  405e60:	tbnz	w19, #3, 405ee4 <ferror@plt+0x3fd4>
  405e64:	tbnz	w19, #4, 405f90 <ferror@plt+0x4080>
  405e68:	tbnz	w19, #2, 405f20 <ferror@plt+0x4010>
  405e6c:	mov	w0, #0x0                   	// #0
  405e70:	ldp	x19, x20, [sp, #16]
  405e74:	ldp	x21, x22, [sp, #32]
  405e78:	ldr	x23, [sp, #48]
  405e7c:	ldp	x29, x30, [sp], #128
  405e80:	ret
  405e84:	bl	401ac0 <localtime_r@plt>
  405e88:	b	405e44 <ferror@plt+0x3f34>
  405e8c:	cbz	x20, 405f00 <ferror@plt+0x3ff0>
  405e90:	tst	x19, #0x20
  405e94:	mov	w0, #0x54                  	// #84
  405e98:	mov	w1, #0x20                  	// #32
  405e9c:	csel	w0, w0, w1, ne  // ne = any
  405ea0:	strb	w0, [x21], #1
  405ea4:	sub	x20, x20, #0x1
  405ea8:	tbz	w19, #1, 405e60 <ferror@plt+0x3f50>
  405eac:	ldp	w5, w4, [sp, #72]
  405eb0:	adrp	x2, 408000 <ferror@plt+0x60f0>
  405eb4:	ldr	w3, [sp, #80]
  405eb8:	add	x2, x2, #0x130
  405ebc:	mov	x1, x20
  405ec0:	mov	x0, x21
  405ec4:	bl	401b50 <snprintf@plt>
  405ec8:	tbnz	w0, #31, 405f00 <ferror@plt+0x3ff0>
  405ecc:	cmp	x20, w0, sxtw
  405ed0:	sxtw	x0, w0
  405ed4:	b.cc	405f00 <ferror@plt+0x3ff0>  // b.lo, b.ul, b.last
  405ed8:	sub	x20, x20, x0
  405edc:	add	x21, x21, x0
  405ee0:	tbz	w19, #3, 405e64 <ferror@plt+0x3f54>
  405ee4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  405ee8:	mov	x3, x22
  405eec:	mov	x1, x20
  405ef0:	add	x2, x2, #0x140
  405ef4:	mov	x0, x21
  405ef8:	bl	401b50 <snprintf@plt>
  405efc:	tbz	w0, #31, 405fac <ferror@plt+0x409c>
  405f00:	adrp	x1, 408000 <ferror@plt+0x60f0>
  405f04:	add	x1, x1, #0x108
  405f08:	mov	w2, #0x5                   	// #5
  405f0c:	mov	x0, #0x0                   	// #0
  405f10:	bl	401e60 <dcgettext@plt>
  405f14:	bl	401e20 <warnx@plt>
  405f18:	mov	w0, #0xffffffff            	// #-1
  405f1c:	b	405e70 <ferror@plt+0x3f60>
  405f20:	mov	x0, x23
  405f24:	bl	405df8 <ferror@plt+0x3ee8>
  405f28:	mov	w3, #0x8889                	// #34953
  405f2c:	mov	w4, w0
  405f30:	movk	w3, #0x8888, lsl #16
  405f34:	adrp	x2, 408000 <ferror@plt+0x60f0>
  405f38:	mov	x0, x21
  405f3c:	mov	x1, x20
  405f40:	smull	x5, w4, w3
  405f44:	add	x2, x2, #0x150
  405f48:	lsr	x5, x5, #32
  405f4c:	add	w5, w4, w5
  405f50:	asr	w5, w5, #5
  405f54:	sub	w4, w5, w4, asr #31
  405f58:	smull	x3, w4, w3
  405f5c:	lsr	x3, x3, #32
  405f60:	add	w3, w4, w3
  405f64:	asr	w3, w3, #5
  405f68:	sub	w3, w3, w4, asr #31
  405f6c:	lsl	w5, w3, #4
  405f70:	sub	w5, w5, w3
  405f74:	subs	w4, w4, w5, lsl #2
  405f78:	cneg	w4, w4, mi  // mi = first
  405f7c:	bl	401b50 <snprintf@plt>
  405f80:	tbnz	w0, #31, 405f00 <ferror@plt+0x3ff0>
  405f84:	cmp	x20, w0, sxtw
  405f88:	b.cs	405e6c <ferror@plt+0x3f5c>  // b.hs, b.nlast
  405f8c:	b	405f00 <ferror@plt+0x3ff0>
  405f90:	adrp	x2, 408000 <ferror@plt+0x60f0>
  405f94:	mov	x3, x22
  405f98:	mov	x1, x20
  405f9c:	add	x2, x2, #0x148
  405fa0:	mov	x0, x21
  405fa4:	bl	401b50 <snprintf@plt>
  405fa8:	tbnz	w0, #31, 405f00 <ferror@plt+0x3ff0>
  405fac:	cmp	x20, w0, sxtw
  405fb0:	sxtw	x0, w0
  405fb4:	b.cc	405f00 <ferror@plt+0x3ff0>  // b.lo, b.ul, b.last
  405fb8:	sub	x20, x20, x0
  405fbc:	add	x21, x21, x0
  405fc0:	tbz	w19, #2, 405e6c <ferror@plt+0x3f5c>
  405fc4:	b	405f20 <ferror@plt+0x4010>
  405fc8:	ldp	w5, w4, [sp, #84]
  405fcc:	adrp	x2, 408000 <ferror@plt+0x60f0>
  405fd0:	ldrsw	x3, [sp, #92]
  405fd4:	add	x2, x2, #0xf8
  405fd8:	mov	x1, x20
  405fdc:	mov	x0, x21
  405fe0:	add	x3, x3, #0x76c
  405fe4:	add	w4, w4, #0x1
  405fe8:	bl	401b50 <snprintf@plt>
  405fec:	tbnz	w0, #31, 405f00 <ferror@plt+0x3ff0>
  405ff0:	cmp	x20, w0, sxtw
  405ff4:	sxtw	x0, w0
  405ff8:	b.cc	405f00 <ferror@plt+0x3ff0>  // b.lo, b.ul, b.last
  405ffc:	sub	x20, x20, x0
  406000:	add	x21, x21, x0
  406004:	b	405e50 <ferror@plt+0x3f40>
  406008:	mov	w2, #0x5                   	// #5
  40600c:	adrp	x1, 408000 <ferror@plt+0x60f0>
  406010:	mov	x0, #0x0                   	// #0
  406014:	add	x1, x1, #0x160
  406018:	bl	401e60 <dcgettext@plt>
  40601c:	ldr	x1, [x22]
  406020:	bl	401e20 <warnx@plt>
  406024:	mov	w0, #0xffffffff            	// #-1
  406028:	b	405e70 <ferror@plt+0x3f60>
  40602c:	nop
  406030:	stp	x29, x30, [sp, #-48]!
  406034:	mov	x29, sp
  406038:	stp	x19, x20, [sp, #16]
  40603c:	mov	w20, w1
  406040:	mov	x19, x3
  406044:	stp	x21, x22, [sp, #32]
  406048:	mov	x22, x0
  40604c:	mov	x21, x2
  406050:	tbnz	w20, #0, 4061d8 <ferror@plt+0x42c8>
  406054:	and	w0, w20, #0x3
  406058:	cmp	w0, #0x3
  40605c:	b.eq	406084 <ferror@plt+0x4174>  // b.none
  406060:	tbnz	w20, #1, 4060a4 <ferror@plt+0x4194>
  406064:	tbnz	w20, #3, 4060dc <ferror@plt+0x41cc>
  406068:	tbnz	w20, #4, 4061a0 <ferror@plt+0x4290>
  40606c:	tbnz	w20, #2, 406110 <ferror@plt+0x4200>
  406070:	mov	w0, #0x0                   	// #0
  406074:	ldp	x19, x20, [sp, #16]
  406078:	ldp	x21, x22, [sp, #32]
  40607c:	ldp	x29, x30, [sp], #48
  406080:	ret
  406084:	cbz	x19, 406180 <ferror@plt+0x4270>
  406088:	tst	x20, #0x20
  40608c:	mov	w0, #0x54                  	// #84
  406090:	mov	w1, #0x20                  	// #32
  406094:	csel	w0, w0, w1, ne  // ne = any
  406098:	strb	w0, [x21], #1
  40609c:	sub	x19, x19, #0x1
  4060a0:	tbz	w20, #1, 406064 <ferror@plt+0x4154>
  4060a4:	ldp	w5, w4, [x22]
  4060a8:	mov	x1, x19
  4060ac:	ldr	w3, [x22, #8]
  4060b0:	mov	x0, x21
  4060b4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4060b8:	add	x2, x2, #0x130
  4060bc:	bl	401b50 <snprintf@plt>
  4060c0:	sxtw	x1, w0
  4060c4:	tbnz	w1, #31, 406180 <ferror@plt+0x4270>
  4060c8:	cmp	x19, w1, sxtw
  4060cc:	b.cc	406180 <ferror@plt+0x4270>  // b.lo, b.ul, b.last
  4060d0:	sub	x19, x19, x1
  4060d4:	add	x21, x21, x1
  4060d8:	tbz	w20, #3, 406068 <ferror@plt+0x4158>
  4060dc:	mov	x1, x19
  4060e0:	mov	x0, x21
  4060e4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4060e8:	mov	x3, #0x0                   	// #0
  4060ec:	add	x2, x2, #0x140
  4060f0:	bl	401b50 <snprintf@plt>
  4060f4:	sxtw	x1, w0
  4060f8:	tbnz	w1, #31, 406180 <ferror@plt+0x4270>
  4060fc:	cmp	x19, w1, sxtw
  406100:	b.cc	406180 <ferror@plt+0x4270>  // b.lo, b.ul, b.last
  406104:	sub	x19, x19, x1
  406108:	add	x21, x21, x1
  40610c:	tbz	w20, #2, 406070 <ferror@plt+0x4160>
  406110:	mov	x0, x22
  406114:	bl	405df8 <ferror@plt+0x3ee8>
  406118:	mov	w3, #0x8889                	// #34953
  40611c:	mov	w4, w0
  406120:	movk	w3, #0x8888, lsl #16
  406124:	adrp	x2, 408000 <ferror@plt+0x60f0>
  406128:	mov	x0, x21
  40612c:	mov	x1, x19
  406130:	smull	x5, w4, w3
  406134:	add	x2, x2, #0x150
  406138:	lsr	x5, x5, #32
  40613c:	add	w5, w4, w5
  406140:	asr	w5, w5, #5
  406144:	sub	w4, w5, w4, asr #31
  406148:	smull	x3, w4, w3
  40614c:	lsr	x3, x3, #32
  406150:	add	w3, w4, w3
  406154:	asr	w3, w3, #5
  406158:	sub	w3, w3, w4, asr #31
  40615c:	lsl	w5, w3, #4
  406160:	sub	w5, w5, w3
  406164:	subs	w4, w4, w5, lsl #2
  406168:	cneg	w4, w4, mi  // mi = first
  40616c:	bl	401b50 <snprintf@plt>
  406170:	tbnz	w0, #31, 406180 <ferror@plt+0x4270>
  406174:	cmp	x19, w0, sxtw
  406178:	b.cs	406070 <ferror@plt+0x4160>  // b.hs, b.nlast
  40617c:	nop
  406180:	adrp	x1, 408000 <ferror@plt+0x60f0>
  406184:	add	x1, x1, #0x108
  406188:	mov	w2, #0x5                   	// #5
  40618c:	mov	x0, #0x0                   	// #0
  406190:	bl	401e60 <dcgettext@plt>
  406194:	bl	401e20 <warnx@plt>
  406198:	mov	w0, #0xffffffff            	// #-1
  40619c:	b	406074 <ferror@plt+0x4164>
  4061a0:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4061a4:	mov	x1, x19
  4061a8:	add	x2, x2, #0x148
  4061ac:	mov	x0, x21
  4061b0:	mov	x3, #0x0                   	// #0
  4061b4:	bl	401b50 <snprintf@plt>
  4061b8:	tbnz	w0, #31, 406180 <ferror@plt+0x4270>
  4061bc:	cmp	x19, w0, sxtw
  4061c0:	sxtw	x0, w0
  4061c4:	b.cc	406180 <ferror@plt+0x4270>  // b.lo, b.ul, b.last
  4061c8:	sub	x19, x19, x0
  4061cc:	add	x21, x21, x0
  4061d0:	tbz	w20, #2, 406070 <ferror@plt+0x4160>
  4061d4:	b	406110 <ferror@plt+0x4200>
  4061d8:	ldp	w5, w4, [x22, #12]
  4061dc:	mov	x1, x3
  4061e0:	ldrsw	x3, [x22, #20]
  4061e4:	mov	x0, x21
  4061e8:	add	w4, w4, #0x1
  4061ec:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4061f0:	add	x3, x3, #0x76c
  4061f4:	add	x2, x2, #0xf8
  4061f8:	bl	401b50 <snprintf@plt>
  4061fc:	sxtw	x1, w0
  406200:	tbnz	w1, #31, 406180 <ferror@plt+0x4270>
  406204:	cmp	x19, w1, sxtw
  406208:	b.cc	406180 <ferror@plt+0x4270>  // b.lo, b.ul, b.last
  40620c:	sub	x19, x19, x1
  406210:	add	x21, x21, x1
  406214:	b	406054 <ferror@plt+0x4144>
  406218:	stp	x29, x30, [sp, #-128]!
  40621c:	mov	x29, sp
  406220:	stp	x19, x20, [sp, #16]
  406224:	mov	w19, w1
  406228:	mov	x20, x3
  40622c:	stp	x21, x22, [sp, #32]
  406230:	mov	x21, x2
  406234:	mov	x22, x0
  406238:	str	x23, [sp, #48]
  40623c:	add	x23, sp, #0x48
  406240:	mov	x1, x23
  406244:	tbz	w19, #6, 406288 <ferror@plt+0x4378>
  406248:	bl	401c80 <gmtime_r@plt>
  40624c:	cbz	x0, 406410 <ferror@plt+0x4500>
  406250:	tbnz	w19, #0, 4063d0 <ferror@plt+0x44c0>
  406254:	and	w0, w19, #0x3
  406258:	cmp	w0, #0x3
  40625c:	b.eq	406290 <ferror@plt+0x4380>  // b.none
  406260:	tbnz	w19, #1, 4062b0 <ferror@plt+0x43a0>
  406264:	tbnz	w19, #3, 4062e8 <ferror@plt+0x43d8>
  406268:	tbnz	w19, #4, 406398 <ferror@plt+0x4488>
  40626c:	tbnz	w19, #2, 406328 <ferror@plt+0x4418>
  406270:	mov	w0, #0x0                   	// #0
  406274:	ldp	x19, x20, [sp, #16]
  406278:	ldp	x21, x22, [sp, #32]
  40627c:	ldr	x23, [sp, #48]
  406280:	ldp	x29, x30, [sp], #128
  406284:	ret
  406288:	bl	401ac0 <localtime_r@plt>
  40628c:	b	40624c <ferror@plt+0x433c>
  406290:	cbz	x20, 406308 <ferror@plt+0x43f8>
  406294:	tst	x19, #0x20
  406298:	mov	w0, #0x54                  	// #84
  40629c:	mov	w1, #0x20                  	// #32
  4062a0:	csel	w0, w0, w1, ne  // ne = any
  4062a4:	strb	w0, [x21], #1
  4062a8:	sub	x20, x20, #0x1
  4062ac:	tbz	w19, #1, 406264 <ferror@plt+0x4354>
  4062b0:	ldp	w5, w4, [sp, #72]
  4062b4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4062b8:	ldr	w3, [sp, #80]
  4062bc:	add	x2, x2, #0x130
  4062c0:	mov	x1, x20
  4062c4:	mov	x0, x21
  4062c8:	bl	401b50 <snprintf@plt>
  4062cc:	tbnz	w0, #31, 406308 <ferror@plt+0x43f8>
  4062d0:	cmp	x20, w0, sxtw
  4062d4:	sxtw	x0, w0
  4062d8:	b.cc	406308 <ferror@plt+0x43f8>  // b.lo, b.ul, b.last
  4062dc:	sub	x20, x20, x0
  4062e0:	add	x21, x21, x0
  4062e4:	tbz	w19, #3, 406268 <ferror@plt+0x4358>
  4062e8:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4062ec:	mov	x1, x20
  4062f0:	add	x2, x2, #0x140
  4062f4:	mov	x0, x21
  4062f8:	mov	x3, #0x0                   	// #0
  4062fc:	bl	401b50 <snprintf@plt>
  406300:	tbz	w0, #31, 4063b4 <ferror@plt+0x44a4>
  406304:	nop
  406308:	adrp	x1, 408000 <ferror@plt+0x60f0>
  40630c:	add	x1, x1, #0x108
  406310:	mov	w2, #0x5                   	// #5
  406314:	mov	x0, #0x0                   	// #0
  406318:	bl	401e60 <dcgettext@plt>
  40631c:	bl	401e20 <warnx@plt>
  406320:	mov	w0, #0xffffffff            	// #-1
  406324:	b	406274 <ferror@plt+0x4364>
  406328:	mov	x0, x23
  40632c:	bl	405df8 <ferror@plt+0x3ee8>
  406330:	mov	w3, #0x8889                	// #34953
  406334:	mov	w4, w0
  406338:	movk	w3, #0x8888, lsl #16
  40633c:	adrp	x2, 408000 <ferror@plt+0x60f0>
  406340:	mov	x0, x21
  406344:	mov	x1, x20
  406348:	smull	x5, w4, w3
  40634c:	add	x2, x2, #0x150
  406350:	lsr	x5, x5, #32
  406354:	add	w5, w4, w5
  406358:	asr	w5, w5, #5
  40635c:	sub	w4, w5, w4, asr #31
  406360:	smull	x3, w4, w3
  406364:	lsr	x3, x3, #32
  406368:	add	w3, w4, w3
  40636c:	asr	w3, w3, #5
  406370:	sub	w3, w3, w4, asr #31
  406374:	lsl	w5, w3, #4
  406378:	sub	w5, w5, w3
  40637c:	subs	w4, w4, w5, lsl #2
  406380:	cneg	w4, w4, mi  // mi = first
  406384:	bl	401b50 <snprintf@plt>
  406388:	tbnz	w0, #31, 406308 <ferror@plt+0x43f8>
  40638c:	cmp	x20, w0, sxtw
  406390:	b.cs	406270 <ferror@plt+0x4360>  // b.hs, b.nlast
  406394:	b	406308 <ferror@plt+0x43f8>
  406398:	adrp	x2, 408000 <ferror@plt+0x60f0>
  40639c:	mov	x1, x20
  4063a0:	add	x2, x2, #0x148
  4063a4:	mov	x0, x21
  4063a8:	mov	x3, #0x0                   	// #0
  4063ac:	bl	401b50 <snprintf@plt>
  4063b0:	tbnz	w0, #31, 406308 <ferror@plt+0x43f8>
  4063b4:	cmp	x20, w0, sxtw
  4063b8:	sxtw	x0, w0
  4063bc:	b.cc	406308 <ferror@plt+0x43f8>  // b.lo, b.ul, b.last
  4063c0:	sub	x20, x20, x0
  4063c4:	add	x21, x21, x0
  4063c8:	tbz	w19, #2, 406270 <ferror@plt+0x4360>
  4063cc:	b	406328 <ferror@plt+0x4418>
  4063d0:	ldp	w5, w4, [sp, #84]
  4063d4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4063d8:	ldrsw	x3, [sp, #92]
  4063dc:	add	x2, x2, #0xf8
  4063e0:	mov	x1, x20
  4063e4:	mov	x0, x21
  4063e8:	add	x3, x3, #0x76c
  4063ec:	add	w4, w4, #0x1
  4063f0:	bl	401b50 <snprintf@plt>
  4063f4:	tbnz	w0, #31, 406308 <ferror@plt+0x43f8>
  4063f8:	cmp	x20, w0, sxtw
  4063fc:	sxtw	x0, w0
  406400:	b.cc	406308 <ferror@plt+0x43f8>  // b.lo, b.ul, b.last
  406404:	sub	x20, x20, x0
  406408:	add	x21, x21, x0
  40640c:	b	406254 <ferror@plt+0x4344>
  406410:	mov	w2, #0x5                   	// #5
  406414:	adrp	x1, 408000 <ferror@plt+0x60f0>
  406418:	mov	x0, #0x0                   	// #0
  40641c:	add	x1, x1, #0x160
  406420:	bl	401e60 <dcgettext@plt>
  406424:	mov	x1, x22
  406428:	bl	401e20 <warnx@plt>
  40642c:	mov	w0, #0xffffffff            	// #-1
  406430:	b	406274 <ferror@plt+0x4364>
  406434:	nop
  406438:	stp	x29, x30, [sp, #-176]!
  40643c:	mov	x29, sp
  406440:	stp	x21, x22, [sp, #32]
  406444:	mov	x21, x0
  406448:	mov	x22, x3
  40644c:	ldr	x0, [x1]
  406450:	stp	x19, x20, [sp, #16]
  406454:	mov	x19, x1
  406458:	stp	x23, x24, [sp, #48]
  40645c:	mov	x20, x4
  406460:	mov	w23, w2
  406464:	cbz	x0, 406500 <ferror@plt+0x45f0>
  406468:	add	x24, sp, #0x40
  40646c:	mov	x0, x21
  406470:	mov	x1, x24
  406474:	bl	401ac0 <localtime_r@plt>
  406478:	add	x1, sp, #0x78
  40647c:	mov	x0, x19
  406480:	bl	401ac0 <localtime_r@plt>
  406484:	ldr	w0, [sp, #92]
  406488:	ldr	w1, [sp, #148]
  40648c:	cmp	w1, w0
  406490:	ldr	w1, [sp, #84]
  406494:	ldr	w0, [sp, #140]
  406498:	b.eq	4064dc <ferror@plt+0x45cc>  // b.none
  40649c:	cmp	w1, w0
  4064a0:	b.ne	4064e4 <ferror@plt+0x45d4>  // b.any
  4064a4:	mov	x3, x24
  4064a8:	mov	x1, x20
  4064ac:	mov	x0, x22
  4064b0:	tbz	w23, #1, 406510 <ferror@plt+0x4600>
  4064b4:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4064b8:	add	x2, x2, #0x190
  4064bc:	bl	401af0 <strftime@plt>
  4064c0:	cmp	w0, #0x0
  4064c4:	csetm	w0, le
  4064c8:	ldp	x19, x20, [sp, #16]
  4064cc:	ldp	x21, x22, [sp, #32]
  4064d0:	ldp	x23, x24, [sp, #48]
  4064d4:	ldp	x29, x30, [sp], #176
  4064d8:	ret
  4064dc:	cmp	w1, w0
  4064e0:	b.eq	406520 <ferror@plt+0x4610>  // b.none
  4064e4:	mov	x3, x24
  4064e8:	mov	x1, x20
  4064ec:	mov	x0, x22
  4064f0:	adrp	x2, 408000 <ferror@plt+0x60f0>
  4064f4:	add	x2, x2, #0x1a8
  4064f8:	bl	401af0 <strftime@plt>
  4064fc:	b	4064c0 <ferror@plt+0x45b0>
  406500:	mov	x0, x19
  406504:	mov	x1, #0x0                   	// #0
  406508:	bl	401c70 <gettimeofday@plt>
  40650c:	b	406468 <ferror@plt+0x4558>
  406510:	adrp	x2, 408000 <ferror@plt+0x60f0>
  406514:	add	x2, x2, #0x1a0
  406518:	bl	401af0 <strftime@plt>
  40651c:	b	4064c0 <ferror@plt+0x45b0>
  406520:	ldp	w4, w3, [sp, #68]
  406524:	adrp	x2, 408000 <ferror@plt+0x60f0>
  406528:	mov	x0, x22
  40652c:	mov	x1, x20
  406530:	add	x2, x2, #0x180
  406534:	bl	401b50 <snprintf@plt>
  406538:	tbnz	w0, #31, 406558 <ferror@plt+0x4648>
  40653c:	cmp	x20, w0, sxtw
  406540:	csetm	w0, cc  // cc = lo, ul, last
  406544:	ldp	x19, x20, [sp, #16]
  406548:	ldp	x21, x22, [sp, #32]
  40654c:	ldp	x23, x24, [sp, #48]
  406550:	ldp	x29, x30, [sp], #176
  406554:	ret
  406558:	mov	w0, #0xffffffff            	// #-1
  40655c:	b	4064c8 <ferror@plt+0x45b8>
  406560:	cbz	x0, 40659c <ferror@plt+0x468c>
  406564:	stp	x29, x30, [sp, #-32]!
  406568:	mov	x29, sp
  40656c:	stp	x19, x20, [sp, #16]
  406570:	mov	x20, x0
  406574:	ldr	x0, [x0]
  406578:	cbz	x0, 40658c <ferror@plt+0x467c>
  40657c:	mov	x19, x20
  406580:	bl	401d90 <free@plt>
  406584:	ldr	x0, [x19, #8]!
  406588:	cbnz	x0, 406580 <ferror@plt+0x4670>
  40658c:	str	xzr, [x20]
  406590:	ldp	x19, x20, [sp, #16]
  406594:	ldp	x29, x30, [sp], #32
  406598:	ret
  40659c:	ret
  4065a0:	stp	x29, x30, [sp, #-32]!
  4065a4:	mov	x29, sp
  4065a8:	str	x19, [sp, #16]
  4065ac:	mov	x19, x0
  4065b0:	bl	406560 <ferror@plt+0x4650>
  4065b4:	mov	x0, x19
  4065b8:	bl	401d90 <free@plt>
  4065bc:	mov	x0, #0x0                   	// #0
  4065c0:	ldr	x19, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #32
  4065c8:	ret
  4065cc:	nop
  4065d0:	mov	x1, x0
  4065d4:	cbz	x0, 4065f8 <ferror@plt+0x46e8>
  4065d8:	ldr	x0, [x0]
  4065dc:	cbz	x0, 4065f8 <ferror@plt+0x46e8>
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	nop
  4065e8:	ldr	x2, [x1, #8]!
  4065ec:	add	w0, w0, #0x1
  4065f0:	cbnz	x2, 4065e8 <ferror@plt+0x46d8>
  4065f4:	ret
  4065f8:	mov	w0, #0x0                   	// #0
  4065fc:	ret
  406600:	stp	x29, x30, [sp, #-48]!
  406604:	mov	x29, sp
  406608:	stp	x19, x20, [sp, #16]
  40660c:	mov	x20, x0
  406610:	str	x21, [sp, #32]
  406614:	bl	4065d0 <ferror@plt+0x46c0>
  406618:	add	w0, w0, #0x1
  40661c:	lsl	x0, x0, #3
  406620:	bl	401bd0 <malloc@plt>
  406624:	mov	x21, x0
  406628:	cbz	x0, 40665c <ferror@plt+0x474c>
  40662c:	cbz	x20, 406670 <ferror@plt+0x4760>
  406630:	mov	x19, x0
  406634:	ldr	x0, [x20]
  406638:	cbz	x0, 406658 <ferror@plt+0x4748>
  40663c:	nop
  406640:	bl	401cd0 <strdup@plt>
  406644:	str	x0, [x19]
  406648:	add	x19, x19, #0x8
  40664c:	cbz	x0, 406678 <ferror@plt+0x4768>
  406650:	ldr	x0, [x20, #8]!
  406654:	cbnz	x0, 406640 <ferror@plt+0x4730>
  406658:	str	xzr, [x19]
  40665c:	mov	x0, x21
  406660:	ldp	x19, x20, [sp, #16]
  406664:	ldr	x21, [sp, #32]
  406668:	ldp	x29, x30, [sp], #48
  40666c:	ret
  406670:	mov	x19, x0
  406674:	b	406658 <ferror@plt+0x4748>
  406678:	mov	x0, x21
  40667c:	mov	x21, #0x0                   	// #0
  406680:	bl	4065a0 <ferror@plt+0x4690>
  406684:	b	40665c <ferror@plt+0x474c>
  406688:	stp	x29, x30, [sp, #-96]!
  40668c:	mov	x29, sp
  406690:	stp	x21, x22, [sp, #32]
  406694:	cbz	x0, 406808 <ferror@plt+0x48f8>
  406698:	cmn	x0, #0x1
  40669c:	mov	x21, x0
  4066a0:	str	x23, [sp, #48]
  4066a4:	mov	x23, x1
  4066a8:	ldp	x2, x3, [x1]
  4066ac:	stp	x2, x3, [sp, #64]
  4066b0:	cset	w6, ne  // ne = any
  4066b4:	ldp	x0, x1, [x1, #16]
  4066b8:	stp	x0, x1, [sp, #80]
  4066bc:	add	w6, w6, #0x1
  4066c0:	ldr	w4, [sp, #88]
  4066c4:	stp	x19, x20, [sp, #16]
  4066c8:	ldr	w20, [x23, #24]
  4066cc:	ldr	x19, [x23]
  4066d0:	ldp	x3, x0, [sp, #64]
  4066d4:	b	4066f4 <ferror@plt+0x47e4>
  4066d8:	mov	x5, x3
  4066dc:	str	x2, [sp, #64]
  4066e0:	mov	x3, x2
  4066e4:	ldr	x2, [x5]
  4066e8:	cmn	x2, #0x1
  4066ec:	cbz	x2, 406728 <ferror@plt+0x4818>
  4066f0:	cinc	w6, w6, ne  // ne = any
  4066f4:	add	x2, x3, #0xf
  4066f8:	add	w7, w4, #0x8
  4066fc:	and	x2, x2, #0xfffffffffffffff8
  406700:	tbz	w4, #31, 4066d8 <ferror@plt+0x47c8>
  406704:	add	x2, x3, #0xf
  406708:	add	x5, x0, w4, sxtw
  40670c:	cmp	w7, #0x0
  406710:	mov	w4, w7
  406714:	and	x2, x2, #0xfffffffffffffff8
  406718:	b.gt	4066d8 <ferror@plt+0x47c8>
  40671c:	ldr	x2, [x5]
  406720:	cmn	x2, #0x1
  406724:	cbnz	x2, 4066f0 <ferror@plt+0x47e0>
  406728:	ubfiz	x0, x6, #3, #32
  40672c:	bl	401bd0 <malloc@plt>
  406730:	mov	x22, x0
  406734:	cbz	x0, 406820 <ferror@plt+0x4910>
  406738:	cmn	x21, #0x1
  40673c:	b.eq	4067a4 <ferror@plt+0x4894>  // b.none
  406740:	mov	x0, x21
  406744:	bl	401cd0 <strdup@plt>
  406748:	str	x0, [x22]
  40674c:	cbz	x0, 40678c <ferror@plt+0x487c>
  406750:	mov	w21, #0x1                   	// #1
  406754:	ldr	x23, [x23, #8]
  406758:	add	x1, x19, #0xf
  40675c:	add	w0, w20, #0x8
  406760:	and	x1, x1, #0xfffffffffffffff8
  406764:	tbnz	w20, #31, 4067ac <ferror@plt+0x489c>
  406768:	ldr	x0, [x19]
  40676c:	mov	x19, x1
  406770:	cmn	x0, #0x1
  406774:	cbz	x0, 4067d8 <ferror@plt+0x48c8>
  406778:	b.eq	4067f8 <ferror@plt+0x48e8>  // b.none
  40677c:	bl	401cd0 <strdup@plt>
  406780:	str	x0, [x22, w21, uxtw #3]
  406784:	add	w21, w21, #0x1
  406788:	cbnz	x0, 406758 <ferror@plt+0x4848>
  40678c:	mov	x0, x22
  406790:	mov	x22, #0x0                   	// #0
  406794:	bl	4065a0 <ferror@plt+0x4690>
  406798:	ldp	x19, x20, [sp, #16]
  40679c:	ldr	x23, [sp, #48]
  4067a0:	b	4067e8 <ferror@plt+0x48d8>
  4067a4:	mov	w21, #0x0                   	// #0
  4067a8:	b	406754 <ferror@plt+0x4844>
  4067ac:	add	x3, x23, w20, sxtw
  4067b0:	mov	x1, x19
  4067b4:	mov	w20, w0
  4067b8:	add	x2, x19, #0xf
  4067bc:	cmp	w0, #0x0
  4067c0:	b.le	406800 <ferror@plt+0x48f0>
  4067c4:	ldr	x0, [x19]
  4067c8:	and	x1, x2, #0xfffffffffffffff8
  4067cc:	mov	x19, x1
  4067d0:	cmn	x0, #0x1
  4067d4:	cbnz	x0, 406778 <ferror@plt+0x4868>
  4067d8:	ldp	x19, x20, [sp, #16]
  4067dc:	add	x21, x22, w21, uxtw #3
  4067e0:	ldr	x23, [sp, #48]
  4067e4:	str	xzr, [x21]
  4067e8:	mov	x0, x22
  4067ec:	ldp	x21, x22, [sp, #32]
  4067f0:	ldp	x29, x30, [sp], #96
  4067f4:	ret
  4067f8:	mov	x19, x1
  4067fc:	b	406758 <ferror@plt+0x4848>
  406800:	mov	x19, x3
  406804:	b	406768 <ferror@plt+0x4858>
  406808:	mov	x0, #0x8                   	// #8
  40680c:	bl	401bd0 <malloc@plt>
  406810:	mov	x22, x0
  406814:	cbz	x0, 406828 <ferror@plt+0x4918>
  406818:	mov	x21, x0
  40681c:	b	4067e4 <ferror@plt+0x48d4>
  406820:	ldp	x19, x20, [sp, #16]
  406824:	ldr	x23, [sp, #48]
  406828:	mov	x22, #0x0                   	// #0
  40682c:	b	4067e8 <ferror@plt+0x48d8>
  406830:	stp	x29, x30, [sp, #-272]!
  406834:	mov	w9, #0xffffffc8            	// #-56
  406838:	mov	w8, #0xffffff80            	// #-128
  40683c:	mov	x29, sp
  406840:	add	x10, sp, #0xd0
  406844:	add	x11, sp, #0x110
  406848:	stp	x11, x11, [sp, #48]
  40684c:	str	x10, [sp, #64]
  406850:	stp	w9, w8, [sp, #72]
  406854:	ldp	x10, x11, [sp, #48]
  406858:	stp	x10, x11, [sp, #16]
  40685c:	ldp	x8, x9, [sp, #64]
  406860:	stp	x8, x9, [sp, #32]
  406864:	str	q0, [sp, #80]
  406868:	str	q1, [sp, #96]
  40686c:	str	q2, [sp, #112]
  406870:	str	q3, [sp, #128]
  406874:	str	q4, [sp, #144]
  406878:	str	q5, [sp, #160]
  40687c:	str	q6, [sp, #176]
  406880:	str	q7, [sp, #192]
  406884:	stp	x1, x2, [sp, #216]
  406888:	add	x1, sp, #0x10
  40688c:	stp	x3, x4, [sp, #232]
  406890:	stp	x5, x6, [sp, #248]
  406894:	str	x7, [sp, #264]
  406898:	bl	406688 <ferror@plt+0x4778>
  40689c:	ldp	x29, x30, [sp], #272
  4068a0:	ret
  4068a4:	nop
  4068a8:	stp	x29, x30, [sp, #-80]!
  4068ac:	mov	x29, sp
  4068b0:	stp	x19, x20, [sp, #16]
  4068b4:	stp	x21, x22, [sp, #32]
  4068b8:	stp	x23, x24, [sp, #48]
  4068bc:	cbz	x0, 4069b4 <ferror@plt+0x4aa4>
  4068c0:	mov	x20, x1
  4068c4:	add	x23, sp, #0x48
  4068c8:	add	x21, sp, #0x40
  4068cc:	mov	x24, x0
  4068d0:	mov	x1, x23
  4068d4:	mov	x0, x21
  4068d8:	mov	x2, x20
  4068dc:	mov	w3, #0x0                   	// #0
  4068e0:	str	x24, [sp, #64]
  4068e4:	bl	405368 <ferror@plt+0x3458>
  4068e8:	cbz	x0, 406994 <ferror@plt+0x4a84>
  4068ec:	mov	w19, #0x0                   	// #0
  4068f0:	mov	x2, x20
  4068f4:	mov	x1, x23
  4068f8:	mov	x0, x21
  4068fc:	mov	w22, w19
  406900:	mov	w3, #0x0                   	// #0
  406904:	add	w19, w19, #0x1
  406908:	bl	405368 <ferror@plt+0x3458>
  40690c:	cbnz	x0, 4068f0 <ferror@plt+0x49e0>
  406910:	add	w22, w22, #0x2
  406914:	lsl	x0, x22, #3
  406918:	bl	401bd0 <malloc@plt>
  40691c:	mov	x22, x0
  406920:	cbz	x0, 40697c <ferror@plt+0x4a6c>
  406924:	mov	x2, x20
  406928:	mov	x1, x23
  40692c:	mov	x0, x21
  406930:	mov	w3, #0x0                   	// #0
  406934:	str	x24, [sp, #64]
  406938:	bl	405368 <ferror@plt+0x3458>
  40693c:	cbz	x0, 40699c <ferror@plt+0x4a8c>
  406940:	mov	w19, #0x0                   	// #0
  406944:	nop
  406948:	ldr	x1, [sp, #72]
  40694c:	bl	401de0 <strndup@plt>
  406950:	str	x0, [x22, w19, uxtw #3]
  406954:	cbz	x0, 4069a4 <ferror@plt+0x4a94>
  406958:	mov	x2, x20
  40695c:	mov	x1, x23
  406960:	mov	x0, x21
  406964:	mov	w3, #0x0                   	// #0
  406968:	add	w19, w19, #0x1
  40696c:	bl	405368 <ferror@plt+0x3458>
  406970:	cbnz	x0, 406948 <ferror@plt+0x4a38>
  406974:	add	x19, x22, w19, uxtw #3
  406978:	str	xzr, [x19]
  40697c:	mov	x0, x22
  406980:	ldp	x19, x20, [sp, #16]
  406984:	ldp	x21, x22, [sp, #32]
  406988:	ldp	x23, x24, [sp, #48]
  40698c:	ldp	x29, x30, [sp], #80
  406990:	ret
  406994:	mov	x0, #0x8                   	// #8
  406998:	b	406918 <ferror@plt+0x4a08>
  40699c:	mov	x19, x22
  4069a0:	b	406978 <ferror@plt+0x4a68>
  4069a4:	mov	x0, x22
  4069a8:	mov	x22, #0x0                   	// #0
  4069ac:	bl	4065a0 <ferror@plt+0x4690>
  4069b0:	b	40697c <ferror@plt+0x4a6c>
  4069b4:	adrp	x3, 408000 <ferror@plt+0x60f0>
  4069b8:	adrp	x1, 408000 <ferror@plt+0x60f0>
  4069bc:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4069c0:	add	x3, x3, #0x318
  4069c4:	add	x1, x1, #0x300
  4069c8:	add	x0, x0, #0xa00
  4069cc:	mov	w2, #0xc1                  	// #193
  4069d0:	bl	401ea0 <__assert_fail@plt>
  4069d4:	nop
  4069d8:	stp	x29, x30, [sp, #-64]!
  4069dc:	mov	x29, sp
  4069e0:	stp	x19, x20, [sp, #16]
  4069e4:	mov	x20, x0
  4069e8:	stp	x21, x22, [sp, #32]
  4069ec:	stp	x23, x24, [sp, #48]
  4069f0:	cbz	x1, 406ab8 <ferror@plt+0x4ba8>
  4069f4:	mov	x21, x1
  4069f8:	mov	x0, x1
  4069fc:	bl	401a60 <strlen@plt>
  406a00:	mov	x24, x0
  406a04:	cbz	x20, 406ac8 <ferror@plt+0x4bb8>
  406a08:	ldr	x19, [x20]
  406a0c:	cbz	x19, 406ac8 <ferror@plt+0x4bb8>
  406a10:	mov	x22, x20
  406a14:	mov	x0, x19
  406a18:	mov	x2, #0x0                   	// #0
  406a1c:	nop
  406a20:	add	x23, x24, x2
  406a24:	cbz	x2, 406a8c <ferror@plt+0x4b7c>
  406a28:	bl	401a60 <strlen@plt>
  406a2c:	mov	x2, x0
  406a30:	ldr	x0, [x22, #8]!
  406a34:	add	x2, x23, x2
  406a38:	cbnz	x0, 406a20 <ferror@plt+0x4b10>
  406a3c:	add	x0, x2, #0x1
  406a40:	bl	401bd0 <malloc@plt>
  406a44:	mov	x22, x0
  406a48:	cbz	x0, 406adc <ferror@plt+0x4bcc>
  406a4c:	nop
  406a50:	mov	x1, x21
  406a54:	cmp	x22, x0
  406a58:	b.eq	406aa0 <ferror@plt+0x4b90>  // b.none
  406a5c:	bl	401b70 <stpcpy@plt>
  406a60:	mov	x1, x19
  406a64:	bl	401b70 <stpcpy@plt>
  406a68:	ldr	x19, [x20, #8]!
  406a6c:	cbnz	x19, 406a50 <ferror@plt+0x4b40>
  406a70:	strb	wzr, [x0]
  406a74:	mov	x0, x22
  406a78:	ldp	x19, x20, [sp, #16]
  406a7c:	ldp	x21, x22, [sp, #32]
  406a80:	ldp	x23, x24, [sp, #48]
  406a84:	ldp	x29, x30, [sp], #64
  406a88:	ret
  406a8c:	bl	401a60 <strlen@plt>
  406a90:	mov	x2, x0
  406a94:	ldr	x0, [x22, #8]!
  406a98:	cbnz	x0, 406a20 <ferror@plt+0x4b10>
  406a9c:	b	406a3c <ferror@plt+0x4b2c>
  406aa0:	mov	x1, x19
  406aa4:	mov	x0, x22
  406aa8:	bl	401b70 <stpcpy@plt>
  406aac:	ldr	x19, [x20, #8]!
  406ab0:	cbnz	x19, 406a50 <ferror@plt+0x4b40>
  406ab4:	b	406a70 <ferror@plt+0x4b60>
  406ab8:	adrp	x21, 408000 <ferror@plt+0x60f0>
  406abc:	mov	x24, #0x1                   	// #1
  406ac0:	add	x21, x21, #0x310
  406ac4:	b	406a04 <ferror@plt+0x4af4>
  406ac8:	mov	x0, #0x1                   	// #1
  406acc:	bl	401bd0 <malloc@plt>
  406ad0:	cbz	x0, 406adc <ferror@plt+0x4bcc>
  406ad4:	mov	x22, x0
  406ad8:	b	406a70 <ferror@plt+0x4b60>
  406adc:	mov	x22, #0x0                   	// #0
  406ae0:	b	406a74 <ferror@plt+0x4b64>
  406ae4:	nop
  406ae8:	cbz	x1, 406b50 <ferror@plt+0x4c40>
  406aec:	stp	x29, x30, [sp, #-48]!
  406af0:	mov	x29, sp
  406af4:	stp	x19, x20, [sp, #16]
  406af8:	mov	x20, x0
  406afc:	ldr	x0, [x0]
  406b00:	str	x21, [sp, #32]
  406b04:	mov	x21, x1
  406b08:	bl	4065d0 <ferror@plt+0x46c0>
  406b0c:	mov	w19, w0
  406b10:	adds	w1, w0, #0x2
  406b14:	b.cs	406b58 <ferror@plt+0x4c48>  // b.hs, b.nlast
  406b18:	ldr	x0, [x20]
  406b1c:	ubfiz	x1, x1, #3, #32
  406b20:	bl	401cc0 <realloc@plt>
  406b24:	mov	x2, x0
  406b28:	cbz	x0, 406b58 <ferror@plt+0x4c48>
  406b2c:	add	w1, w19, #0x1
  406b30:	str	x21, [x0, w19, uxtw #3]
  406b34:	mov	w0, #0x0                   	// #0
  406b38:	str	xzr, [x2, x1, lsl #3]
  406b3c:	str	x2, [x20]
  406b40:	ldp	x19, x20, [sp, #16]
  406b44:	ldr	x21, [sp, #32]
  406b48:	ldp	x29, x30, [sp], #48
  406b4c:	ret
  406b50:	mov	w0, #0x0                   	// #0
  406b54:	ret
  406b58:	mov	w0, #0xfffffff4            	// #-12
  406b5c:	b	406b40 <ferror@plt+0x4c30>
  406b60:	stp	x29, x30, [sp, #-64]!
  406b64:	mov	x29, sp
  406b68:	stp	x19, x20, [sp, #16]
  406b6c:	cbz	x1, 406bc0 <ferror@plt+0x4cb0>
  406b70:	stp	x21, x22, [sp, #32]
  406b74:	mov	x21, x1
  406b78:	mov	x22, x2
  406b7c:	str	x23, [sp, #48]
  406b80:	mov	x23, x0
  406b84:	b	406ba8 <ferror@plt+0x4c98>
  406b88:	bl	405270 <ferror@plt+0x3360>
  406b8c:	mov	x19, x0
  406b90:	mov	x1, x19
  406b94:	mov	x0, x23
  406b98:	cbz	x19, 406bd4 <ferror@plt+0x4cc4>
  406b9c:	bl	406ae8 <ferror@plt+0x4bd8>
  406ba0:	mov	w20, w0
  406ba4:	tbnz	w0, #31, 406bf0 <ferror@plt+0x4ce0>
  406ba8:	ldr	x0, [x21]
  406bac:	mov	x1, x22
  406bb0:	add	x21, x21, #0x8
  406bb4:	cbnz	x0, 406b88 <ferror@plt+0x4c78>
  406bb8:	ldp	x21, x22, [sp, #32]
  406bbc:	ldr	x23, [sp, #48]
  406bc0:	mov	w20, #0x0                   	// #0
  406bc4:	mov	w0, w20
  406bc8:	ldp	x19, x20, [sp, #16]
  406bcc:	ldp	x29, x30, [sp], #64
  406bd0:	ret
  406bd4:	mov	w20, #0xfffffff4            	// #-12
  406bd8:	mov	w0, w20
  406bdc:	ldp	x19, x20, [sp, #16]
  406be0:	ldp	x21, x22, [sp, #32]
  406be4:	ldr	x23, [sp, #48]
  406be8:	ldp	x29, x30, [sp], #64
  406bec:	ret
  406bf0:	mov	x0, x19
  406bf4:	bl	401d90 <free@plt>
  406bf8:	mov	w0, w20
  406bfc:	ldp	x19, x20, [sp, #16]
  406c00:	ldp	x21, x22, [sp, #32]
  406c04:	ldr	x23, [sp, #48]
  406c08:	ldp	x29, x30, [sp], #64
  406c0c:	ret
  406c10:	cbz	x1, 406cdc <ferror@plt+0x4dcc>
  406c14:	stp	x29, x30, [sp, #-48]!
  406c18:	mov	x29, sp
  406c1c:	stp	x21, x22, [sp, #32]
  406c20:	mov	x21, x0
  406c24:	mov	x22, x1
  406c28:	ldr	x0, [x0]
  406c2c:	stp	x19, x20, [sp, #16]
  406c30:	bl	4065d0 <ferror@plt+0x46c0>
  406c34:	mov	w19, w0
  406c38:	adds	w0, w0, #0x2
  406c3c:	b.cs	406d00 <ferror@plt+0x4df0>  // b.hs, b.nlast
  406c40:	ubfiz	x0, x0, #3, #32
  406c44:	bl	401bd0 <malloc@plt>
  406c48:	mov	x20, x0
  406c4c:	cbz	x0, 406d00 <ferror@plt+0x4df0>
  406c50:	ldr	x0, [x21]
  406c54:	cbz	w19, 406cb4 <ferror@plt+0x4da4>
  406c58:	add	x1, x0, #0x10
  406c5c:	add	x3, x20, #0x8
  406c60:	cmp	x3, x1
  406c64:	add	x1, x20, #0x18
  406c68:	ccmp	x0, x1, #0x2, cc  // cc = lo, ul, last
  406c6c:	sub	w1, w19, #0x1
  406c70:	ccmp	w1, #0x9, #0x0, cs  // cs = hs, nlast
  406c74:	b.ls	406ce4 <ferror@plt+0x4dd4>  // b.plast
  406c78:	lsr	w1, w19, #1
  406c7c:	mov	x2, #0x0                   	// #0
  406c80:	lsl	x1, x1, #4
  406c84:	nop
  406c88:	ldr	q0, [x0, x2]
  406c8c:	str	q0, [x3, x2]
  406c90:	add	x2, x2, #0x10
  406c94:	cmp	x2, x1
  406c98:	b.ne	406c88 <ferror@plt+0x4d78>  // b.any
  406c9c:	and	w2, w19, #0xfffffffe
  406ca0:	tbz	w19, #0, 406cb4 <ferror@plt+0x4da4>
  406ca4:	mov	w1, w2
  406ca8:	add	w2, w2, #0x1
  406cac:	ldr	x1, [x0, x1, lsl #3]
  406cb0:	str	x1, [x20, x2, lsl #3]
  406cb4:	add	w19, w19, #0x1
  406cb8:	str	x22, [x20]
  406cbc:	str	xzr, [x20, x19, lsl #3]
  406cc0:	bl	401d90 <free@plt>
  406cc4:	mov	w0, #0x0                   	// #0
  406cc8:	str	x20, [x21]
  406ccc:	ldp	x19, x20, [sp, #16]
  406cd0:	ldp	x21, x22, [sp, #32]
  406cd4:	ldp	x29, x30, [sp], #48
  406cd8:	ret
  406cdc:	mov	w0, #0x0                   	// #0
  406ce0:	ret
  406ce4:	mov	x1, #0x0                   	// #0
  406ce8:	ldr	x2, [x0, x1, lsl #3]
  406cec:	str	x2, [x3, x1, lsl #3]
  406cf0:	add	x1, x1, #0x1
  406cf4:	cmp	w19, w1
  406cf8:	b.hi	406ce8 <ferror@plt+0x4dd8>  // b.pmore
  406cfc:	b	406cb4 <ferror@plt+0x4da4>
  406d00:	mov	w0, #0xfffffff4            	// #-12
  406d04:	b	406ccc <ferror@plt+0x4dbc>
  406d08:	stp	x29, x30, [sp, #-32]!
  406d0c:	mov	x29, sp
  406d10:	stp	x19, x20, [sp, #16]
  406d14:	mov	x20, x1
  406d18:	bl	406ae8 <ferror@plt+0x4bd8>
  406d1c:	mov	w19, w0
  406d20:	tbnz	w0, #31, 406d34 <ferror@plt+0x4e24>
  406d24:	mov	w0, w19
  406d28:	ldp	x19, x20, [sp, #16]
  406d2c:	ldp	x29, x30, [sp], #32
  406d30:	ret
  406d34:	mov	x0, x20
  406d38:	bl	401d90 <free@plt>
  406d3c:	mov	w0, w19
  406d40:	ldp	x19, x20, [sp, #16]
  406d44:	ldp	x29, x30, [sp], #32
  406d48:	ret
  406d4c:	nop
  406d50:	stp	x29, x30, [sp, #-32]!
  406d54:	mov	x29, sp
  406d58:	stp	x19, x20, [sp, #16]
  406d5c:	mov	x20, x1
  406d60:	bl	406c10 <ferror@plt+0x4d00>
  406d64:	mov	w19, w0
  406d68:	tbnz	w0, #31, 406d7c <ferror@plt+0x4e6c>
  406d6c:	mov	w0, w19
  406d70:	ldp	x19, x20, [sp, #16]
  406d74:	ldp	x29, x30, [sp], #32
  406d78:	ret
  406d7c:	mov	x0, x20
  406d80:	bl	401d90 <free@plt>
  406d84:	mov	w0, w19
  406d88:	ldp	x19, x20, [sp, #16]
  406d8c:	ldp	x29, x30, [sp], #32
  406d90:	ret
  406d94:	nop
  406d98:	cbz	x1, 406dcc <ferror@plt+0x4ebc>
  406d9c:	stp	x29, x30, [sp, #-32]!
  406da0:	mov	x29, sp
  406da4:	str	x19, [sp, #16]
  406da8:	mov	x19, x0
  406dac:	mov	x0, x1
  406db0:	bl	401cd0 <strdup@plt>
  406db4:	mov	x1, x0
  406db8:	cbz	x0, 406dd4 <ferror@plt+0x4ec4>
  406dbc:	mov	x0, x19
  406dc0:	ldr	x19, [sp, #16]
  406dc4:	ldp	x29, x30, [sp], #32
  406dc8:	b	406d08 <ferror@plt+0x4df8>
  406dcc:	mov	w0, #0x0                   	// #0
  406dd0:	ret
  406dd4:	mov	w0, #0xfffffff4            	// #-12
  406dd8:	ldr	x19, [sp, #16]
  406ddc:	ldp	x29, x30, [sp], #32
  406de0:	ret
  406de4:	nop
  406de8:	cbz	x1, 406e2c <ferror@plt+0x4f1c>
  406dec:	stp	x29, x30, [sp, #-32]!
  406df0:	mov	x29, sp
  406df4:	stp	x19, x20, [sp, #16]
  406df8:	mov	x20, x0
  406dfc:	mov	x19, x1
  406e00:	b	406e0c <ferror@plt+0x4efc>
  406e04:	bl	406d98 <ferror@plt+0x4e88>
  406e08:	tbnz	w0, #31, 406e20 <ferror@plt+0x4f10>
  406e0c:	ldr	x1, [x19]
  406e10:	mov	x0, x20
  406e14:	add	x19, x19, #0x8
  406e18:	cbnz	x1, 406e04 <ferror@plt+0x4ef4>
  406e1c:	mov	w0, #0x0                   	// #0
  406e20:	ldp	x19, x20, [sp, #16]
  406e24:	ldp	x29, x30, [sp], #32
  406e28:	ret
  406e2c:	mov	w0, #0x0                   	// #0
  406e30:	ret
  406e34:	nop
  406e38:	stp	x29, x30, [sp, #-64]!
  406e3c:	mov	x29, sp
  406e40:	str	x23, [sp, #48]
  406e44:	mov	x23, x0
  406e48:	cbz	x0, 406ec4 <ferror@plt+0x4fb4>
  406e4c:	stp	x19, x20, [sp, #16]
  406e50:	stp	x21, x22, [sp, #32]
  406e54:	mov	x22, x1
  406e58:	cbz	x1, 406ed4 <ferror@plt+0x4fc4>
  406e5c:	ldr	x19, [x0]
  406e60:	mov	x20, x0
  406e64:	mov	x21, x0
  406e68:	mov	x2, x0
  406e6c:	cbz	x19, 406eb8 <ferror@plt+0x4fa8>
  406e70:	mov	x1, x22
  406e74:	mov	x0, x19
  406e78:	bl	401d50 <strcmp@plt>
  406e7c:	cbz	w0, 406ea4 <ferror@plt+0x4f94>
  406e80:	mov	x2, x20
  406e84:	str	x19, [x2], #8
  406e88:	ldr	x19, [x21, #8]!
  406e8c:	cbz	x19, 406eb8 <ferror@plt+0x4fa8>
  406e90:	mov	x20, x2
  406e94:	mov	x1, x22
  406e98:	mov	x0, x19
  406e9c:	bl	401d50 <strcmp@plt>
  406ea0:	cbnz	w0, 406e80 <ferror@plt+0x4f70>
  406ea4:	mov	x0, x19
  406ea8:	bl	401d90 <free@plt>
  406eac:	ldr	x19, [x21, #8]!
  406eb0:	cbnz	x19, 406e70 <ferror@plt+0x4f60>
  406eb4:	mov	x2, x20
  406eb8:	ldp	x19, x20, [sp, #16]
  406ebc:	ldp	x21, x22, [sp, #32]
  406ec0:	str	xzr, [x2]
  406ec4:	mov	x0, x23
  406ec8:	ldr	x23, [sp, #48]
  406ecc:	ldp	x29, x30, [sp], #64
  406ed0:	ret
  406ed4:	adrp	x3, 408000 <ferror@plt+0x60f0>
  406ed8:	add	x3, x3, #0x318
  406edc:	adrp	x1, 408000 <ferror@plt+0x60f0>
  406ee0:	adrp	x0, 407000 <ferror@plt+0x50f0>
  406ee4:	add	x3, x3, #0x10
  406ee8:	add	x1, x1, #0x300
  406eec:	add	x0, x0, #0xa00
  406ef0:	mov	w2, #0x15a                 	// #346
  406ef4:	bl	401ea0 <__assert_fail@plt>
  406ef8:	stp	x29, x30, [sp, #-288]!
  406efc:	mov	w9, #0xffffffd0            	// #-48
  406f00:	mov	w8, #0xffffff80            	// #-128
  406f04:	mov	x29, sp
  406f08:	add	x10, sp, #0xf0
  406f0c:	add	x11, sp, #0x120
  406f10:	stp	x11, x11, [sp, #80]
  406f14:	str	x10, [sp, #96]
  406f18:	stp	w9, w8, [sp, #104]
  406f1c:	ldp	x10, x11, [sp, #80]
  406f20:	str	x19, [sp, #16]
  406f24:	ldp	x8, x9, [sp, #96]
  406f28:	mov	x19, x0
  406f2c:	add	x0, sp, #0x48
  406f30:	stp	x10, x11, [sp, #32]
  406f34:	stp	x8, x9, [sp, #48]
  406f38:	str	q0, [sp, #112]
  406f3c:	str	q1, [sp, #128]
  406f40:	str	q2, [sp, #144]
  406f44:	str	q3, [sp, #160]
  406f48:	str	q4, [sp, #176]
  406f4c:	str	q5, [sp, #192]
  406f50:	str	q6, [sp, #208]
  406f54:	str	q7, [sp, #224]
  406f58:	stp	x2, x3, [sp, #240]
  406f5c:	add	x2, sp, #0x20
  406f60:	stp	x4, x5, [sp, #256]
  406f64:	stp	x6, x7, [sp, #272]
  406f68:	bl	401dd0 <vasprintf@plt>
  406f6c:	tbnz	w0, #31, 406f88 <ferror@plt+0x5078>
  406f70:	ldr	x1, [sp, #72]
  406f74:	mov	x0, x19
  406f78:	bl	406d08 <ferror@plt+0x4df8>
  406f7c:	ldr	x19, [sp, #16]
  406f80:	ldp	x29, x30, [sp], #288
  406f84:	ret
  406f88:	mov	w0, #0xfffffff4            	// #-12
  406f8c:	b	406f7c <ferror@plt+0x506c>
  406f90:	mov	x3, x2
  406f94:	stp	x29, x30, [sp, #-80]!
  406f98:	mov	x29, sp
  406f9c:	ldp	x4, x5, [x3]
  406fa0:	stp	x4, x5, [sp, #32]
  406fa4:	add	x2, sp, #0x20
  406fa8:	ldp	x4, x5, [x3, #16]
  406fac:	str	x19, [sp, #16]
  406fb0:	mov	x19, x0
  406fb4:	add	x0, sp, #0x48
  406fb8:	stp	x4, x5, [sp, #48]
  406fbc:	bl	401dd0 <vasprintf@plt>
  406fc0:	tbnz	w0, #31, 406fdc <ferror@plt+0x50cc>
  406fc4:	ldr	x1, [sp, #72]
  406fc8:	mov	x0, x19
  406fcc:	bl	406d08 <ferror@plt+0x4df8>
  406fd0:	ldr	x19, [sp, #16]
  406fd4:	ldp	x29, x30, [sp], #80
  406fd8:	ret
  406fdc:	mov	w0, #0xfffffff4            	// #-12
  406fe0:	b	406fd0 <ferror@plt+0x50c0>
  406fe4:	nop
  406fe8:	stp	x29, x30, [sp, #-32]!
  406fec:	mov	x29, sp
  406ff0:	str	x19, [sp, #16]
  406ff4:	mov	x19, x0
  406ff8:	bl	4065d0 <ferror@plt+0x46c0>
  406ffc:	cmp	w0, #0x1
  407000:	b.ls	407030 <ferror@plt+0x5120>  // b.plast
  407004:	sub	w5, w0, #0x1
  407008:	lsr	w2, w0, #1
  40700c:	mov	x1, #0x0                   	// #0
  407010:	sub	w0, w5, w1
  407014:	ldr	x3, [x19, x1, lsl #3]
  407018:	ldr	x4, [x19, x0, lsl #3]
  40701c:	str	x4, [x19, x1, lsl #3]
  407020:	str	x3, [x19, x0, lsl #3]
  407024:	add	x1, x1, #0x1
  407028:	cmp	x2, x1
  40702c:	b.ne	407010 <ferror@plt+0x5100>  // b.any
  407030:	mov	x0, x19
  407034:	ldr	x19, [sp, #16]
  407038:	ldp	x29, x30, [sp], #32
  40703c:	ret
  407040:	stp	x29, x30, [sp, #-64]!
  407044:	mov	x29, sp
  407048:	stp	x19, x20, [sp, #16]
  40704c:	adrp	x20, 419000 <ferror@plt+0x170f0>
  407050:	add	x20, x20, #0xb50
  407054:	stp	x21, x22, [sp, #32]
  407058:	adrp	x21, 419000 <ferror@plt+0x170f0>
  40705c:	add	x21, x21, #0xb48
  407060:	sub	x20, x20, x21
  407064:	mov	w22, w0
  407068:	stp	x23, x24, [sp, #48]
  40706c:	mov	x23, x1
  407070:	mov	x24, x2
  407074:	bl	4019e0 <memcpy@plt-0x40>
  407078:	cmp	xzr, x20, asr #3
  40707c:	b.eq	4070a8 <ferror@plt+0x5198>  // b.none
  407080:	asr	x20, x20, #3
  407084:	mov	x19, #0x0                   	// #0
  407088:	ldr	x3, [x21, x19, lsl #3]
  40708c:	mov	x2, x24
  407090:	add	x19, x19, #0x1
  407094:	mov	x1, x23
  407098:	mov	w0, w22
  40709c:	blr	x3
  4070a0:	cmp	x20, x19
  4070a4:	b.ne	407088 <ferror@plt+0x5178>  // b.any
  4070a8:	ldp	x19, x20, [sp, #16]
  4070ac:	ldp	x21, x22, [sp, #32]
  4070b0:	ldp	x23, x24, [sp, #48]
  4070b4:	ldp	x29, x30, [sp], #64
  4070b8:	ret
  4070bc:	nop
  4070c0:	ret
  4070c4:	nop
  4070c8:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4070cc:	mov	x1, #0x0                   	// #0
  4070d0:	ldr	x2, [x2, #648]
  4070d4:	b	401b00 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004070d8 <.fini>:
  4070d8:	stp	x29, x30, [sp, #-16]!
  4070dc:	mov	x29, sp
  4070e0:	ldp	x29, x30, [sp], #16
  4070e4:	ret
