////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 10.1
//  \   \         Application : ISE
//  /   /         Filename : test_alu.tfw
// /___/   /\     Timestamp : Wed Mar  5 17:56:29 2014
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: test_alu
//Device: Xilinx
//
`timescale 1ns/1ps

module test_alu;
    reg [31:0] a = 32'b00000000000000000000000000000000;
    reg [31:0] b = 32'b00000000000000000000000000000000;
    reg [1:0] switch = 2'b00;
    wire [31:0] display_num;


    alu UUT (
        .a(a),
        .b(b),
        .switch(switch),
        .display_num(display_num));

    initial begin
        // -------------  Current Time:  100ns
        #100;
        a = 32'b00000000000000000000000000000010;
        b = 32'b00000000000000000000000000000011;
        // -------------------------------------
        // -------------  Current Time:  300ns
        #200;
        a = 32'b00000000000000000000000000000100;
        b = 32'b00000000000000000000000000000101;
        switch = 2'b01;
        // -------------------------------------
        // -------------  Current Time:  500ns
        #200;
        a = 32'b00000000000000000000000000000111;
        b = 32'b00000000000000000000000000000010;
        switch = 2'b10;
        // -------------------------------------
        // -------------  Current Time:  600ns
        #100;
        switch = 2'b0X;
        // -------------------------------------
        // -------------  Current Time:  700ns
        #100;
        switch = 2'b0Z;
        // -------------------------------------
        // -------------  Current Time:  900ns
        #200;
        switch = 2'b11;
    end

endmodule

