<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_system.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_system.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SYSTEM LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__system_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga88c79c26148ed0430cc08a6b9abd82aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga88c79c26148ed0430cc08a6b9abd82aa">LL_SYSCFG_GetDeviceID</a> (void)</td></tr>
<tr class="memdesc:ga88c79c26148ed0430cc08a6b9abd82aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the device version and cut information.  DIE_ID PRODUCT/VERSION/REVISION LL_SYSCFG_GetDeviceID.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga88c79c26148ed0430cc08a6b9abd82aa">More...</a><br /></td></tr>
<tr class="separator:ga88c79c26148ed0430cc08a6b9abd82aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398387b86ecc142ac68d9ddf9b98d902"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga398387b86ecc142ac68d9ddf9b98d902">LL_SYSCFG_GetDeviceRevision</a> (void)</td></tr>
<tr class="memdesc:ga398387b86ecc142ac68d9ddf9b98d902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the device cut revision (metal fix) information.  DIE_ID REVISION LL_SYSCFG_GetDeviceRevision.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga398387b86ecc142ac68d9ddf9b98d902">More...</a><br /></td></tr>
<tr class="separator:ga398387b86ecc142ac68d9ddf9b98d902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7787d5489741c6abf4a527e2eaf93210"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga7787d5489741c6abf4a527e2eaf93210">LL_SYSCFG_GetDeviceVersion</a> (void)</td></tr>
<tr class="memdesc:ga7787d5489741c6abf4a527e2eaf93210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the device cut version information.  DIE_ID VERSION LL_SYSCFG_GetDeviceVersion.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga7787d5489741c6abf4a527e2eaf93210">More...</a><br /></td></tr>
<tr class="separator:ga7787d5489741c6abf4a527e2eaf93210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961de6b86c3a2890e9c5aed35e9a38e5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga961de6b86c3a2890e9c5aed35e9a38e5">LL_SYSCFG_GetDeviceJTAG_ID</a> (void)</td></tr>
<tr class="memdesc:ga961de6b86c3a2890e9c5aed35e9a38e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the JTAG_ID device information.  JTAG_ID LL_SYSCFG_GetDeviceJTAG_ID.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga961de6b86c3a2890e9c5aed35e9a38e5">More...</a><br /></td></tr>
<tr class="separator:ga961de6b86c3a2890e9c5aed35e9a38e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f5cc1cd74a041929190fc2c1f298f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga65f5cc1cd74a041929190fc2c1f298f4">LL_SYSCFG_SetRemapMemory</a> (uint32_t Memory)</td></tr>
<tr class="memdesc:ga65f5cc1cd74a041929190fc2c1f298f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set memory mapping at address 0x00000000  CONFIG PREMAP/REMAP LL_SYSCFG_SetRemapMemory.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga65f5cc1cd74a041929190fc2c1f298f4">More...</a><br /></td></tr>
<tr class="separator:ga65f5cc1cd74a041929190fc2c1f298f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac058dbf3c4a796e3516c94086752a268"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#gac058dbf3c4a796e3516c94086752a268">LL_SYSCFG_GetRemapMemory</a> (void)</td></tr>
<tr class="memdesc:gac058dbf3c4a796e3516c94086752a268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get memory mapping at address 0x00000000  CONFIG PREMAP/REMAP LL_SYSCFG_GetRemapMemory.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#gac058dbf3c4a796e3516c94086752a268">More...</a><br /></td></tr>
<tr class="separator:gac058dbf3c4a796e3516c94086752a268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf112e5d6fa78a2f8503dc868033bc4f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#gaf112e5d6fa78a2f8503dc868033bc4f0">LL_SYSCFG_EnableFastModePlus</a> (uint32_t ConfigFastModePlus)</td></tr>
<tr class="memdesc:gaf112e5d6fa78a2f8503dc868033bc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2C fast mode plus driving capability.  I2C_FMP_CTRL I2C1_PAx_FMP/I2C2_PBx_FMP LL_SYSCFG_EnableFastModePlus.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#gaf112e5d6fa78a2f8503dc868033bc4f0">More...</a><br /></td></tr>
<tr class="separator:gaf112e5d6fa78a2f8503dc868033bc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7abe2e59922d1125fcdcb81b75425e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga0d7abe2e59922d1125fcdcb81b75425e">LL_SYSCFG_DisableFastModePlus</a> (uint32_t ConfigFastModePlus)</td></tr>
<tr class="memdesc:ga0d7abe2e59922d1125fcdcb81b75425e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2C fast mode plus driving capability.  I2C_FMP_CTRL I2C1_PAx_FMP/I2C2_PBx_FMP LL_SYSCFG_DisableFastModePlus.  <a href="group___s_y_s_t_e_m___l_l___e_f___s_y_s_c_f_g.html#ga0d7abe2e59922d1125fcdcb81b75425e">More...</a><br /></td></tr>
<tr class="separator:ga0d7abe2e59922d1125fcdcb81b75425e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b2bcea945969d5ad9eb258c6bd316b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#gaa0b2bcea945969d5ad9eb258c6bd316b">LL_SYSCFG_PWRC_EnableIT</a> (uint32_t Interrupt)</td></tr>
<tr class="memdesc:gaa0b2bcea945969d5ad9eb258c6bd316b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWRC Interrupt Mask  PWRC_IER LL_SYSCFG_PWRC_EnableIT.  <a href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#gaa0b2bcea945969d5ad9eb258c6bd316b">More...</a><br /></td></tr>
<tr class="separator:gaa0b2bcea945969d5ad9eb258c6bd316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6468c55b08c94f726bf70530b2a788c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#gab6468c55b08c94f726bf70530b2a788c">LL_SYSCFG_PWRC_DisableIT</a> (uint32_t Interrupt)</td></tr>
<tr class="memdesc:gab6468c55b08c94f726bf70530b2a788c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PWRC Interrupt Mask  PWRC_IER LL_SYSCFG_PWRC_DisableIT.  <a href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#gab6468c55b08c94f726bf70530b2a788c">More...</a><br /></td></tr>
<tr class="separator:gab6468c55b08c94f726bf70530b2a788c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff87ec9b239af6d5d23b4603f78aae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga2eff87ec9b239af6d5d23b4603f78aae">LL_SYSCFG_PWRC_IsEnabledIT</a> (uint32_t Interrupt)</td></tr>
<tr class="memdesc:ga2eff87ec9b239af6d5d23b4603f78aae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if PWRC Interrupt Mask is enabled  PWRC_IER LL_SYSCFG_PWRC_IsEnabledIT.  <a href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga2eff87ec9b239af6d5d23b4603f78aae">More...</a><br /></td></tr>
<tr class="separator:ga2eff87ec9b239af6d5d23b4603f78aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d292586ec39e45fa587dbb9330c50b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga33d292586ec39e45fa587dbb9330c50b">LL_SYSCFG_PWRC_GetStatusIT</a> (uint32_t Interrupt)</td></tr>
<tr class="memdesc:ga33d292586ec39e45fa587dbb9330c50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PWRC Interrupt Status  PWRC_ISCR LL_SYSCFG_PWRC_GetStatusIT.  <a href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga33d292586ec39e45fa587dbb9330c50b">More...</a><br /></td></tr>
<tr class="separator:ga33d292586ec39e45fa587dbb9330c50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fd6017f7ed8e31337e763cee0184cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga87fd6017f7ed8e31337e763cee0184cd">LL_SYSCFG_PWRC_ClearIT</a> (uint32_t Interrupt)</td></tr>
<tr class="memdesc:ga87fd6017f7ed8e31337e763cee0184cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PWRC Interrupt Status  PWRC_ISCR LL_SYSCFG_PWRC_ClearIT.  <a href="group___s_y_s_t_e_m___l_l___p_w_r_c.html#ga87fd6017f7ed8e31337e763cee0184cd">More...</a><br /></td></tr>
<tr class="separator:ga87fd6017f7ed8e31337e763cee0184cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed20454635f763454b5b7fa34dfc784b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___f_l_a_s_h.html#gaed20454635f763454b5b7fa34dfc784b">LL_FLASH_SetLatency</a> (uint32_t Latency)</td></tr>
<tr class="memdesc:gaed20454635f763454b5b7fa34dfc784b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FLASH Latency  FLASH_CONFIG WAIT_STATE LL_FLASH_SetLatency.  <a href="group___s_y_s_t_e_m___l_l___e_f___f_l_a_s_h.html#gaed20454635f763454b5b7fa34dfc784b">More...</a><br /></td></tr>
<tr class="separator:gaed20454635f763454b5b7fa34dfc784b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5f9a052684119be47426de395e84b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___e_f___f_l_a_s_h.html#ga6d5f9a052684119be47426de395e84b2">LL_FLASH_GetLatency</a> (void)</td></tr>
<tr class="memdesc:ga6d5f9a052684119be47426de395e84b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FLASH Latency  FLASH_CONFIG WAIT_STATE LL_FLASH_GetLatency.  <a href="group___s_y_s_t_e_m___l_l___e_f___f_l_a_s_h.html#ga6d5f9a052684119be47426de395e84b2">More...</a><br /></td></tr>
<tr class="separator:ga6d5f9a052684119be47426de395e84b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e274e511b55b01e394446635e5e0a11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga7e274e511b55b01e394446635e5e0a11">LL_IO_AnalogSwitchControl_VINM_PO_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7e274e511b55b01e394446635e5e0a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable analog feature on PB2/PB3 between connection external capacitor on PGA (for analog audio mode) and VNM/P0 for ADC measurements when the PB2 and PB3 are programmed in analog mode  GPIO_SWA_CTRL PGACAP_nVIN0 LL_IO_AnalogSwitchControl_VINM_PO_Enable.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga7e274e511b55b01e394446635e5e0a11">More...</a><br /></td></tr>
<tr class="separator:ga7e274e511b55b01e394446635e5e0a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d378828e67fdc00d2c328a072a5e10d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga9d378828e67fdc00d2c328a072a5e10d">LL_IO_AnalogSwitchControl_VINM_PO_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9d378828e67fdc00d2c328a072a5e10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable analog feature on PB2/PB3 between connection external capacitor on PGA (for analog audio mode) and VNM/P0 for ADC measurements when the PB2 and PB3 are programmed in analog mode  GPIO_SWA_CTRL PGACAP_nVIN0 LL_IO_AnalogSwitchControl_VINM_PO_Disable.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga9d378828e67fdc00d2c328a072a5e10d">More...</a><br /></td></tr>
<tr class="separator:ga9d378828e67fdc00d2c328a072a5e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c288f3ab20c76bca66dd7807f70745b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga1c288f3ab20c76bca66dd7807f70745b">LL_IO_AnalogSwitchControl_VINM_PO_IsEnabled</a> (void)</td></tr>
<tr class="memdesc:ga1c288f3ab20c76bca66dd7807f70745b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the analog feature on PB2/PB3 between connection external capacitor on PGA (for analog audio mode) and VNM/P0 for ADC measurements when the PB2 and PB3 are programmed in analog mode is enabled  GPIO_SWA_CTRL PGACAP_nVIN0 LL_IO_AnalogSwitchControl_VINM_PO_IsEnabled.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga1c288f3ab20c76bca66dd7807f70745b">More...</a><br /></td></tr>
<tr class="separator:ga1c288f3ab20c76bca66dd7807f70745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e070a05cdff1fab9cf1020898c4c45"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga04e070a05cdff1fab9cf1020898c4c45">LL_IO_AnalogSwitchControl_VINP2_ATB0_Enable</a> (void)</td></tr>
<tr class="memdesc:ga04e070a05cdff1fab9cf1020898c4c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable analog feature on PA3 between VINP2 and ATB0 when the PA3 I/O is programmed in analog mode (in the associated GPIO_MODER register)  GPIO_SWA_CTRL VINP2_ATB0 LL_IO_AnalogSwitchControl_VINP2_ATB0_Enable.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga04e070a05cdff1fab9cf1020898c4c45">More...</a><br /></td></tr>
<tr class="separator:ga04e070a05cdff1fab9cf1020898c4c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a2a9d6d54924a18a3ad4b22bf43836"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#gaf9a2a9d6d54924a18a3ad4b22bf43836">LL_IO_AnalogSwitchControl_VINP2_ATB0_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf9a2a9d6d54924a18a3ad4b22bf43836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable analog feature on PA3 between VINP2 and ATB0 when the PA3 I/O is programmed in analog mode (in the associated GPIO_MODER register)  GPIO_SWA_CTRL VINP2_ATB0 LL_IO_AnalogSwitchControl_VINP2_ATB0_Disable.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#gaf9a2a9d6d54924a18a3ad4b22bf43836">More...</a><br /></td></tr>
<tr class="separator:gaf9a2a9d6d54924a18a3ad4b22bf43836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b5936d2d5f5e608e49793360b73c01"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga77b5936d2d5f5e608e49793360b73c01">LL_IO_AnalogSwitchControl_VINP2_ATB0_IsEnabled</a> (void)</td></tr>
<tr class="memdesc:ga77b5936d2d5f5e608e49793360b73c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if the analog feature on PA3 between VINP2 and ATB0 when the PA3 I/O is programmed in analog mode (in the associated GPIO_MODER register)  GPIO_SWA_CTRL VINP2_ATB0 LL_IO_AnalogSwitchControl_VINP2_ATB0_IsEnabled.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga77b5936d2d5f5e608e49793360b73c01">More...</a><br /></td></tr>
<tr class="separator:ga77b5936d2d5f5e608e49793360b73c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101f5f60c1088d6f8228488bbb785d98"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga101f5f60c1088d6f8228488bbb785d98">LL_IO_SetAnalogSwitchControl_PB14</a> (uint32_t feature)</td></tr>
<tr class="memdesc:ga101f5f60c1088d6f8228488bbb785d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup analog feature on PB14 between ATB1 and PVD when the PB14 I/O is programmed in analog mode  GPIO_SWA_CTRL ATB1_nPVD LL_IO_AnalogSwitchControl_PB14.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#ga101f5f60c1088d6f8228488bbb785d98">More...</a><br /></td></tr>
<tr class="separator:ga101f5f60c1088d6f8228488bbb785d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66c0113411dd2245ee822828466afb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#gad66c0113411dd2245ee822828466afb9">LL_IO_GetAnalogSwitchControl_PB14</a> (void)</td></tr>
<tr class="memdesc:gad66c0113411dd2245ee822828466afb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup analog feature on PB14 between ATB1 and PVD when the PB14 I/O is programmed in analog mode  GPIO_SWA_CTRL ATB1_nPVD LL_IO_AnalogSwitchControl_PB14.  <a href="group___s_y_s_t_e_m___l_l___a_n_a_l_o_g___s_w_i_t_c_h.html#gad66c0113411dd2245ee822828466afb9">More...</a><br /></td></tr>
<tr class="separator:gad66c0113411dd2245ee822828466afb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fbb55fb9b5f93055c8dce1c1d588e8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga34fbb55fb9b5f93055c8dce1c1d588e8">LL_SYSCFG_BLERXTX_EnableIT</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga34fbb55fb9b5f93055c8dce1c1d588e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx Rx Interrupt  BLERXTX_IER LL_SYSCFG_BLERXTX_EnableIT.  <a href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga34fbb55fb9b5f93055c8dce1c1d588e8">More...</a><br /></td></tr>
<tr class="separator:ga34fbb55fb9b5f93055c8dce1c1d588e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64455aa4daa87c7ead719a61e23706fe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga64455aa4daa87c7ead719a61e23706fe">LL_SYSCFG_BLERXTX_DisableIT</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga64455aa4daa87c7ead719a61e23706fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx Rx Interrupt  BLERXTX_IER LL_SYSCFG_BLERXTX_DisableIT.  <a href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga64455aa4daa87c7ead719a61e23706fe">More...</a><br /></td></tr>
<tr class="separator:ga64455aa4daa87c7ead719a61e23706fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a9c1f282d92b3c472ec131ed6b42e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga3d2a9c1f282d92b3c472ec131ed6b42e">LL_SYSCFG_BLERXTX_IsEnabledIT</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga3d2a9c1f282d92b3c472ec131ed6b42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Tx Rx Interrupt is enabled  BLERXTX_IER LL_SYSCFG_BLERXTX_IsEnabledIT.  <a href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___r_x_t_x___i_t___management.html#ga3d2a9c1f282d92b3c472ec131ed6b42e">More...</a><br /></td></tr>
<tr class="separator:ga3d2a9c1f282d92b3c472ec131ed6b42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358c9653d82c4e1a1e65142a4d20c1b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___e_v_e_n_t___t_y_p_e___management.html#ga358c9653d82c4e1a1e65142a4d20c1b5">LL_SYSCFG_BLERXTX_SetType</a> (uint8_t Type, uint32_t Signal)</td></tr>
<tr class="memdesc:ga358c9653d82c4e1a1e65142a4d20c1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tx/Rx Interrupt Detection Type  BLERXTX_DTR LL_SYSCFG_BLERXTX_SetType.  <a href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___e_v_e_n_t___t_y_p_e___management.html#ga358c9653d82c4e1a1e65142a4d20c1b5">More...</a><br /></td></tr>
<tr class="separator:ga358c9653d82c4e1a1e65142a4d20c1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6fdb86c0599d785d065bcddd9cb476"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___e_v_e_n_t___t_y_p_e___management.html#ga9d6fdb86c0599d785d065bcddd9cb476">LL_SYSCFG_BLERXTX_GetType</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga9d6fdb86c0599d785d065bcddd9cb476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Tx/Rx Interrupt Detection Type  BLERXTX_DTR LL_SYSCFG_BLERXTX_GetType.  <a href="group___s_y_s_c_f_g___l_l___r_a_d_i_o___e_v_e_n_t___t_y_p_e___management.html#ga9d6fdb86c0599d785d065bcddd9cb476">More...</a><br /></td></tr>
<tr class="separator:ga9d6fdb86c0599d785d065bcddd9cb476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677a48c2611a38785aa2df012c955071"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_l___s_y_s_c_f_g___b_l_e_r_x_t_x___set_trigger.html#ga677a48c2611a38785aa2df012c955071">LL_SYSCFG_BLERXTX_SetTrigger</a> (uint8_t Trigger, uint32_t Signal)</td></tr>
<tr class="memdesc:ga677a48c2611a38785aa2df012c955071"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tx Rx Interrupt Trigger  BLERXTX_IBER/BLERXTX__IEVR/BLERXTX__DTR LL_SYSCFG_BLERXTX_SetTrigger.  <a href="group___l_l___s_y_s_c_f_g___b_l_e_r_x_t_x___set_trigger.html#ga677a48c2611a38785aa2df012c955071">More...</a><br /></td></tr>
<tr class="separator:ga677a48c2611a38785aa2df012c955071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d56f48517a87699041bc7dd58f5da4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_l___s_y_s_c_f_g___b_l_e_r_x_t_x___set_trigger.html#gad6d56f48517a87699041bc7dd58f5da4">LL_SYSCFG_BLERXTX_GetTrigger</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:gad6d56f48517a87699041bc7dd58f5da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Tx Rx Interrupt Trigger  BLERXTX_IBER/BLERXTX_IEVR/BLERXTX_DTR LL_SYSCFG_BLERXTX_GetTrigger.  <a href="group___l_l___s_y_s_c_f_g___b_l_e_r_x_t_x___set_trigger.html#gad6d56f48517a87699041bc7dd58f5da4">More...</a><br /></td></tr>
<tr class="separator:gad6d56f48517a87699041bc7dd58f5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd1fbfb284aec8d7e171cd86007091"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#ga2cdd1fbfb284aec8d7e171cd86007091">LL_SYSCFG_BLERXTX_IsInterruptPending</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga2cdd1fbfb284aec8d7e171cd86007091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the Tx Rx Interrupt is set or not.  <a href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#ga2cdd1fbfb284aec8d7e171cd86007091">More...</a><br /></td></tr>
<tr class="separator:ga2cdd1fbfb284aec8d7e171cd86007091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893be7947139b5b3089ec2805ec24b1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#ga893be7947139b5b3089ec2805ec24b1d">LL_SYSCFG_BLERXTX_ClearInterrupt</a> (uint32_t Signal)</td></tr>
<tr class="memdesc:ga893be7947139b5b3089ec2805ec24b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Tx Rx Interrupt  BLERXTX_ISCR LL_SYSCFG_BLERXTX_ClearInterrupt.  <a href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#ga893be7947139b5b3089ec2805ec24b1d">More...</a><br /></td></tr>
<tr class="separator:ga893be7947139b5b3089ec2805ec24b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c9307343e176384d1f0da75a7ce3c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#gac3c9307343e176384d1f0da75a7ce3c8">LL_SYSCFG_BLETX_EdgeSequence</a> (void)</td></tr>
<tr class="memdesc:gac3c9307343e176384d1f0da75a7ce3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the TX interrupt edge status on a TX sequence event  BLERXTX_ISCR LL_SYSCFG_BLETX_EdgeSequence.  <a href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#gac3c9307343e176384d1f0da75a7ce3c8">More...</a><br /></td></tr>
<tr class="separator:gac3c9307343e176384d1f0da75a7ce3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fd41107ee7da95ddf0435ddb9eef2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#gae0fd41107ee7da95ddf0435ddb9eef2e">LL_SYSCFG_BLERX_EdgeSequence</a> (void)</td></tr>
<tr class="memdesc:gae0fd41107ee7da95ddf0435ddb9eef2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the RX interrupt edge status on a RX sequence event  BLERXTX_ISCR LL_SYSCFG_BLERX_EdgeSequence.  <a href="group___s_y_s_c_f_g___l_l___e_v_e_n_t___flag___management.html#gae0fd41107ee7da95ddf0435ddb9eef2e">More...</a><br /></td></tr>
<tr class="separator:gae0fd41107ee7da95ddf0435ddb9eef2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SYSTEM LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team <pre class="fragment">==============================================================================
                   ##### How to use this driver #####
==============================================================================
  [..]
  The LL SYSTEM driver contains a set of generic APIs that can be
  used by user:
    (+) Some of the FLASH features need to be handled in the SYSTEM file.
    (+) Access to SYSCFG registers</pre></dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__system_8h_source.html">rf_driver_ll_system.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
