/* Generated by Yosys 0.9+2406 (git sha1 334ec5fa, clang 7.0.1-8 -fPIC -Os) */

(* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:2.1-30.10" *)
(* top =  1  *)
module z4ml(\1 , \2 , \3 , \4 , \5 , \6 , \7 , \24 , \25 , \26 , \27 );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:4.3-4.5" *)
  input \1 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:5.3-5.5" *)
  input \2 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:12.3-12.6" *)
  output \24 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:13.3-13.6" *)
  output \25 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:14.3-14.6" *)
  output \26 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:15.3-15.6" *)
  output \27 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:6.3-6.5" *)
  input \3 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:7.3-7.5" *)
  input \4 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:8.3-8.5" *)
  input \5 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:9.3-9.5" *)
  input \6 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:10.3-10.5" *)
  input \7 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:20.3-20.7" *)
  wire \[1] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:17.3-17.7" *)
  wire \[2] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:18.3-18.7" *)
  wire \[3] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:19.3-19.7" *)
  wire \[4] ;
  assign _10_ = \7  & _00_;
  assign _00_ = \7  & 1'h0;
  assign _11_ = \7  & _05_;
  assign _06_ = _01_ & \1 ;
  assign _12_ = \4  & _06_;
  assign _08_ = _02_ & _07_;
  assign _13_ = _03_ & _08_;
  assign \27  = _04_ & _09_;
  assign \25  = ~_10_;
  assign \26  = ~1'h0;
  assign _01_ = ~\7 ;
  assign _02_ = ~\4 ;
  assign _05_ = ~\1 ;
  assign _03_ = ~_11_;
  assign _07_ = ~_06_;
  assign _04_ = ~_12_;
  assign _09_ = ~_13_;
  assign \24  = ~1'h0;
  assign \[1]  = \24 ;
  assign \[2]  = \25 ;
  assign \[3]  = \26 ;
  assign \[4]  = \27 ;
endmodule
