Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 14 12:54:03 2018
| Host         : apple running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.973    -5962.979                   3472                58890        0.053        0.000                      0                58890        3.750        0.000                       0                 31234  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
clk_fpga_1                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -18.973    -5962.979                   3472                57776        0.053        0.000                      0                57776        3.750        0.000                       0                 30754  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.047        0.000                      0                  923        0.095        0.000                      0                  923       15.250        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.080        0.000                      0                   91        0.245        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.848        0.000                      0                  100        0.388        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3472  Failing Endpoints,  Worst Slack      -18.973ns,  Total Violation    -5962.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.973ns  (required time - arrival time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.234ns  (logic 12.068ns (42.743%)  route 16.166ns (57.258%))
  Logic Levels:           57  (CARRY4=38 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.695     2.989    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pwm_i/rc_receiver_0/inst/acc_reg[7]/Q
                         net (fo=1, routed)           0.606     4.014    pwm_i/rc_receiver_0/inst/acc_reg_n_0_[7]
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673     4.687 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.687    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.804 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.804    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.921 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.921    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.038 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.369 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.636    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.943 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.579    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.622    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.746 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.746    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.259 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.376 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.376    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.493 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.610 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.610    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.727 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.727    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.844 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.961 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.298 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.044    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.350 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.149    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.273 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.923    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.047 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.047    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.580 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.580    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.697 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.697    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.814 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.814    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.931    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.163 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.840    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.135 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.802    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.926 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.953    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.077 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.077    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.627 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.627    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.741    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.855    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.969    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.083 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.083    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.197 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.545 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.158    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.461 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.131    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.255 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.114    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.238 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.238    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.788 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.788    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.902 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.902    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.016 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.016    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.130 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.130    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.386 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.334    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.636 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.733    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.857 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.864    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.988 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.988    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.538 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.538    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.652 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.652    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.766 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.766    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.880 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.880    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.994    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.108    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.222 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.222    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.570 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.409    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.712 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.145    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.269 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.595    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.719 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.406    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.530 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.693    31.223    pwm_i/rc_receiver_0/inst/acc
    SLICE_X26Y57         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.520    12.699    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X26Y57         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X26Y57         FDRE (Setup_fdre_C_R)       -0.524    12.250    pwm_i/rc_receiver_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -31.223    
  -------------------------------------------------------------------
                         slack                                -18.973    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[17]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[18]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[24]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[30]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.833ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.191ns  (logic 12.186ns (43.226%)  route 16.005ns (56.774%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.663    31.179    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.521    12.700    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y62         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[7]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    12.346    pwm_i/rc_receiver_0/inst/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                -18.833    

Slack (VIOLATED) :        -18.750ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.107ns  (logic 12.186ns (43.356%)  route 15.921ns (56.644%))
  Logic Levels:           59  (CARRY4=39 LUT2=1 LUT4=5 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.694     2.988    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X27Y58         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.475     3.919    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X26Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.043 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2/O
                         net (fo=1, routed)           0.000     4.043    pwm_i/rc_receiver_0/inst/acc_loc_reg_664[3]_i_2_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.556 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.556    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.673 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.673    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.907 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.024    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.355 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[23]_i_1/O[3]
                         net (fo=3, routed)           1.267     6.621    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[23]
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.307     6.928 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7/O
                         net (fo=1, routed)           0.636     7.565    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_7_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.689 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          0.919     8.608    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.732    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.245 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.362 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.362    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.479 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.596 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.596    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.713 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.713    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.284 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.746    11.030    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[29]
    SLICE_X33Y60         LUT4 (Prop_lut4_I0_O)        0.306    11.336 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5/O
                         net (fo=1, routed)           0.799    12.135    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_5_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.259 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3/O
                         net (fo=34, routed)          0.651    12.909    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_3_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.033 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_4/O
                         net (fo=1, routed)           0.000    13.033    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[1]
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.566 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.683 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.683    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.800 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.917 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.917    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.149 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.677    14.826    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[16]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.295    15.121 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.667    15.788    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.912 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          1.027    16.939    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I2_O)        0.124    17.063 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[3]_i_4/O
                         net (fo=1, routed)           0.000    17.063    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[1]
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.613 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.069 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.069    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.183 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.183    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.531 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.613    19.144    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.303    19.447 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.670    20.117    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.124    20.241 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.859    21.100    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X28Y60         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.224    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.774 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.774    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.888 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.888    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.002 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.002    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.116 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.116    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    22.372 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.948    23.320    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[18]
    SLICE_X26Y68         LUT4 (Prop_lut4_I3_O)        0.302    23.622 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5/O
                         net (fo=1, routed)           1.097    24.718    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I1_O)        0.124    24.842 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          1.008    25.850    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I2_O)        0.124    25.974 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    25.974    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X27Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.524 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.524    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.638    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.752    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.866    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.980    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.094 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.094    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.208 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.208    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    27.556 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.838    28.394    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[29]
    SLICE_X27Y59         LUT4 (Prop_lut4_I2_O)        0.303    28.697 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4/O
                         net (fo=1, routed)           0.433    29.131    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_4_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.255 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_2/O
                         net (fo=3, routed)           0.326    29.580    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[4]_0
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.124    29.704 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4/O
                         net (fo=1, routed)           0.688    30.392    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.516 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.579    31.095    pwm_i/rc_receiver_0/inst/acc
    SLICE_X29Y64         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.520    12.699    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X29Y64         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[14]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y64         FDRE (Setup_fdre_C_R)       -0.429    12.345    pwm_i/rc_receiver_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -31.095    
  -------------------------------------------------------------------
                         slack                                -18.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pwm_i/rc_receiver_0/inst/write_val_2_5_write_s_reg_753_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.554     0.890    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X33Y65         FDRE                                         r  pwm_i/rc_receiver_0/inst/write_val_2_5_write_s_reg_753_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  pwm_i/rc_receiver_0/inst/write_val_2_5_write_s_reg_753_reg[24]/Q
                         net (fo=2, routed)           0.122     1.153    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/Q[24]
    RAMB18_X2Y26         RAMB18E1                                     r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.860     1.226    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.100    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.771%)  route 0.232ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.578     0.914    pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/ap_clk
    SLICE_X59Y50         FDRE                                         r  pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata_reg[16]/Q
                         net (fo=3, routed)           0.232     1.287    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe27[16]
    SLICE_X55Y48         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.851     1.217    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y48         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.047     1.234    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][959]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.009%)  route 0.231ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.659     0.995    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y100        FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][959]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][959]/Q
                         net (fo=1, routed)           0.231     1.374    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/WRITE_DATA_I[33]
    RAMB36_X3Y19         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.888     1.254    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out
    RAMB36_X3Y19         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.035     1.219    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.102     1.321    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1002]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.602     0.938    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y86         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1002]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1002]/Q
                         net (fo=1, routed)           0.106     1.208    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/WRITE_DATA_I[4]
    RAMB36_X4Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.916     1.282    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/out
    RAMB36_X4Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     0.998    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.153    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.788%)  route 0.142ns (43.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.639     0.975    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/S_DCLK_O
    SLICE_X45Y100        FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[8]/Q
                         net (fo=1, routed)           0.142     1.258    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg_n_0_[8]
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.303 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow[7]_i_1__74/O
                         net (fo=1, routed)           0.000     1.303    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow[7]_i_1__74_n_0
    SLICE_X45Y99         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.825     1.191    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/S_DCLK_O
    SLICE_X45Y99         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.556     0.891    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/ap_clk
    SLICE_X35Y30         FDRE                                         r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0/Q
                         net (fo=1, routed)           0.110     1.143    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff1_reg[7]__0_n_0
    SLICE_X34Y29         SRL16E                                       r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.819     1.185    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/ap_clk
    SLICE_X34Y29         SRL16E                                       r  pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/CLK
                         clock pessimism             -0.280     0.905    
    SLICE_X34Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][874]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.554     0.890    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X32Y85         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][874]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][874]/Q
                         net (fo=1, routed)           0.107     1.160    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/WRITE_DATA_I[20]
    RAMB36_X2Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.865     1.231    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/out
    RAMB36_X2Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.105    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][896]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.572     0.908    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y86         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][896]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][896]/Q
                         net (fo=1, routed)           0.107     1.178    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/WRITE_DATA_I[6]
    RAMB36_X3Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.885     1.251    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.123    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.577     0.913    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y51         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/Q
                         net (fo=3, routed)           0.263     1.317    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[28]
    SLICE_X55Y44         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.850     1.216    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y44         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]/C
                         clock pessimism             -0.030     1.186    
    SLICE_X55Y44         FDRE (Hold_fdre_C_D)         0.075     1.261    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.994%)  route 0.228ns (64.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.580     0.916    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X61Y51         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/Q
                         net (fo=3, routed)           0.228     1.271    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[56]
    SLICE_X64Y48         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.854     1.220    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y48         FDRE                                         r  pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.025     1.215    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11   pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7    pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y59  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.673ns (28.242%)  route 4.251ns (71.758%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.478     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.812     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.301     6.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.838     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.601    10.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y48        LUT5 (Prop_lut5_I2_O)        0.124    10.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X105Y48        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.624    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y48        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.474    37.183    
                         clock uncertainty           -0.035    37.148    
    SLICE_X105Y48        FDRE (Setup_fdre_C_D)        0.031    37.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 27.047    

Slack (MET) :             27.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.673ns (28.486%)  route 4.200ns (71.514%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.478     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.812     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.301     6.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.838     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.550     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y47        LUT5 (Prop_lut5_I2_O)        0.124    10.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.624    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y47        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.474    37.183    
                         clock uncertainty           -0.035    37.148    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)        0.032    37.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.180    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 27.099    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.828ns (15.563%)  route 4.492ns (84.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.480     7.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X104Y50        LUT5 (Prop_lut5_I2_O)        0.124     7.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.815     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I1_O)        0.124     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.568     8.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X107Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.629     9.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.629    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.673ns (28.510%)  route 4.195ns (71.490%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.478     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.812     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.301     6.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.838     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.545     9.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y47        LUT5 (Prop_lut5_I2_O)        0.124    10.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.624    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y47        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.474    37.183    
                         clock uncertainty           -0.035    37.148    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)        0.031    37.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 27.103    

Slack (MET) :             27.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.673ns (29.290%)  route 4.039ns (70.710%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.478     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.812     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X109Y46        LUT4 (Prop_lut4_I2_O)        0.301     6.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.838     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.124     7.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.389     9.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y48        LUT5 (Prop_lut5_I2_O)        0.124     9.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X105Y48        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.624    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y48        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.474    37.183    
                         clock uncertainty           -0.035    37.148    
    SLICE_X105Y48        FDRE (Setup_fdre_C_D)        0.029    37.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 27.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.878%)  route 0.188ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.639     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.188     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.135     1.966    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.878%)  route 0.188ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.639     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.188     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                         clock pessimism             -0.135     1.966    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.878%)  route 0.188ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.639     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y51        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.188     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X111Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.135     1.966    
    SLICE_X111Y49        FDRE (Hold_fdre_C_CE)       -0.039     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.141     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X100Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X100Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.392     1.677    
    SLICE_X100Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.392     1.677    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.112     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.392     1.677    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.630%)  route 0.264ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X99Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y54         FDCE (Prop_fdce_C_Q)         0.128     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.264     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.389     1.680    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.630%)  route 0.264ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X99Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y54         FDCE (Prop_fdce_C_Q)         0.128     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.264     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.389     1.680    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.630%)  route 0.264ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X99Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y54         FDCE (Prop_fdce_C_Q)         0.128     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.264     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.389     1.680    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.630%)  route 0.264ns (67.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X99Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y54         FDCE (Prop_fdce_C_Q)         0.128     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.264     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.880     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X100Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.389     1.680    
    SLICE_X100Y55        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y49  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y49  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X102Y48  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X102Y48  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.718ns (30.627%)  route 1.626ns (69.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.784     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X97Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         FDRE (Prop_fdre_C_Q)         0.419     3.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.299     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     5.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X100Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.609    12.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X100Y50        FDPE (Recov_fdpe_C_PRE)     -0.361    12.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.718ns (30.627%)  route 1.626ns (69.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.784     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X97Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         FDRE (Prop_fdre_C_Q)         0.419     3.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.299     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     5.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X100Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.609    12.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X100Y50        FDPE (Recov_fdpe_C_PRE)     -0.361    12.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.718ns (30.627%)  route 1.626ns (69.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.784     3.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X97Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y54         FDRE (Prop_fdre_C_Q)         0.419     3.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X97Y54         LUT2 (Prop_lut2_I1_O)        0.299     4.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     5.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X100Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.609    12.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X100Y50        FDPE (Recov_fdpe_C_PRE)     -0.361    12.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.518ns (25.247%)  route 1.534ns (74.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.804     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.518     3.616 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.534     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.626    12.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X105Y46        FDCE (Recov_fdce_C_CLR)     -0.405    12.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.518ns (25.247%)  route 1.534ns (74.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.804     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.518     3.616 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.534     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.626    12.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X104Y46        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.779ns (40.456%)  route 1.147ns (59.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.865     3.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X112Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.478     3.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.815     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.301     4.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.331     5.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X111Y52        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.687    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y52        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDPE (Recov_fdpe_C_PRE)     -0.359    12.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.779ns (40.456%)  route 1.147ns (59.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.865     3.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X112Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.478     3.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.815     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.301     4.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.331     5.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X111Y52        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.687    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y52        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDPE (Recov_fdpe_C_PRE)     -0.359    12.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.779ns (40.456%)  route 1.147ns (59.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.865     3.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X112Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.478     3.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.815     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.301     4.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.331     5.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X111Y52        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.687    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y52        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y52        FDPE (Recov_fdpe_C_PRE)     -0.359    12.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.518ns (30.871%)  route 1.160ns (69.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.804     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.518     3.616 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.160     4.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.609    12.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X103Y53        FDCE (Recov_fdce_C_CLR)     -0.405    12.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.518ns (30.871%)  route 1.160ns (69.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.804     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.518     3.616 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.160     4.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y53        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       1.609    12.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y53        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X103Y53        FDCE (Recov_fdce_C_CLR)     -0.405    12.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  7.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.255     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.880     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.255     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.880     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.255     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.880     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.255     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.880     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.207%)  route 0.345ns (67.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.609     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDPE (Prop_fdpe_C_Q)         0.164     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.345     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X100Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.884     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X100Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.220    
    SLICE_X100Y49        FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.207%)  route 0.345ns (67.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.609     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDPE (Prop_fdpe_C_Q)         0.164     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.345     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X100Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.884     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X100Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.220    
    SLICE_X100Y49        FDPE (Remov_fdpe_C_PRE)     -0.071     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.981%)  route 0.333ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.333     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.879     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X101Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.981%)  route 0.333ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X102Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.333     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.879     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.030     1.215    
    SLICE_X101Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.214%)  route 0.128ns (43.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.609     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDPE (Prop_fdpe_C_Q)         0.164     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X100Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.879     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X100Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X100Y51        FDCE (Remov_fdce_C_CLR)     -0.067     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.214%)  route 0.128ns (43.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.609     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDPE (Prop_fdpe_C_Q)         0.164     1.109 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X100Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30757, routed)       0.879     1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X100Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X100Y51        FDCE (Remov_fdce_C_CLR)     -0.067     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.851     8.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y50        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 27.848    

Slack (MET) :             27.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.851     8.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y50        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 27.848    

Slack (MET) :             27.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.851     8.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y50        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 27.848    

Slack (MET) :             27.848ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.704ns (15.315%)  route 3.893ns (84.685%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.851     8.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y50        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y50        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y50        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 27.848    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    

Slack (MET) :             27.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.704ns (15.799%)  route 3.752ns (84.201%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.208ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.801     4.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.456     4.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.715     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X102Y50        LUT4 (Prop_lut4_I2_O)        0.124     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.327     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X104Y50        LUT1 (Prop_lut1_I0_O)        0.124     7.954 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X107Y51        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.687    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y51        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.322    37.094    
                         clock uncertainty           -0.035    37.058    
    SLICE_X107Y51        FDCE (Recov_fdce_C_CLR)     -0.405    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 27.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X99Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X98Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.392     1.678    
    SLICE_X98Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X99Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X98Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X98Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.392     1.678    
    SLICE_X98Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X99Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X98Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.392     1.678    
    SLICE_X98Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X99Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X98Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.392     1.678    
    SLICE_X98Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.611     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X99Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X98Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.392     1.678    
    SLICE_X98Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.270%)  route 0.150ns (47.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y58        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDPE (Prop_fdpe_C_Q)         0.164     1.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X113Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.909     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X113Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.391     1.707    
    SLICE_X113Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.270%)  route 0.150ns (47.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y58        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDPE (Prop_fdpe_C_Q)         0.164     1.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X113Y59        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.909     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X113Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.391     1.707    
    SLICE_X113Y59        FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.610     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.180     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.881     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.369     1.701    
    SLICE_X98Y50         FDPE (Remov_fdpe_C_PRE)     -0.125     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.695%)  route 0.203ns (55.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y58        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDPE (Prop_fdpe_C_Q)         0.164     1.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.203     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y56        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.910     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X112Y56        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.391     1.708    
    SLICE_X112Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.695%)  route 0.203ns (55.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.637     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y58        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDPE (Prop_fdpe_C_Q)         0.164     1.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.203     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X112Y56        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.910     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X112Y56        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.391     1.708    
    SLICE_X112Y56        FDCE (Remov_fdce_C_CLR)     -0.067     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.417    





