* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Apr 28 2020 10:13:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ctrl_tap_tdoUnbufferd
T_2_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_25
T_3_0_span4_horz_r_0
T_5_0_lc_trk_g1_0
T_5_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ctrl_tap_tdoUnbufferd_N_223_cascade_
T_2_1_wire_logic_cluster/lc_3/ltout
T_2_1_wire_logic_cluster/lc_4/in_2

End 

Net : n4_cascade_
T_2_1_wire_logic_cluster/lc_2/ltout
T_2_1_wire_logic_cluster/lc_3/in_2

End 

Net : n2116
T_1_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_2/in_3

End 

Net : n1307
T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g2_0
T_1_1_wire_logic_cluster/lc_3/in_3

End 

Net : ctrl_tap_instruction_7
T_2_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_0/in_0

T_2_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_5/in_3

T_2_1_wire_logic_cluster/lc_7/out
T_2_1_sp4_h_l_3
T_4_1_lc_trk_g3_6
T_4_1_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g2_7
T_2_1_input_2_7
T_2_1_wire_logic_cluster/lc_7/in_2

End 

Net : ctrl_tap_instruction_6
T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_0/in_1

T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_5/in_0

T_1_1_wire_logic_cluster/lc_6/out
T_0_1_span12_horz_3
T_4_1_lc_trk_g0_3
T_4_1_wire_logic_cluster/lc_6/in_3

T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_6/in_3

End 

Net : n15
T_1_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g1_4
T_2_1_wire_logic_cluster/lc_4/in_1

T_1_1_wire_logic_cluster/lc_4/out
T_1_0_span4_vert_24
T_2_3_sp4_h_l_0
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_0/in_1

End 

Net : n2116_cascade_
T_1_1_wire_logic_cluster/lc_3/ltout
T_1_1_wire_logic_cluster/lc_4/in_2

End 

Net : n7_adj_1
T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_2_1_lc_trk_g3_2
T_2_1_wire_logic_cluster/lc_2/in_1

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_2_1_lc_trk_g3_2
T_2_1_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_7
T_4_4_lc_trk_g3_7
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_42
T_3_4_sp4_h_l_1
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : ctrl_tap_fsm_state_0
T_1_4_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_44
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_44
T_1_2_lc_trk_g2_1
T_1_2_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_4_sp4_v_t_36
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_3/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_44
T_1_2_lc_trk_g2_1
T_1_2_input_2_1
T_1_2_wire_logic_cluster/lc_1/in_2

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_5/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_7/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_44
T_1_2_lc_trk_g2_1
T_1_2_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_5/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g1_4
T_1_3_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_3/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_8
T_5_0_span4_vert_45
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_input_2_5
T_1_4_wire_logic_cluster/lc_5/in_2

End 

Net : ctrl_tap_instruction_4
T_2_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g3_0
T_1_1_wire_logic_cluster/lc_2/in_1

T_2_1_wire_logic_cluster/lc_0/out
T_2_1_sp4_h_l_5
T_4_1_lc_trk_g3_0
T_4_1_wire_logic_cluster/lc_2/in_3

T_2_1_wire_logic_cluster/lc_0/out
T_2_1_sp4_h_l_5
T_2_1_lc_trk_g1_0
T_2_1_wire_logic_cluster/lc_0/in_3

End 

Net : n12_cascade_
T_1_1_wire_logic_cluster/lc_2/ltout
T_1_1_wire_logic_cluster/lc_3/in_2

End 

Net : ctrl_tap_instruction_5
T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_2/in_3

T_1_1_wire_logic_cluster/lc_7/out
T_0_1_span12_horz_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_3/in_3

T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_7/in_0

End 

Net : ctrl_tap_fsm_state_3
T_1_4_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g3_7
T_2_3_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_2_1_sp4_v_t_39
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_2_1_sp4_v_t_39
T_3_5_sp4_h_l_2
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_2/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_46
T_2_3_sp4_h_l_11
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_46
T_2_3_sp4_h_l_11
T_4_3_lc_trk_g2_6
T_4_3_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_2_1_sp4_v_t_39
T_1_2_lc_trk_g2_7
T_1_2_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_5/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g3_7
T_2_3_input_2_4
T_2_3_wire_logic_cluster/lc_4/in_2

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_5/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_6/in_0

End 

Net : ctrl_tap_fsm_state_2
T_1_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g3_2
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_45
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_7/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_sp4_v_t_36
T_2_3_sp4_h_l_1
T_4_3_lc_trk_g2_4
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_sp4_v_t_36
T_2_3_sp4_h_l_1
T_4_3_lc_trk_g2_4
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_45
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_3/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_45
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : ctrl_tap_tdoUnbufferd_N_224
T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/in_3

End 

Net : n1313_cascade_
T_2_2_wire_logic_cluster/lc_0/ltout
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : ctrl_tap_fsm_state_1
T_1_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_37
T_2_2_lc_trk_g2_5
T_2_2_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_37
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_37
T_3_5_sp4_h_l_6
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_3_sp4_v_t_44
T_2_3_sp4_h_l_9
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_37
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_3_sp4_v_t_44
T_2_3_sp4_h_l_9
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_37
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g1_6
T_1_3_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : ctrl_tap_instruction_3
T_2_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g2_5
T_1_1_wire_logic_cluster/lc_3/in_0

T_2_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g2_5
T_1_1_input_2_5
T_1_1_wire_logic_cluster/lc_5/in_2

T_2_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_10
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_5/in_1

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_5/in_3

End 

Net : ctrl_tap_instruction_2
T_2_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g2_6
T_1_1_wire_logic_cluster/lc_3/in_1

T_2_1_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_5/in_3

T_2_1_wire_logic_cluster/lc_6/out
T_2_1_sp4_h_l_1
T_4_1_lc_trk_g2_4
T_4_1_wire_logic_cluster/lc_1/in_1

T_2_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g0_6
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

End 

Net : ctrl_tap_bypass
T_5_2_wire_logic_cluster/lc_7/out
T_3_2_sp4_h_l_11
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : ctrl_tap_instructionShift_0
T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_3_2_sp4_h_l_10
T_2_0_span4_vert_23
T_2_1_lc_trk_g0_7
T_2_1_input_2_1
T_2_1_wire_logic_cluster/lc_1/in_2

End 

Net : n2119
T_2_2_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_3/in_1

T_2_2_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : ctrl_tap_instruction_0
T_2_1_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_4/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g2_1
T_1_1_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g0_1
T_1_2_wire_logic_cluster/lc_0/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_18
T_3_2_sp4_h_l_1
T_4_2_lc_trk_g3_1
T_4_2_wire_logic_cluster/lc_1/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_1/in_1

End 

Net : ctrl_tap_instruction_1
T_1_1_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_4/in_3

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_4/in_1

T_1_1_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g1_1
T_1_2_wire_logic_cluster/lc_0/in_0

T_1_1_wire_logic_cluster/lc_1/out
T_2_1_sp4_h_l_2
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_0/in_3

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_1/in_0

End 

Net : ctrl_idcodeArea_shifter_0
T_2_2_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_35
T_2_1_lc_trk_g2_3
T_2_1_wire_logic_cluster/lc_3/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : ctrl_ledsArea_shifter_0
T_4_4_wire_logic_cluster/lc_0/out
T_4_1_sp4_v_t_40
T_0_1_span4_horz_11
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_3_4_sp4_h_l_8
T_2_0_span4_vert_45
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : n1353
T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

T_4_3_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_11
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_0/cen

End 

Net : n2178
T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_42
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_4_3_lc_trk_g3_2
T_4_3_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_sp12_h_l_1
T_4_3_lc_trk_g0_6
T_4_3_input_2_4
T_4_3_wire_logic_cluster/lc_4/in_2

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_42
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_sp12_h_l_1
T_1_0_span12_vert_5
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_sp12_h_l_1
T_1_0_span12_vert_5
T_1_2_lc_trk_g3_2
T_1_2_input_2_3
T_1_2_wire_logic_cluster/lc_3/in_2

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_42
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_5_3_lc_trk_g2_7
T_5_3_input_2_5
T_5_3_wire_logic_cluster/lc_5/in_2

T_2_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_10
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_42
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g2_5
T_2_3_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_sp12_h_l_1
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_sp12_h_l_1
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_3/in_1

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g2_5
T_2_3_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : n8
T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_5/in_0

End 

Net : n1293
T_1_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_1/in_0

End 

Net : myClockArea_timeout_counter_value_0
T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : n2030
T_1_8_wire_logic_cluster/lc_5/cout
T_1_8_wire_logic_cluster/lc_6/in_3

End 

Net : n12
T_1_1_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g0_2
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : n2029
T_1_8_wire_logic_cluster/lc_4/cout
T_1_8_wire_logic_cluster/lc_5/in_3

Net : myClockArea_timeout_counter_value_1
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : n2113_cascade_
T_2_7_wire_logic_cluster/lc_3/ltout
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : n2182_cascade_
T_2_7_wire_logic_cluster/lc_2/ltout
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : myClockArea_timeout_counter_value_4
T_1_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : myClockArea_timeout_counter_value_21
T_1_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g1_5
T_1_8_wire_logic_cluster/lc_5/in_1

End 

Net : n11
T_2_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_3/in_1

End 

Net : n1771
T_2_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_6/in_0

End 

Net : n2176
T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_2/in_0

End 

Net : myClockArea_timeout_counter_value_19
T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_3/in_1

End 

Net : n2162
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : n2028
T_1_8_wire_logic_cluster/lc_3/cout
T_1_8_wire_logic_cluster/lc_4/in_3

Net : myClockArea_timeout_counter_value_2
T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : n2045
T_1_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_2/in_0

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_1/in_0

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_3/in_0

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_7/in_0

T_1_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_7/in_1

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_2/in_3

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : myClockArea_timeout_counter_value_6
T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : myClockArea_timeout_counter_value_15
T_1_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g1_7
T_2_7_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_7/in_1

End 

Net : myClockArea_timeout_counter_value_22
T_1_8_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_6/in_1

End 

Net : myClockArea_timeout_counter_value_20
T_1_8_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_input_2_5
T_2_7_wire_logic_cluster/lc_5/in_2

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_4/in_1

End 

Net : myClockArea_timeout_counter_value_3
T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : n2_cascade_
T_1_2_wire_logic_cluster/lc_4/ltout
T_1_2_wire_logic_cluster/lc_5/in_2

End 

Net : n2164
T_2_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : myClockArea_timeout_counter_value_16
T_1_8_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_1

End 

Net : myClockArea_timeout_counter_value_11
T_1_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_5/in_3

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_3/in_1

End 

Net : n13
T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_3/in_3

End 

Net : myClockArea_timeout_counter_value_18
T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_2/in_1

End 

Net : n2027
T_1_8_wire_logic_cluster/lc_2/cout
T_1_8_wire_logic_cluster/lc_3/in_3

Net : myClockArea_timeout_counter_value_5
T_1_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : n2026
T_1_8_wire_logic_cluster/lc_1/cout
T_1_8_wire_logic_cluster/lc_2/in_3

Net : myClockArea_timeout_counter_value_7
T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : n2025
T_1_8_wire_logic_cluster/lc_0/cout
T_1_8_wire_logic_cluster/lc_1/in_3

Net : myClockArea_timeout_counter_value_9
T_1_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : myClockArea_timeout_counter_value_12
T_1_7_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_1_8_0_
T_1_8_wire_logic_cluster/carry_in_mux/cout
T_1_8_wire_logic_cluster/lc_0/in_3

Net : myClockArea_timeout_counter_value_14
T_1_7_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_6/in_1

End 

Net : n2188_cascade_
T_1_4_wire_logic_cluster/lc_1/ltout
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : n963
T_4_5_wire_logic_cluster/lc_2/out
T_4_4_sp4_v_t_36
T_0_4_span4_horz_7
T_1_4_lc_trk_g0_2
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : myClockArea_timeout_counter_value_17
T_1_8_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_1/in_1

End 

Net : n2160_cascade_
T_2_7_wire_logic_cluster/lc_1/ltout
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : myClockArea_timeout_counter_value_8
T_1_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_wire_logic_cluster/lc_1/in_1

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : n1067
T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_0_span4_vert_18
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_2/cen

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_2_sp4_h_l_2
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_3/cen

End 

Net : myClockArea_timeout_counter_value_10
T_1_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_input_2_1
T_2_7_wire_logic_cluster/lc_1/in_2

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : n6
T_1_3_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g0_7
T_2_3_wire_logic_cluster/lc_5/in_0

End 

Net : n2045_cascade_
T_1_3_wire_logic_cluster/lc_1/ltout
T_1_3_wire_logic_cluster/lc_2/in_2

End 

Net : n2178_cascade_
T_2_3_wire_logic_cluster/lc_5/ltout
T_2_3_wire_logic_cluster/lc_6/in_2

End 

Net : n2023
T_1_7_wire_logic_cluster/lc_6/cout
T_1_7_wire_logic_cluster/lc_7/in_3

Net : n2113
T_2_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : n2194
T_1_5_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g1_2
T_1_4_wire_logic_cluster/lc_4/in_3

End 

Net : n960_cascade_
T_1_5_wire_logic_cluster/lc_1/ltout
T_1_5_wire_logic_cluster/lc_2/in_2

End 

Net : n1023
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : n2022
T_1_7_wire_logic_cluster/lc_5/cout
T_1_7_wire_logic_cluster/lc_6/in_3

Net : n9_adj_2_cascade_
T_1_2_wire_logic_cluster/lc_1/ltout
T_1_2_wire_logic_cluster/lc_2/in_2

End 

Net : n2211
T_1_2_wire_logic_cluster/lc_2/out
T_1_0_span12_vert_23
T_1_4_lc_trk_g3_0
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

End 

Net : n1027
T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g1_4
T_1_4_wire_logic_cluster/lc_1/in_0

End 

Net : n2021
T_1_7_wire_logic_cluster/lc_4/cout
T_1_7_wire_logic_cluster/lc_5/in_3

Net : n1828
T_1_2_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g1_0
T_1_3_input_2_1
T_1_3_wire_logic_cluster/lc_1/in_2

End 

Net : n2020
T_1_7_wire_logic_cluster/lc_3/cout
T_1_7_wire_logic_cluster/lc_4/in_3

Net : n965
T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : n2191
T_2_5_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : n2140
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : n1864
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : n12_adj_3
T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_7/in_1

End 

Net : n2019
T_1_7_wire_logic_cluster/lc_2/cout
T_1_7_wire_logic_cluster/lc_3/in_3

Net : myClockArea_timeout_counter_value_13
T_1_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_wire_logic_cluster/lc_3/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : n1582_cascade_
T_2_3_wire_logic_cluster/lc_4/ltout
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : myClockArea_timeout_state
T_2_8_wire_logic_cluster/lc_0/out
T_3_5_sp4_v_t_41
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_5
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_0/in_1

End 

Net : n2018
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

Net : n1854_cascade_
T_1_4_wire_logic_cluster/lc_0/ltout
T_1_4_wire_logic_cluster/lc_1/in_2

End 

Net : n1025
T_1_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g1_0
T_1_4_wire_logic_cluster/lc_0/in_3

End 

Net : n7
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : n1582
T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_1_1_lc_trk_g3_5
T_1_1_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_6/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_1_1_lc_trk_g3_5
T_1_1_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_0_span4_vert_21
T_1_1_lc_trk_g3_5
T_1_1_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_2/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_3/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_1/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g3_0
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_5_3_lc_trk_g3_5
T_5_3_input_2_2
T_5_3_wire_logic_cluster/lc_2/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_3_3_sp4_h_l_8
T_5_3_lc_trk_g2_5
T_5_3_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_32
T_1_3_lc_trk_g2_0
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_4/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_4/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_7/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g2_4
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_input_2_5
T_1_3_wire_logic_cluster/lc_5/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_input_2_6
T_2_2_wire_logic_cluster/lc_6/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_6/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_5/in_3

End 

Net : n2017
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : n1025_cascade_
T_1_5_wire_logic_cluster/lc_0/ltout
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

Net : n2146
T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_6/in_0

T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_0/in_0

T_1_2_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g0_6
T_1_1_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g0_6
T_1_1_wire_logic_cluster/lc_7/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_5/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_7/in_3

T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_1/in_3

End 

Net : n2202_cascade_
T_1_4_wire_logic_cluster/lc_5/ltout
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : n5
T_1_5_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g1_6
T_1_4_wire_logic_cluster/lc_5/in_0

End 

Net : n2235_cascade_
T_1_4_wire_logic_cluster/lc_3/ltout
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : n9_cascade_
T_2_5_wire_logic_cluster/lc_2/ltout
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : n5_cascade_
T_1_5_wire_logic_cluster/lc_6/ltout
T_1_5_wire_logic_cluster/lc_7/in_2

End 

Net : n2201
T_1_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_2/in_3

End 

Net : n2015
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : n1769
T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : n2014
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : n962
T_1_3_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g0_6
T_1_4_wire_logic_cluster/lc_7/in_3

End 

Net : n2013
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : n2012
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : io_leds_c_0
T_2_3_wire_logic_cluster/lc_7/out
T_2_3_sp4_h_l_3
T_5_3_sp4_v_t_45
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_3_sp4_h_l_3
T_2_3_lc_trk_g1_6
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_13_12_lc_trk_g1_0
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : ctrl_ledsArea_store_4
T_2_3_wire_logic_cluster/lc_2/out
T_3_0_span4_vert_45
T_4_4_sp4_h_l_8
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_2/in_3

End 

Net : io_leds_c_6
T_1_3_wire_logic_cluster/lc_2/out
T_1_0_span4_vert_44
T_2_4_sp4_h_l_9
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_6/in_0

T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g3_2
T_1_3_wire_logic_cluster/lc_2/in_3

T_1_3_wire_logic_cluster/lc_2/out
T_0_2_lc_trk_g0_2
T_0_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ctrl_ledsArea_shifter_6
T_4_4_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_44
T_0_3_span4_horz_3
T_1_3_lc_trk_g0_6
T_1_3_wire_logic_cluster/lc_2/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g1_6
T_4_4_input_2_5
T_4_4_wire_logic_cluster/lc_5/in_2

End 

Net : n2011
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : ctrl_idcodeArea_shifter_12
T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g0_6
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_3/in_0

End 

Net : ctrl_ledsArea_shifter_4
T_4_4_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_40
T_0_3_span4_horz_11
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_input_2_3
T_4_4_wire_logic_cluster/lc_3/in_2

End 

Net : io_leds_c_2
T_2_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_6
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_6
T_9_4_sp12_v_t_22
T_9_7_sp4_v_t_42
T_10_11_sp4_h_l_1
T_13_11_lc_trk_g1_4
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : ctrl_ledsArea_shifter_2
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_0_4_span4_horz_16
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_1/in_1

End 

Net : ctrl_tap_instructionShift_4
T_4_1_wire_logic_cluster/lc_2/out
T_4_1_sp4_h_l_9
T_0_1_span4_horz_13
T_2_1_lc_trk_g3_5
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g3_2
T_4_1_wire_logic_cluster/lc_5/in_0

End 

Net : ctrl_tap_instructionShift_5
T_4_1_wire_logic_cluster/lc_3/out
T_4_1_sp4_h_l_11
T_0_1_span4_horz_15
T_1_1_lc_trk_g3_2
T_1_1_input_2_7
T_1_1_wire_logic_cluster/lc_7/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g2_3
T_4_1_wire_logic_cluster/lc_2/in_1

End 

Net : n2010
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : io_leds_c_5
T_2_4_wire_logic_cluster/lc_7/out
T_0_4_span12_horz_2
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_43
T_2_6_sp4_v_t_43
T_0_10_span4_horz_35
T_0_10_lc_trk_g0_3
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : io_leds_c_7
T_2_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_0
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_sp4_h_l_1
T_1_4_sp4_v_t_36
T_0_8_span4_horz_36
T_0_8_lc_trk_g0_4
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : ctrl_idcodeArea_shifter_22
T_2_3_wire_logic_cluster/lc_0/out
T_0_3_span12_horz_4
T_4_3_lc_trk_g1_4
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_0/in_0

End 

Net : ctrl_tap_instructionShift_1
T_4_1_wire_logic_cluster/lc_0/out
T_0_1_span12_horz_0
T_1_1_lc_trk_g0_3
T_1_1_input_2_1
T_1_1_wire_logic_cluster/lc_1/in_2

T_4_1_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_wire_logic_cluster/lc_1/in_0

End 

Net : ctrl_ledsArea_shifter_7
T_4_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_6
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

End 

Net : ctrl_ledsArea_shifter_1
T_4_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_10
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_2/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : n2009
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : ctrl_idcodeArea_shifter_31
T_4_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_10
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_5/in_1

End 

Net : ctrl_tap_instructionShift_2
T_4_1_wire_logic_cluster/lc_1/out
T_0_1_span12_horz_2
T_2_1_lc_trk_g1_6
T_2_1_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_0/in_1

End 

Net : ctrl_tap_instructionShift_7
T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_lc_trk_g0_0
T_2_1_wire_logic_cluster/lc_7/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_6/in_1

End 

Net : io_leds_c_3
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_4
T_10_8_sp4_h_l_0
T_13_8_span4_vert_t_14
T_13_11_lc_trk_g0_6
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : ctrl_tap_instructionShift_3
T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_2_1_lc_trk_g1_2
T_2_1_input_2_5
T_2_1_wire_logic_cluster/lc_5/in_2

T_4_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g2_5
T_4_1_wire_logic_cluster/lc_1/in_0

End 

Net : ctrl_ledsArea_shifter_3
T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_2_4_lc_trk_g1_6
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g3_3
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

End 

Net : ctrl_tap_instructionShift_6
T_4_1_wire_logic_cluster/lc_6/out
T_2_1_sp4_h_l_9
T_1_1_lc_trk_g1_1
T_1_1_input_2_6
T_1_1_wire_logic_cluster/lc_6/in_2

T_4_1_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g1_6
T_4_1_wire_logic_cluster/lc_3/in_0

End 

Net : ctrl_ledsArea_shifter_5
T_4_4_wire_logic_cluster/lc_5/out
T_2_4_sp4_h_l_7
T_2_4_lc_trk_g1_2
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : io_leds_c_1
T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g3_4
T_4_4_input_2_1
T_4_4_wire_logic_cluster/lc_1/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_8_sp4_v_t_37
T_7_12_sp4_h_l_6
T_11_12_sp4_h_l_2
T_13_12_lc_trk_g0_2
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : ctrl_idcodeArea_shifter_30
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : ctrl_idcodeArea_shifter_5
T_2_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g2_4
T_2_4_input_2_4
T_2_4_wire_logic_cluster/lc_4/in_2

End 

Net : ctrl_idcodeArea_shifter_6
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g2_5
T_2_4_input_2_5
T_2_4_wire_logic_cluster/lc_5/in_2

End 

Net : ctrl_idcodeArea_shifter_8
T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : ctrl_idcodeArea_shifter_9
T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : ctrl_idcodeArea_shifter_24
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_3/in_3

End 

Net : ctrl_idcodeArea_shifter_16
T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_5/in_0

End 

Net : ctrl_idcodeArea_shifter_17
T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

End 

Net : ctrl_idcodeArea_shifter_2
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_3/in_0

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_7/in_0

End 

Net : ctrl_idcodeArea_shifter_19
T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_1/in_3

End 

Net : ctrl_idcodeArea_shifter_15
T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

End 

Net : ctrl_idcodeArea_shifter_14
T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_2/in_3

End 

Net : ctrl_idcodeArea_shifter_29
T_1_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g2_4
T_2_2_wire_logic_cluster/lc_5/in_1

T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_input_2_4
T_1_3_wire_logic_cluster/lc_4/in_2

End 

Net : ctrl_idcodeArea_shifter_3
T_1_3_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

End 

Net : ctrl_idcodeArea_shifter_4
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g0_0
T_1_3_wire_logic_cluster/lc_3/in_1

T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g0_0
T_1_3_input_2_0
T_1_3_wire_logic_cluster/lc_0/in_2

End 

Net : ctrl_idcodeArea_shifter_18
T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g3_1
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : ctrl_idcodeArea_shifter_21
T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_3/in_1

End 

Net : ctrl_idcodeArea_shifter_23
T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_6/in_1

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_0/in_1

End 

Net : ctrl_idcodeArea_shifter_7
T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

End 

Net : ctrl_idcodeArea_shifter_13
T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

End 

Net : io_leds_c_4
T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_sp12_h_l_1
T_10_8_sp4_h_l_6
T_13_8_span4_vert_t_15
T_13_9_lc_trk_g0_7
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : ctrl_idcodeArea_shifter_11
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : ctrl_idcodeArea_shifter_10
T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : ctrl_idcodeArea_shifter_27
T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g3_6
T_2_2_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g3_6
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

End 

Net : ctrl_idcodeArea_shifter_26
T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : ctrl_idcodeArea_shifter_25
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_2/in_1

T_2_2_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : ctrl_idcodeArea_shifter_20
T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g0_3
T_4_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g0_3
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

End 

Net : ctrl_idcodeArea_shifter_28
T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : ctrl_idcodeArea_shifter_1
T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g0_7
T_1_2_input_2_7
T_1_2_wire_logic_cluster/lc_7/in_2

T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : ctrl_tap_fsm_stateNext_3__N_10_c_3
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_5_lc_trk_g2_0
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_0_2_span4_horz_5
T_1_2_lc_trk_g1_0
T_1_2_wire_logic_cluster/lc_2/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_0_span4_vert_30
T_0_3_span4_horz_6
T_1_3_lc_trk_g1_3
T_1_3_input_2_6
T_1_3_wire_logic_cluster/lc_6/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_4/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_0/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_0/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_5/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_2_5_lc_trk_g1_4
T_2_5_input_2_7
T_2_5_wire_logic_cluster/lc_7/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_7/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_1/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_2_0_span4_horz_r_0
T_2_0_span4_vert_1
T_2_1_sp4_v_t_41
T_1_5_lc_trk_g1_4
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : global_clk_c
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

End 

Net : global_reset_c
T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_15_sp4_v_t_45
T_1_11_sp4_v_t_45
T_1_7_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_2_8_sp4_h_l_1
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_17_wire_io_cluster/io_0/D_IN_0
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

End 

Net : io_jtag_tck_c
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_0_wire_io_cluster/io_0/outclk

End 

Net : io_jtag_tck_pad_gb_input
T_4_0_wire_io_cluster/io_1/D_IN_0
T_4_0_span12_vert_20
T_4_5_sp4_v_t_39
T_0_9_span4_horz_7
T_0_9_lc_trk_g0_7
T_0_9_wire_gbuf/in

End 

Net : io_jtag_tdi_c
T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span4_vert_16
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_7/in_3

T_5_0_wire_io_cluster/io_0/D_IN_0
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_4/in_1

T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span4_vert_24
T_4_3_lc_trk_g1_0
T_4_3_input_2_5
T_4_3_wire_logic_cluster/lc_5/in_2

T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span4_vert_16
T_5_2_sp4_v_t_45
T_4_4_lc_trk_g0_3
T_4_4_input_2_7
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_1_6_0_
