// Seed: 2700211526
module module_0 ();
  assign id_1 = id_1;
  if (id_1) begin
    wire id_2;
  end else begin
    assign id_1 = 1;
  end
  always #1 disable id_3;
  id_4 :
  assert property (@(id_4) 1)
  else;
  wire id_5 = 1'd0;
  always id_4 = #1 id_1;
  always id_1 <= 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6
    , id_17,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9
    , id_18,
    input tri0 id_10,
    output wor id_11,
    output tri1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    output wand id_15
);
  wire id_19;
  module_0();
endmodule
