Source Block: oh/xilibs/hdl/ODDR.v@33:41@HdlStmAssign
     if (R)
       Q2 <= 1'b0;
     else
       Q2 <= D2;
   
   assign Q = C ? Q1 : Q2;
      
endmodule // ODDR


Diff Content:
- 38    assign Q = C ? Q1 : Q2;
+ 38    always @ (negedge C)
+ 38      Q2_reg <= Q2;
+ 38    assign Q = C ? Q1 : Q2_reg;

Clone Blocks:
