<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Analog USB2 480MHz PLL Control Register"><title>imxrt_ral::ccm_analog::PLL_USB2 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0 (051478957 2024-07-21)" data-channel="1.80.0" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_ral</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module PLL_USB2</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li></ul></section><h2><a href="../index.html">In imxrt_ral::ccm_analog</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">ccm_analog</a>::<wbr><a class="mod" href="#">PLL_USB2</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1061/ccm_analog.rs.html#624">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Analog USB2 480MHz PLL Control Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="BYPASS/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::BYPASS">BYPASS</a></div><div class="desc docblock-short">Bypass the PLL.</div></li><li><div class="item-name"><a class="mod" href="BYPASS_CLK_SRC/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::BYPASS_CLK_SRC">BYPASS_CLK_SRC</a></div><div class="desc docblock-short">Determines the bypass source.</div></li><li><div class="item-name"><a class="mod" href="DIV_SELECT/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::DIV_SELECT">DIV_SELECT</a></div><div class="desc docblock-short">This field controls the PLL loop divider. 0 - Fout=Fref<em>20; 1 - Fout=Fref</em>22.</div></li><li><div class="item-name"><a class="mod" href="ENABLE/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::ENABLE">ENABLE</a></div><div class="desc docblock-short">Enable the PLL clock output.</div></li><li><div class="item-name"><a class="mod" href="EN_USB_CLKS/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::EN_USB_CLKS">EN_USB_CLKS</a></div><div class="desc docblock-short">0: 8-phase PLL outputs for USBPHY1 are powered down</div></li><li><div class="item-name"><a class="mod" href="LOCK/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::LOCK">LOCK</a></div><div class="desc docblock-short">1 - PLL is currently locked. 0 - PLL is not currently locked.</div></li><li><div class="item-name"><a class="mod" href="POWER/index.html" title="mod imxrt_ral::ccm_analog::PLL_USB2::POWER">POWER</a></div><div class="desc docblock-short">Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeup event happens.</div></li></ul></section></div></main></body></html>