// Seed: 3615891302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  id_7(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(id_1),
      .id_4(1'd0),
      .id_5(1 * id_2),
      .id_6(id_6),
      .id_7(1),
      .id_8({id_3, 1}),
      .id_9(1),
      .id_10(id_6)
  );
  assign id_4 = id_5 + id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wor  id_6
);
  wor id_8 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_4 = 0;
  wire id_9;
endmodule
