ncverilog: 06.20-s004: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.20-s004: Started on May 18, 2018 at 12:08:37 JST
ncverilog
	+access+r
	mipstest.v
	mips.vnet
	-v
	/home/staff2/matutani/lib/cells.v
file: mipstest.v
file: mips.vnet
file: /home/staff2/matutani/lib/cells.v
file: /home/staff2/matutani/lib/cells.v
		Caching library 'NangateOpenCellLibrary' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFF_X1 \dp/pcreg/q_reg[0]  ( .D(n14), .CK(clk), .Q(\dp/pc[0] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,196|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[1]  ( .D(n13), .CK(clk), .Q(\dp/pc[1] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,197|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[2]  ( .D(n12), .CK(clk), .Q(\dp/pc[2] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,198|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[3]  ( .D(n11), .CK(clk), .Q(\dp/pc[3] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,199|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[4]  ( .D(n10), .CK(clk), .Q(\dp/pc[4] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,200|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[5]  ( .D(n9), .CK(clk), .Q(\dp/pc[5] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,201|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[6]  ( .D(n8), .CK(clk), .Q(\dp/pc[6] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,202|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/pcreg/q_reg[7]  ( .D(n7), .CK(clk), .Q(\dp/pc[7] ) );
                           |
ncelab: *W,CUVWSP (./mips.vnet,203|27): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[0]  ( .D(memdata[0]), .CK(clk), .Q(\dp/md[0] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,204|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[1]  ( .D(memdata[1]), .CK(clk), .Q(\dp/md[1] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,205|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[2]  ( .D(memdata[2]), .CK(clk), .Q(\dp/md[2] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,206|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[3]  ( .D(memdata[3]), .CK(clk), .Q(\dp/md[3] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,207|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[4]  ( .D(memdata[4]), .CK(clk), .Q(\dp/md[4] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,208|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[5]  ( .D(memdata[5]), .CK(clk), .Q(\dp/md[5] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,209|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[6]  ( .D(memdata[6]), .CK(clk), .Q(\dp/md[6] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,210|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/mdr/q_reg[7]  ( .D(memdata[7]), .CK(clk), .Q(\dp/md[7] ) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,211|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][0]  ( .D(\dp/rf/n151 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,388|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][1]  ( .D(\dp/rf/n152 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,390|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][2]  ( .D(\dp/rf/n153 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,392|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][3]  ( .D(\dp/rf/n154 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,394|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][4]  ( .D(\dp/rf/n155 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,396|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][5]  ( .D(\dp/rf/n156 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,398|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][6]  ( .D(\dp/rf/n157 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,400|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[0][7]  ( .D(\dp/rf/n158 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,402|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][0]  ( .D(\dp/rf/n159 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,404|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][1]  ( .D(\dp/rf/n160 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,406|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][2]  ( .D(\dp/rf/n161 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,408|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][3]  ( .D(\dp/rf/n162 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,410|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][4]  ( .D(\dp/rf/n163 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,412|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][5]  ( .D(\dp/rf/n164 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,414|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][6]  ( .D(\dp/rf/n165 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,416|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[1][7]  ( .D(\dp/rf/n166 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,418|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][0]  ( .D(\dp/rf/n167 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,420|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][1]  ( .D(\dp/rf/n168 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,422|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][2]  ( .D(\dp/rf/n169 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,424|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][3]  ( .D(\dp/rf/n170 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,426|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][4]  ( .D(\dp/rf/n171 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,428|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][5]  ( .D(\dp/rf/n172 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,430|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][6]  ( .D(\dp/rf/n173 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,432|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[2][7]  ( .D(\dp/rf/n174 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,434|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][0]  ( .D(\dp/rf/n175 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,436|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][1]  ( .D(\dp/rf/n176 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,438|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][2]  ( .D(\dp/rf/n177 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,440|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][3]  ( .D(\dp/rf/n178 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,442|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][4]  ( .D(\dp/rf/n179 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,444|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][5]  ( .D(\dp/rf/n180 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,446|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][6]  ( .D(\dp/rf/n181 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,448|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[3][7]  ( .D(\dp/rf/n182 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,450|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][0]  ( .D(\dp/rf/n183 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,452|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][1]  ( .D(\dp/rf/n184 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,454|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][2]  ( .D(\dp/rf/n185 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,456|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][3]  ( .D(\dp/rf/n186 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,458|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][4]  ( .D(\dp/rf/n187 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,460|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][5]  ( .D(\dp/rf/n188 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,462|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][6]  ( .D(\dp/rf/n189 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,464|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[4][7]  ( .D(\dp/rf/n190 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,466|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][0]  ( .D(\dp/rf/n191 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,468|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][1]  ( .D(\dp/rf/n192 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,470|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][2]  ( .D(\dp/rf/n193 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,472|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][3]  ( .D(\dp/rf/n194 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,474|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][4]  ( .D(\dp/rf/n195 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,476|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][5]  ( .D(\dp/rf/n196 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,478|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][6]  ( .D(\dp/rf/n197 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,480|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[5][7]  ( .D(\dp/rf/n198 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,482|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][0]  ( .D(\dp/rf/n199 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,484|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][1]  ( .D(\dp/rf/n200 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,486|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][2]  ( .D(\dp/rf/n201 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,488|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][3]  ( .D(\dp/rf/n202 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,490|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][4]  ( .D(\dp/rf/n203 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,492|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][5]  ( .D(\dp/rf/n204 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,494|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][6]  ( .D(\dp/rf/n205 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,496|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[6][7]  ( .D(\dp/rf/n206 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,498|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][0]  ( .D(\dp/rf/n207 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,500|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][1]  ( .D(\dp/rf/n208 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,502|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][2]  ( .D(\dp/rf/n209 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,504|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][3]  ( .D(\dp/rf/n210 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,506|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][4]  ( .D(\dp/rf/n211 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,508|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][5]  ( .D(\dp/rf/n212 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,510|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][6]  ( .D(\dp/rf/n213 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,512|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/rf/RAM_reg[7][7]  ( .D(\dp/rf/n214 ), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./mips.vnet,514|29): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[0]  ( .D(\dp/aluresult[0] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,554|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[1]  ( .D(\dp/aluresult[1] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,556|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[2]  ( .D(\dp/aluresult[2] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,558|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[3]  ( .D(\dp/aluresult[3] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,560|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[4]  ( .D(\dp/aluresult[4] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,562|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[5]  ( .D(\dp/aluresult[5] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,564|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[6]  ( .D(\dp/aluresult[6] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,566|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/res/q_reg[7]  ( .D(\dp/aluresult[7] ), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./mips.vnet,568|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[0]  ( .D(\dp/rd2[0] ), .CK(clk), .Q(writedata[0]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,570|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[1]  ( .D(\dp/rd2[1] ), .CK(clk), .Q(writedata[1]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,571|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[2]  ( .D(\dp/rd2[2] ), .CK(clk), .Q(writedata[2]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,572|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[3]  ( .D(\dp/rd2[3] ), .CK(clk), .Q(writedata[3]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,573|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[4]  ( .D(\dp/rd2[4] ), .CK(clk), .Q(writedata[4]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,574|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[5]  ( .D(\dp/rd2[5] ), .CK(clk), .Q(writedata[5]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,575|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[6]  ( .D(\dp/rd2[6] ), .CK(clk), .Q(writedata[6]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,576|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/wrd/q_reg[7]  ( .D(\dp/rd2[7] ), .CK(clk), .Q(writedata[7]) );
                         |
ncelab: *W,CUVWSP (./mips.vnet,577|25): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[0]  ( .D(\dp/rd1[0] ), .CK(clk), .Q(\dp/a[0] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,578|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[1]  ( .D(\dp/rd1[1] ), .CK(clk), .Q(\dp/a[1] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,579|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[2]  ( .D(\dp/rd1[2] ), .CK(clk), .Q(\dp/a[2] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,580|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[3]  ( .D(\dp/rd1[3] ), .CK(clk), .Q(\dp/a[3] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,581|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[4]  ( .D(\dp/rd1[4] ), .CK(clk), .Q(\dp/a[4] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,582|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[5]  ( .D(\dp/rd1[5] ), .CK(clk), .Q(\dp/a[5] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,583|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[6]  ( .D(\dp/rd1[6] ), .CK(clk), .Q(\dp/a[6] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,584|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  DFF_X1 \dp/areg/q_reg[7]  ( .D(\dp/rd1[7] ), .CK(clk), .Q(\dp/a[7] ) );
                          |
ncelab: *W,CUVWSP (./mips.vnet,585|26): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2089): QN

  FA_X1 \dp/alunit/add_1_root_add_263_2/U1_7  ( .A(n35), .B(\dp/alunit/b2[7] ), 
                                            |
ncelab: *W,CUVWSP (./mips.vnet,607|44): 1 output port was not connected:
ncelab: (/home/staff2/matutani/lib/cells.v,2402): CO

	Building instance overlay tables: .................... Done
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 690      27
		UDPs:                    131       1
		Primitives:             2121       5
		Timing outputs:          826      24
		Registers:               135       6
		Scalar wires:            979       -
		Expanded wires:            8       1
		Vectored wires:            1       -
		Always blocks:             4       4
		Initial blocks:            2       2
		Cont. assignments:         1       1
		Pseudo assignments:        1       1
		Timing checks:           786     132
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
ncsim> source /usr/local/vdec/cadence/IUS06.20.004/tools/inca/files/ncsimrc
ncsim> run
Data [  7] is stored in Address [  5]
Simulation completely successful
Simulation complete via $finish(1) at time 505 NS + 1
./mipstest.v:51                $finish;
ncsim> exit
TOOL:	ncverilog	06.20-s004: Exiting on May 18, 2018 at 12:08:39 JST  (total: 00:00:02)
