<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sram.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SRAM_realmodetest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SRAM_realmodetest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SRAM_realmodetest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SRAM_realmodetest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SRAM_realmodetest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SRAM_realmodetest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SRAM_realmodetest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SRAM_realmodetest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SRAM_realmodetest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SRAM_realmodetest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRAM_realmodetest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SRAM_realmodetest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SRAM_realmodetest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SRAM_realmodetest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SRAM_realmodetest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SRAM_realmodetest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SRAM_realmodetest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SRAM_realmodetest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SRAM_realmodetest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SRAM_realmodetest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SRAM_realmodetest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SRAM_realmodetest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SRAM_realmodetest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SRAM_realmodetest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SRAM_realmodetest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SRAM_realmodetest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_realmodetest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_realmodetest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SRAM_realmodetest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SRAM_realmodetest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_realmodetest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SRAM_realmodetest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SRAM_realmodetest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SRAM_realmodetest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SRAM_realmodetest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sram_realmodetest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sram_realmodetest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sram_realmodetest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7702302426571700304" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2149200059637657942" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6094233324629183666" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156027" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7073340770859270368" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156042" xil_pn:in_ck="-2114862131931843221" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="217022382377128469" xil_pn:start_ts="1461156027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SRAM_realmodetest.lso"/>
      <outfile xil_pn:name="SRAM_realmodetest.ngc"/>
      <outfile xil_pn:name="SRAM_realmodetest.ngr"/>
      <outfile xil_pn:name="SRAM_realmodetest.prj"/>
      <outfile xil_pn:name="SRAM_realmodetest.stx"/>
      <outfile xil_pn:name="SRAM_realmodetest.syr"/>
      <outfile xil_pn:name="SRAM_realmodetest.xst"/>
      <outfile xil_pn:name="SRAM_realmodetest_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461156043" xil_pn:in_ck="-4336418273707372441" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7663033664127004253" xil_pn:start_ts="1461156042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461156049" xil_pn:in_ck="8321008942888321576" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3234712206561517273" xil_pn:start_ts="1461156043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SRAM_realmodetest.bld"/>
      <outfile xil_pn:name="SRAM_realmodetest.ngd"/>
      <outfile xil_pn:name="SRAM_realmodetest_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461156074" xil_pn:in_ck="1394060804782902473" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1461156049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SRAM_realmodetest.pcf"/>
      <outfile xil_pn:name="SRAM_realmodetest_map.map"/>
      <outfile xil_pn:name="SRAM_realmodetest_map.mrp"/>
      <outfile xil_pn:name="SRAM_realmodetest_map.ncd"/>
      <outfile xil_pn:name="SRAM_realmodetest_map.ngm"/>
      <outfile xil_pn:name="SRAM_realmodetest_map.xrpt"/>
      <outfile xil_pn:name="SRAM_realmodetest_summary.xml"/>
      <outfile xil_pn:name="SRAM_realmodetest_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461156109" xil_pn:in_ck="4776754701027714434" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1461156074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SRAM_realmodetest.ncd"/>
      <outfile xil_pn:name="SRAM_realmodetest.pad"/>
      <outfile xil_pn:name="SRAM_realmodetest.par"/>
      <outfile xil_pn:name="SRAM_realmodetest.ptwx"/>
      <outfile xil_pn:name="SRAM_realmodetest.unroutes"/>
      <outfile xil_pn:name="SRAM_realmodetest.xpi"/>
      <outfile xil_pn:name="SRAM_realmodetest_pad.csv"/>
      <outfile xil_pn:name="SRAM_realmodetest_pad.txt"/>
      <outfile xil_pn:name="SRAM_realmodetest_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461156141" xil_pn:in_ck="-4336418273707380066" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-2936224152443411599" xil_pn:start_ts="1461156109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SRAM_realmodetest.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sram_realmodetest.bgn"/>
      <outfile xil_pn:name="sram_realmodetest.bit"/>
      <outfile xil_pn:name="sram_realmodetest.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461156109" xil_pn:in_ck="-6585988650779356731" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1461156094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SRAM_realmodetest.twr"/>
      <outfile xil_pn:name="SRAM_realmodetest.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
