---
layout: post
title: "RISC Microprocessor Projects"
---

[RISC Microprocessor Verilog Design and Synthesis (PDF, 40.3 MB)](https://zackfravel.github.io/assets/pdf/RISC.pdf)  

[Pipelined CPU in VHDL (PDF, 1.8 MB)](https://zackfravel.github.io/assets/pdf/pipeline.pdf)  

[Single Cycle CPU in VHDL (PDF, 228 KB)](https://zackfravel.github.io/assets/pdf/cpu.pdf)  

[Simple Datapath in VHDL (PDF, 2.2 MB)](https://zackfravel.github.io/assets/pdf/datapath.pdf)  

[ALU Design in VHDL (PDF, 259 KB)](https://zackfravel.github.io/assets/pdf/alu.pdf)  

[Register Design in VHDL (PDF, 348 KB)](https://zackfravel.github.io/assets/pdf/register.pdf)  
