// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices LTC2378-20 series of ADCs
 * https://www.analog.com/en/products/ltc2378-20.html
 *
 * hdl_project: <ltc2378_fmc/zed>
 * Link: 
 * board_revision: <>
 *
 * Copyright (C) 2025 Analog Devices Inc.
 */

 /dts-v1/;

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	vref: regulator-vref {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};

	vdd: regulator-vdd {
		compatible = "regulator-fixed";
		regulator-name = "LTC2378 VDD";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	trigger_pwm: adc-pwm-trigger {
		compatible = "pwm-trigger";
		#trigger-source-cells = <0>;
		pwms = <&adc_trigger 1 0>;  /* PWM1 for SPI offload trigger */
	};

	clocks {
		ltc2378_ext_clk: ext-clk {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			clock-output-names = "ltc2378_ext_clk";
		};
	};

        one-bit-adc-dac@0 {
                compatible = "adi,one-bit-adc-dac";
                #address-cells = <1>;
                #size-cells = <0>;
                out-gpios = <&gpio0 86 GPIO_ACTIVE_HIGH>,
			    <&gpio0 87 GPIO_ACTIVE_HIGH>;

                channel@0 {
			reg = <0>;
			label = "CHAIN";
                };
                channel@1 {
			reg = <1>;
			label = "DCG";
                };
        };
};

&fpga_axi {
	rx_dma: dma-controller@0x44a30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44a30000 0x1000>;
		#dma-cells = <1>;
		interrupt-parent = <&intc>;
		interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 16>;
	};

        spi_clk: clock-controller@0x44a70000 {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x44a70000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clkc 15>, <&clkc 15>;
		clock-names = "s_axi_aclk", "clkin1";
		clock-output-names = "spi_clk";

		assigned-clocks = <&spi_clk>;
		assigned-clock-rates = <140000000>;
	};
	adc_trigger: pwm@0x44b00000 {
		compatible = "adi,axi-pwmgen-2.00.a";
		reg = <0x44b00000 0x1000>;
		label = "adc_conversion_trigger";
		#pwm-cells = <2>;
		#trigger-source-cells = <0>;  /* Act as direct trigger source */
		clocks = <&clkc 15>, <&ltc2378_ext_clk>;
		clock-names = "axi", "ext";
	};

	spi_engine: spi@0x44a00000 {
		compatible = "adi,axi-spi-engine-1.00.a";  /* New SPI engine */
		reg = <0x44a00000 0x10000>;
		interrupt-parent = <&intc>;
		interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15>, <&spi_clk>;
		clock-names = "s_axi_aclk", "spi_clk";
		
		/* New: DMA and trigger configuration for offload */
		dmas = <&rx_dma 0>;
		dma-names = "offload0-rx";
		trigger-sources = <&trigger_pwm>;

		#address-cells = <0x1>;
		#size-cells = <0x0>;

                ltc2378: adc@0 {
                        #address-cells = <1>;
			#size-cells = <0>;
			compatible = "adi,ltc2378-20";
        	        reg = <0>;
        	        spi-max-frequency = <70000000>;
        	        // SPI mode 0 (CPOL=0, CPHA=0) - LTC2378 datasheet specifies this
        	        // Data valid on rising edge, idle low

                        //spi-cpha; //CPHA = 1 - spi mode 1

        	        clocks = <&spi_clk>;
        	        clock-names = "spi_clk";

        	        vdd-supply = <&vdd>;
        	        vref-supply = <&vref>;

			/* PWM configuration for dual PWM architecture:
			 * - PWM channel 0: CNV signal (conversion trigger)
			 * - PWM channel 1: SPI offload trigger
			 * Note: Driver only controls CNV (PWM0), SPI offload controls trigger (PWM1)
			 */
			pwms = <&adc_trigger 0 0>;
			pwm-names = "cnv";
                };
	};
};
