xpm_cdc.sv,systemverilog,xpm,M:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,M:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
sd_buf.v,verilog,xil_defaultlib,../../../../Wishbone.gen/sources_1/ip/sd_buf/sim/sd_buf.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
