
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//taskset_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016b0 <.init>:
  4016b0:	stp	x29, x30, [sp, #-16]!
  4016b4:	mov	x29, sp
  4016b8:	bl	401bb0 <ferror@plt+0x60>
  4016bc:	ldp	x29, x30, [sp], #16
  4016c0:	ret

Disassembly of section .plt:

00000000004016d0 <memcpy@plt-0x20>:
  4016d0:	stp	x16, x30, [sp, #-16]!
  4016d4:	adrp	x16, 415000 <ferror@plt+0x134b0>
  4016d8:	ldr	x17, [x16, #4088]
  4016dc:	add	x16, x16, #0xff8
  4016e0:	br	x17
  4016e4:	nop
  4016e8:	nop
  4016ec:	nop

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4016f4:	ldr	x17, [x16]
  4016f8:	add	x16, x16, #0x0
  4016fc:	br	x17

0000000000401700 <_exit@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401704:	ldr	x17, [x16, #8]
  401708:	add	x16, x16, #0x8
  40170c:	br	x17

0000000000401710 <strtoul@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401714:	ldr	x17, [x16, #16]
  401718:	add	x16, x16, #0x10
  40171c:	br	x17

0000000000401720 <strlen@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401724:	ldr	x17, [x16, #24]
  401728:	add	x16, x16, #0x18
  40172c:	br	x17

0000000000401730 <__sched_cpufree@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401734:	ldr	x17, [x16, #32]
  401738:	add	x16, x16, #0x20
  40173c:	br	x17

0000000000401740 <fputs@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401744:	ldr	x17, [x16, #40]
  401748:	add	x16, x16, #0x28
  40174c:	br	x17

0000000000401750 <exit@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401754:	ldr	x17, [x16, #48]
  401758:	add	x16, x16, #0x30
  40175c:	br	x17

0000000000401760 <dup@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401764:	ldr	x17, [x16, #56]
  401768:	add	x16, x16, #0x38
  40176c:	br	x17

0000000000401770 <strtod@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401774:	ldr	x17, [x16, #64]
  401778:	add	x16, x16, #0x40
  40177c:	br	x17

0000000000401780 <sprintf@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401784:	ldr	x17, [x16, #72]
  401788:	add	x16, x16, #0x48
  40178c:	br	x17

0000000000401790 <opendir@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401794:	ldr	x17, [x16, #80]
  401798:	add	x16, x16, #0x50
  40179c:	br	x17

00000000004017a0 <__cxa_atexit@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017a4:	ldr	x17, [x16, #88]
  4017a8:	add	x16, x16, #0x58
  4017ac:	br	x17

00000000004017b0 <fputc@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017b4:	ldr	x17, [x16, #96]
  4017b8:	add	x16, x16, #0x60
  4017bc:	br	x17

00000000004017c0 <__ctype_tolower_loc@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017c4:	ldr	x17, [x16, #104]
  4017c8:	add	x16, x16, #0x68
  4017cc:	br	x17

00000000004017d0 <snprintf@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017d4:	ldr	x17, [x16, #112]
  4017d8:	add	x16, x16, #0x70
  4017dc:	br	x17

00000000004017e0 <localeconv@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017e4:	ldr	x17, [x16, #120]
  4017e8:	add	x16, x16, #0x78
  4017ec:	br	x17

00000000004017f0 <fileno@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4017f4:	ldr	x17, [x16, #128]
  4017f8:	add	x16, x16, #0x80
  4017fc:	br	x17

0000000000401800 <fclose@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401804:	ldr	x17, [x16, #136]
  401808:	add	x16, x16, #0x88
  40180c:	br	x17

0000000000401810 <getpid@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401814:	ldr	x17, [x16, #144]
  401818:	add	x16, x16, #0x90
  40181c:	br	x17

0000000000401820 <malloc@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401824:	ldr	x17, [x16, #152]
  401828:	add	x16, x16, #0x98
  40182c:	br	x17

0000000000401830 <open@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401834:	ldr	x17, [x16, #160]
  401838:	add	x16, x16, #0xa0
  40183c:	br	x17

0000000000401840 <__strtol_internal@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401844:	ldr	x17, [x16, #168]
  401848:	add	x16, x16, #0xa8
  40184c:	br	x17

0000000000401850 <strncmp@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401854:	ldr	x17, [x16, #176]
  401858:	add	x16, x16, #0xb0
  40185c:	br	x17

0000000000401860 <bindtextdomain@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401864:	ldr	x17, [x16, #184]
  401868:	add	x16, x16, #0xb8
  40186c:	br	x17

0000000000401870 <__libc_start_main@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401874:	ldr	x17, [x16, #192]
  401878:	add	x16, x16, #0xc0
  40187c:	br	x17

0000000000401880 <fgetc@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401884:	ldr	x17, [x16, #200]
  401888:	add	x16, x16, #0xc8
  40188c:	br	x17

0000000000401890 <memset@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401894:	ldr	x17, [x16, #208]
  401898:	add	x16, x16, #0xd0
  40189c:	br	x17

00000000004018a0 <fdopen@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018a4:	ldr	x17, [x16, #216]
  4018a8:	add	x16, x16, #0xd8
  4018ac:	br	x17

00000000004018b0 <__strtoul_internal@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018b4:	ldr	x17, [x16, #224]
  4018b8:	add	x16, x16, #0xe0
  4018bc:	br	x17

00000000004018c0 <calloc@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018c4:	ldr	x17, [x16, #232]
  4018c8:	add	x16, x16, #0xe8
  4018cc:	br	x17

00000000004018d0 <readdir@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018d4:	ldr	x17, [x16, #240]
  4018d8:	add	x16, x16, #0xf0
  4018dc:	br	x17

00000000004018e0 <strdup@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018e4:	ldr	x17, [x16, #248]
  4018e8:	add	x16, x16, #0xf8
  4018ec:	br	x17

00000000004018f0 <closedir@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4018f4:	ldr	x17, [x16, #256]
  4018f8:	add	x16, x16, #0x100
  4018fc:	br	x17

0000000000401900 <close@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401904:	ldr	x17, [x16, #264]
  401908:	add	x16, x16, #0x108
  40190c:	br	x17

0000000000401910 <__sched_cpualloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401914:	ldr	x17, [x16, #272]
  401918:	add	x16, x16, #0x110
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401924:	ldr	x17, [x16, #280]
  401928:	add	x16, x16, #0x118
  40192c:	br	x17

0000000000401930 <abort@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401934:	ldr	x17, [x16, #288]
  401938:	add	x16, x16, #0x120
  40193c:	br	x17

0000000000401940 <sched_getaffinity@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401944:	ldr	x17, [x16, #296]
  401948:	add	x16, x16, #0x128
  40194c:	br	x17

0000000000401950 <textdomain@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401954:	ldr	x17, [x16, #304]
  401958:	add	x16, x16, #0x130
  40195c:	br	x17

0000000000401960 <getopt_long@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401964:	ldr	x17, [x16, #312]
  401968:	add	x16, x16, #0x138
  40196c:	br	x17

0000000000401970 <execvp@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401974:	ldr	x17, [x16, #320]
  401978:	add	x16, x16, #0x140
  40197c:	br	x17

0000000000401980 <strcmp@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401984:	ldr	x17, [x16, #328]
  401988:	add	x16, x16, #0x148
  40198c:	br	x17

0000000000401990 <warn@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401994:	ldr	x17, [x16, #336]
  401998:	add	x16, x16, #0x150
  40199c:	br	x17

00000000004019a0 <__ctype_b_loc@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019a4:	ldr	x17, [x16, #344]
  4019a8:	add	x16, x16, #0x158
  4019ac:	br	x17

00000000004019b0 <strtol@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019b4:	ldr	x17, [x16, #352]
  4019b8:	add	x16, x16, #0x160
  4019bc:	br	x17

00000000004019c0 <sched_setaffinity@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019c4:	ldr	x17, [x16, #360]
  4019c8:	add	x16, x16, #0x168
  4019cc:	br	x17

00000000004019d0 <free@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019d4:	ldr	x17, [x16, #368]
  4019d8:	add	x16, x16, #0x170
  4019dc:	br	x17

00000000004019e0 <nanosleep@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019e4:	ldr	x17, [x16, #376]
  4019e8:	add	x16, x16, #0x178
  4019ec:	br	x17

00000000004019f0 <vasprintf@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4019f4:	ldr	x17, [x16, #384]
  4019f8:	add	x16, x16, #0x180
  4019fc:	br	x17

0000000000401a00 <strndup@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a04:	ldr	x17, [x16, #392]
  401a08:	add	x16, x16, #0x188
  401a0c:	br	x17

0000000000401a10 <strspn@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a14:	ldr	x17, [x16, #400]
  401a18:	add	x16, x16, #0x190
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a24:	ldr	x17, [x16, #408]
  401a28:	add	x16, x16, #0x198
  401a2c:	br	x17

0000000000401a30 <fflush@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a34:	ldr	x17, [x16, #416]
  401a38:	add	x16, x16, #0x1a0
  401a3c:	br	x17

0000000000401a40 <dirfd@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a44:	ldr	x17, [x16, #424]
  401a48:	add	x16, x16, #0x1a8
  401a4c:	br	x17

0000000000401a50 <warnx@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a54:	ldr	x17, [x16, #432]
  401a58:	add	x16, x16, #0x1b0
  401a5c:	br	x17

0000000000401a60 <read@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a64:	ldr	x17, [x16, #440]
  401a68:	add	x16, x16, #0x1b8
  401a6c:	br	x17

0000000000401a70 <memchr@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a74:	ldr	x17, [x16, #448]
  401a78:	add	x16, x16, #0x1c0
  401a7c:	br	x17

0000000000401a80 <dcgettext@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a84:	ldr	x17, [x16, #456]
  401a88:	add	x16, x16, #0x1c8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401a94:	ldr	x17, [x16, #464]
  401a98:	add	x16, x16, #0x1d0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401aa4:	ldr	x17, [x16, #472]
  401aa8:	add	x16, x16, #0x1d8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401ab4:	ldr	x17, [x16, #480]
  401ab8:	add	x16, x16, #0x1e0
  401abc:	br	x17

0000000000401ac0 <openat@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401ac4:	ldr	x17, [x16, #488]
  401ac8:	add	x16, x16, #0x1e8
  401acc:	br	x17

0000000000401ad0 <printf@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401ad4:	ldr	x17, [x16, #496]
  401ad8:	add	x16, x16, #0x1f0
  401adc:	br	x17

0000000000401ae0 <__errno_location@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401ae4:	ldr	x17, [x16, #504]
  401ae8:	add	x16, x16, #0x1f8
  401aec:	br	x17

0000000000401af0 <syscall@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401af4:	ldr	x17, [x16, #512]
  401af8:	add	x16, x16, #0x200
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b04:	ldr	x17, [x16, #520]
  401b08:	add	x16, x16, #0x208
  401b0c:	br	x17

0000000000401b10 <fgets@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b14:	ldr	x17, [x16, #528]
  401b18:	add	x16, x16, #0x210
  401b1c:	br	x17

0000000000401b20 <err@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b24:	ldr	x17, [x16, #536]
  401b28:	add	x16, x16, #0x218
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b34:	ldr	x17, [x16, #544]
  401b38:	add	x16, x16, #0x220
  401b3c:	br	x17

0000000000401b40 <__fxstatat@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b44:	ldr	x17, [x16, #552]
  401b48:	add	x16, x16, #0x228
  401b4c:	br	x17

0000000000401b50 <ferror@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x144b0>
  401b54:	ldr	x17, [x16, #560]
  401b58:	add	x16, x16, #0x230
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x1c6c
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x4fe8
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x5068
  401ba8:	bl	401870 <__libc_start_main@plt>
  401bac:	bl	401930 <abort@plt>
  401bb0:	adrp	x0, 415000 <ferror@plt+0x134b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <ferror@plt+0x70>
  401bbc:	b	401920 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	nop
  401bc8:	adrp	x0, 416000 <ferror@plt+0x144b0>
  401bcc:	add	x0, x0, #0x250
  401bd0:	adrp	x1, 416000 <ferror@plt+0x144b0>
  401bd4:	add	x1, x1, #0x250
  401bd8:	cmp	x1, x0
  401bdc:	b.eq	401bf4 <ferror@plt+0xa4>  // b.none
  401be0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401be4:	ldr	x1, [x1, #152]
  401be8:	cbz	x1, 401bf4 <ferror@plt+0xa4>
  401bec:	mov	x16, x1
  401bf0:	br	x16
  401bf4:	ret
  401bf8:	adrp	x0, 416000 <ferror@plt+0x144b0>
  401bfc:	add	x0, x0, #0x250
  401c00:	adrp	x1, 416000 <ferror@plt+0x144b0>
  401c04:	add	x1, x1, #0x250
  401c08:	sub	x1, x1, x0
  401c0c:	lsr	x2, x1, #63
  401c10:	add	x1, x2, x1, asr #3
  401c14:	cmp	xzr, x1, asr #1
  401c18:	asr	x1, x1, #1
  401c1c:	b.eq	401c34 <ferror@plt+0xe4>  // b.none
  401c20:	adrp	x2, 405000 <ferror@plt+0x34b0>
  401c24:	ldr	x2, [x2, #160]
  401c28:	cbz	x2, 401c34 <ferror@plt+0xe4>
  401c2c:	mov	x16, x2
  401c30:	br	x16
  401c34:	ret
  401c38:	stp	x29, x30, [sp, #-32]!
  401c3c:	mov	x29, sp
  401c40:	str	x19, [sp, #16]
  401c44:	adrp	x19, 416000 <ferror@plt+0x144b0>
  401c48:	ldrb	w0, [x19, #624]
  401c4c:	cbnz	w0, 401c5c <ferror@plt+0x10c>
  401c50:	bl	401bc8 <ferror@plt+0x78>
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	strb	w0, [x19, #624]
  401c5c:	ldr	x19, [sp, #16]
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	b	401bf8 <ferror@plt+0xa8>
  401c6c:	sub	sp, sp, #0xa0
  401c70:	stp	x20, x19, [sp, #144]
  401c74:	mov	x19, x1
  401c78:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401c7c:	stp	x22, x21, [sp, #128]
  401c80:	mov	w21, w0
  401c84:	add	x1, x1, #0x2f4
  401c88:	mov	w0, #0x6                   	// #6
  401c8c:	stp	x29, x30, [sp, #64]
  401c90:	stp	x28, x27, [sp, #80]
  401c94:	stp	x26, x25, [sp, #96]
  401c98:	stp	x24, x23, [sp, #112]
  401c9c:	add	x29, sp, #0x40
  401ca0:	bl	401b30 <setlocale@plt>
  401ca4:	adrp	x20, 405000 <ferror@plt+0x34b0>
  401ca8:	add	x20, x20, #0x19f
  401cac:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401cb0:	add	x1, x1, #0x1aa
  401cb4:	mov	x0, x20
  401cb8:	bl	401860 <bindtextdomain@plt>
  401cbc:	mov	x0, x20
  401cc0:	bl	401950 <textdomain@plt>
  401cc4:	adrp	x0, 402000 <ferror@plt+0x4b0>
  401cc8:	add	x0, x0, #0x240
  401ccc:	bl	405070 <ferror@plt+0x3520>
  401cd0:	movi	v0.2d, #0x0
  401cd4:	sub	w8, w21, #0x1
  401cd8:	adrp	x22, 405000 <ferror@plt+0x34b0>
  401cdc:	adrp	x23, 405000 <ferror@plt+0x34b0>
  401ce0:	adrp	x27, 405000 <ferror@plt+0x34b0>
  401ce4:	adrp	x24, 405000 <ferror@plt+0x34b0>
  401ce8:	mov	w26, wzr
  401cec:	mov	w25, wzr
  401cf0:	mov	w20, wzr
  401cf4:	add	x22, x22, #0x1bc
  401cf8:	add	x23, x23, #0xc8
  401cfc:	add	x27, x27, #0xa8
  401d00:	stp	q0, q0, [sp]
  401d04:	str	q0, [sp, #32]
  401d08:	sxtw	x28, w8
  401d0c:	add	x24, x24, #0x1c3
  401d10:	mov	w0, w21
  401d14:	mov	x1, x19
  401d18:	mov	x2, x22
  401d1c:	mov	x3, x23
  401d20:	mov	x4, xzr
  401d24:	bl	401960 <getopt_long@plt>
  401d28:	sub	w8, w0, #0x56
  401d2c:	cmp	w8, #0x1a
  401d30:	b.hi	401d80 <ferror@plt+0x230>  // b.pmore
  401d34:	adr	x9, 401d44 <ferror@plt+0x1f4>
  401d38:	ldrb	w10, [x27, x8]
  401d3c:	add	x9, x9, x10, lsl #2
  401d40:	br	x9
  401d44:	mov	w25, #0x1                   	// #1
  401d48:	b	401d10 <ferror@plt+0x1c0>
  401d4c:	orr	w26, w26, #0x1
  401d50:	strb	w26, [sp, #40]
  401d54:	b	401d10 <ferror@plt+0x1c0>
  401d58:	ldr	x20, [x19, x28, lsl #3]
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	mov	x1, x24
  401d68:	bl	401a80 <dcgettext@plt>
  401d6c:	mov	x1, x0
  401d70:	mov	x0, x20
  401d74:	bl	402b94 <ferror@plt+0x1044>
  401d78:	mov	w20, w0
  401d7c:	b	401d10 <ferror@plt+0x1c0>
  401d80:	cmn	w0, #0x1
  401d84:	b.ne	401e6c <ferror@plt+0x31c>  // b.any
  401d88:	adrp	x24, 416000 <ferror@plt+0x144b0>
  401d8c:	ldr	w8, [x24, #600]
  401d90:	sub	w8, w21, w8
  401d94:	cbz	w20, 401e4c <ferror@plt+0x2fc>
  401d98:	sub	w8, w8, #0x1
  401d9c:	cmp	w8, #0x2
  401da0:	b.cs	401e54 <ferror@plt+0x304>  // b.hs, b.nlast
  401da4:	bl	404060 <ferror@plt+0x2510>
  401da8:	cmp	w0, #0x0
  401dac:	b.le	401fa0 <ferror@plt+0x450>
  401db0:	mov	x8, sp
  401db4:	add	x1, x8, #0x10
  401db8:	sub	x2, x29, #0x10
  401dbc:	mov	w22, w0
  401dc0:	bl	404170 <ferror@plt+0x2620>
  401dc4:	str	x0, [sp, #8]
  401dc8:	cbz	x0, 401f84 <ferror@plt+0x434>
  401dcc:	ldur	x8, [x29, #-16]
  401dd0:	lsl	x9, x8, #3
  401dd4:	sub	x23, x9, x8
  401dd8:	mov	x0, x23
  401ddc:	str	x23, [sp, #32]
  401de0:	bl	401820 <malloc@plt>
  401de4:	cbz	x23, 401dec <ferror@plt+0x29c>
  401de8:	cbz	x0, 401fc0 <ferror@plt+0x470>
  401dec:	str	x0, [sp, #24]
  401df0:	sub	x1, x29, #0x8
  401df4:	mov	w0, w22
  401df8:	mov	x2, xzr
  401dfc:	bl	404170 <ferror@plt+0x2620>
  401e00:	cbz	x0, 401f84 <ferror@plt+0x434>
  401e04:	ldrsw	x9, [x24, #600]
  401e08:	ldrb	w8, [sp, #40]
  401e0c:	mov	x22, x0
  401e10:	sub	w10, w21, w9
  401e14:	cmp	w10, #0x1
  401e18:	b.ne	401e28 <ferror@plt+0x2d8>  // b.any
  401e1c:	orr	w8, w8, #0x2
  401e20:	strb	w8, [sp, #40]
  401e24:	b	401eb0 <ferror@plt+0x360>
  401e28:	ldr	x0, [x19, x9, lsl #3]
  401e2c:	ldur	x2, [x29, #-8]
  401e30:	mov	x1, x22
  401e34:	tbnz	w8, #0, 401ea4 <ferror@plt+0x354>
  401e38:	bl	4044a8 <ferror@plt+0x2958>
  401e3c:	cbz	w0, 401eb0 <ferror@plt+0x360>
  401e40:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401e44:	add	x1, x1, #0x27b
  401e48:	b	402028 <ferror@plt+0x4d8>
  401e4c:	cmp	w8, #0x2
  401e50:	b.ge	401da4 <ferror@plt+0x254>  // b.tcont
  401e54:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401e58:	add	x1, x1, #0x21d
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	mov	x0, xzr
  401e64:	bl	401a80 <dcgettext@plt>
  401e68:	bl	401a50 <warnx@plt>
  401e6c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  401e70:	ldr	x19, [x8, #592]
  401e74:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401e78:	add	x1, x1, #0x1f6
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	mov	x0, xzr
  401e84:	bl	401a80 <dcgettext@plt>
  401e88:	adrp	x8, 416000 <ferror@plt+0x144b0>
  401e8c:	ldr	x2, [x8, #616]
  401e90:	mov	x1, x0
  401e94:	mov	x0, x19
  401e98:	bl	401b00 <fprintf@plt>
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	bl	401750 <exit@plt>
  401ea4:	mov	w3, wzr
  401ea8:	bl	404640 <ferror@plt+0x2af0>
  401eac:	cbnz	w0, 402020 <ferror@plt+0x4d0>
  401eb0:	cbz	w25, 401efc <ferror@plt+0x3ac>
  401eb4:	cbz	w20, 401efc <ferror@plt+0x3ac>
  401eb8:	mov	w0, w20
  401ebc:	bl	404934 <ferror@plt+0x2de4>
  401ec0:	mov	x21, x0
  401ec4:	mov	x1, sp
  401ec8:	bl	4049c8 <ferror@plt+0x2e78>
  401ecc:	cbnz	w0, 401ef0 <ferror@plt+0x3a0>
  401ed0:	ldur	x1, [x29, #-8]
  401ed4:	mov	x0, sp
  401ed8:	mov	x2, x22
  401edc:	bl	402184 <ferror@plt+0x634>
  401ee0:	mov	x1, sp
  401ee4:	mov	x0, x21
  401ee8:	bl	4049c8 <ferror@plt+0x2e78>
  401eec:	cbz	w0, 401ed0 <ferror@plt+0x380>
  401ef0:	mov	x0, x21
  401ef4:	bl	404998 <ferror@plt+0x2e48>
  401ef8:	b	401f10 <ferror@plt+0x3c0>
  401efc:	ldur	x1, [x29, #-8]
  401f00:	mov	x0, sp
  401f04:	mov	x2, x22
  401f08:	str	w20, [sp]
  401f0c:	bl	402184 <ferror@plt+0x634>
  401f10:	ldr	x0, [sp, #24]
  401f14:	bl	4019d0 <free@plt>
  401f18:	ldr	x0, [sp, #8]
  401f1c:	bl	4041cc <ferror@plt+0x267c>
  401f20:	mov	x0, x22
  401f24:	bl	4041cc <ferror@plt+0x267c>
  401f28:	cbz	w20, 401fd4 <ferror@plt+0x484>
  401f2c:	ldp	x20, x19, [sp, #144]
  401f30:	ldp	x22, x21, [sp, #128]
  401f34:	ldp	x24, x23, [sp, #112]
  401f38:	ldp	x26, x25, [sp, #96]
  401f3c:	ldp	x28, x27, [sp, #80]
  401f40:	ldp	x29, x30, [sp, #64]
  401f44:	mov	w0, wzr
  401f48:	add	sp, sp, #0xa0
  401f4c:	ret
  401f50:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401f54:	add	x1, x1, #0x1d8
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	mov	x0, xzr
  401f60:	bl	401a80 <dcgettext@plt>
  401f64:	adrp	x8, 416000 <ferror@plt+0x144b0>
  401f68:	ldr	x1, [x8, #616]
  401f6c:	adrp	x2, 405000 <ferror@plt+0x34b0>
  401f70:	add	x2, x2, #0x1e4
  401f74:	bl	401ad0 <printf@plt>
  401f78:	mov	w0, wzr
  401f7c:	bl	401750 <exit@plt>
  401f80:	bl	402048 <ferror@plt+0x4f8>
  401f84:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401f88:	add	x1, x1, #0x24a
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	bl	401a80 <dcgettext@plt>
  401f94:	mov	x1, x0
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	bl	401b20 <err@plt>
  401fa0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401fa4:	add	x1, x1, #0x227
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, xzr
  401fb0:	bl	401a80 <dcgettext@plt>
  401fb4:	mov	x1, x0
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	bl	401aa0 <errx@plt>
  401fc0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401fc4:	add	x1, x1, #0x5c3
  401fc8:	mov	w0, #0x1                   	// #1
  401fcc:	mov	x2, x23
  401fd0:	bl	401b20 <err@plt>
  401fd4:	ldrsw	x8, [x24, #600]
  401fd8:	add	x19, x19, x8, lsl #3
  401fdc:	ldr	x0, [x19, #8]!
  401fe0:	mov	x1, x19
  401fe4:	bl	401970 <execvp@plt>
  401fe8:	bl	401ae0 <__errno_location@plt>
  401fec:	ldr	w8, [x0]
  401ff0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401ff4:	add	x1, x1, #0x298
  401ff8:	mov	w2, #0x5                   	// #5
  401ffc:	cmp	w8, #0x2
  402000:	mov	w8, #0x7e                  	// #126
  402004:	mov	x0, xzr
  402008:	cinc	w20, w8, eq  // eq = none
  40200c:	bl	401a80 <dcgettext@plt>
  402010:	ldr	x2, [x19]
  402014:	mov	x1, x0
  402018:	mov	w0, w20
  40201c:	bl	401b20 <err@plt>
  402020:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402024:	add	x1, x1, #0x25e
  402028:	mov	w2, #0x5                   	// #5
  40202c:	mov	x0, xzr
  402030:	bl	401a80 <dcgettext@plt>
  402034:	ldrsw	x8, [x24, #600]
  402038:	mov	x1, x0
  40203c:	mov	w0, #0x1                   	// #1
  402040:	ldr	x2, [x19, x8, lsl #3]
  402044:	bl	401aa0 <errx@plt>
  402048:	stp	x29, x30, [sp, #-48]!
  40204c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402050:	stp	x20, x19, [sp, #32]
  402054:	ldr	x19, [x8, #608]
  402058:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40205c:	add	x1, x1, #0x2b9
  402060:	mov	w2, #0x5                   	// #5
  402064:	mov	x0, xzr
  402068:	str	x21, [sp, #16]
  40206c:	mov	x29, sp
  402070:	bl	401a80 <dcgettext@plt>
  402074:	adrp	x21, 416000 <ferror@plt+0x144b0>
  402078:	ldr	x2, [x21, #616]
  40207c:	mov	x1, x0
  402080:	mov	x0, x19
  402084:	bl	401b00 <fprintf@plt>
  402088:	mov	w0, #0xa                   	// #10
  40208c:	mov	x1, x19
  402090:	bl	4017b0 <fputc@plt>
  402094:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402098:	add	x1, x1, #0x2f5
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	mov	x0, xzr
  4020a4:	bl	401a80 <dcgettext@plt>
  4020a8:	mov	x1, x19
  4020ac:	bl	401740 <fputs@plt>
  4020b0:	mov	w0, #0xa                   	// #10
  4020b4:	mov	x1, x19
  4020b8:	bl	4017b0 <fputc@plt>
  4020bc:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4020c0:	add	x1, x1, #0x324
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	mov	x0, xzr
  4020cc:	bl	401a80 <dcgettext@plt>
  4020d0:	mov	x1, x0
  4020d4:	mov	x0, x19
  4020d8:	bl	401b00 <fprintf@plt>
  4020dc:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4020e0:	add	x1, x1, #0x40f
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	mov	x0, xzr
  4020ec:	bl	401a80 <dcgettext@plt>
  4020f0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4020f4:	mov	x20, x0
  4020f8:	add	x1, x1, #0x430
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	mov	x0, xzr
  402104:	bl	401a80 <dcgettext@plt>
  402108:	mov	x4, x0
  40210c:	adrp	x0, 405000 <ferror@plt+0x34b0>
  402110:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402114:	adrp	x3, 405000 <ferror@plt+0x34b0>
  402118:	add	x0, x0, #0x3f2
  40211c:	add	x1, x1, #0x403
  402120:	add	x3, x3, #0x421
  402124:	mov	x2, x20
  402128:	bl	401ad0 <printf@plt>
  40212c:	mov	w0, #0xa                   	// #10
  402130:	mov	x1, x19
  402134:	bl	4017b0 <fputc@plt>
  402138:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40213c:	add	x1, x1, #0x440
  402140:	mov	w2, #0x5                   	// #5
  402144:	mov	x0, xzr
  402148:	bl	401a80 <dcgettext@plt>
  40214c:	ldr	x2, [x21, #616]
  402150:	mov	x1, x0
  402154:	mov	x0, x19
  402158:	bl	401b00 <fprintf@plt>
  40215c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402160:	add	x1, x1, #0x59d
  402164:	mov	w2, #0x5                   	// #5
  402168:	mov	x0, xzr
  40216c:	bl	401a80 <dcgettext@plt>
  402170:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402174:	add	x1, x1, #0x5b8
  402178:	bl	401ad0 <printf@plt>
  40217c:	mov	w0, wzr
  402180:	bl	401750 <exit@plt>
  402184:	stp	x29, x30, [sp, #-48]!
  402188:	stp	x20, x19, [sp, #32]
  40218c:	mov	x19, x0
  402190:	ldr	w0, [x0]
  402194:	str	x21, [sp, #16]
  402198:	mov	x20, x2
  40219c:	mov	x21, x1
  4021a0:	mov	x29, sp
  4021a4:	cbz	w0, 4021c0 <ferror@plt+0x670>
  4021a8:	ldp	x2, x1, [x19, #8]
  4021ac:	bl	401940 <sched_getaffinity@plt>
  4021b0:	tbnz	w0, #31, 40221c <ferror@plt+0x6cc>
  4021b4:	mov	x0, x19
  4021b8:	mov	w1, wzr
  4021bc:	bl	4023a4 <ferror@plt+0x854>
  4021c0:	ldrb	w8, [x19, #40]
  4021c4:	tbnz	w8, #1, 40220c <ferror@plt+0x6bc>
  4021c8:	ldr	w0, [x19]
  4021cc:	mov	x1, x21
  4021d0:	mov	x2, x20
  4021d4:	bl	4019c0 <sched_setaffinity@plt>
  4021d8:	ldr	w8, [x19]
  4021dc:	tbnz	w0, #31, 402228 <ferror@plt+0x6d8>
  4021e0:	cbz	w8, 40220c <ferror@plt+0x6bc>
  4021e4:	ldp	x2, x1, [x19, #8]
  4021e8:	mov	w0, w8
  4021ec:	bl	401940 <sched_getaffinity@plt>
  4021f0:	tbnz	w0, #31, 402234 <ferror@plt+0x6e4>
  4021f4:	mov	x0, x19
  4021f8:	ldp	x20, x19, [sp, #32]
  4021fc:	ldr	x21, [sp, #16]
  402200:	mov	w1, #0x1                   	// #1
  402204:	ldp	x29, x30, [sp], #48
  402208:	b	4023a4 <ferror@plt+0x854>
  40220c:	ldp	x20, x19, [sp, #32]
  402210:	ldr	x21, [sp, #16]
  402214:	ldp	x29, x30, [sp], #48
  402218:	ret
  40221c:	ldr	w0, [x19]
  402220:	mov	w1, #0x1                   	// #1
  402224:	bl	402350 <ferror@plt+0x800>
  402228:	mov	w1, #0x1                   	// #1
  40222c:	mov	w0, w8
  402230:	bl	402350 <ferror@plt+0x800>
  402234:	ldr	w0, [x19]
  402238:	mov	w1, wzr
  40223c:	bl	402350 <ferror@plt+0x800>
  402240:	stp	x29, x30, [sp, #-32]!
  402244:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402248:	stp	x20, x19, [sp, #16]
  40224c:	ldr	x20, [x8, #608]
  402250:	mov	x29, sp
  402254:	bl	401ae0 <__errno_location@plt>
  402258:	mov	x19, x0
  40225c:	str	wzr, [x0]
  402260:	mov	x0, x20
  402264:	bl	401b50 <ferror@plt>
  402268:	cbnz	w0, 402308 <ferror@plt+0x7b8>
  40226c:	mov	x0, x20
  402270:	bl	401a30 <fflush@plt>
  402274:	cbz	w0, 4022c8 <ferror@plt+0x778>
  402278:	ldr	w20, [x19]
  40227c:	cmp	w20, #0x9
  402280:	b.eq	40228c <ferror@plt+0x73c>  // b.none
  402284:	cmp	w20, #0x20
  402288:	b.ne	402320 <ferror@plt+0x7d0>  // b.any
  40228c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402290:	ldr	x20, [x8, #592]
  402294:	str	wzr, [x19]
  402298:	mov	x0, x20
  40229c:	bl	401b50 <ferror@plt>
  4022a0:	cbnz	w0, 402348 <ferror@plt+0x7f8>
  4022a4:	mov	x0, x20
  4022a8:	bl	401a30 <fflush@plt>
  4022ac:	cbz	w0, 4022e8 <ferror@plt+0x798>
  4022b0:	ldr	w8, [x19]
  4022b4:	cmp	w8, #0x9
  4022b8:	b.ne	402348 <ferror@plt+0x7f8>  // b.any
  4022bc:	ldp	x20, x19, [sp, #16]
  4022c0:	ldp	x29, x30, [sp], #32
  4022c4:	ret
  4022c8:	mov	x0, x20
  4022cc:	bl	4017f0 <fileno@plt>
  4022d0:	tbnz	w0, #31, 402278 <ferror@plt+0x728>
  4022d4:	bl	401760 <dup@plt>
  4022d8:	tbnz	w0, #31, 402278 <ferror@plt+0x728>
  4022dc:	bl	401900 <close@plt>
  4022e0:	cbnz	w0, 402278 <ferror@plt+0x728>
  4022e4:	b	40228c <ferror@plt+0x73c>
  4022e8:	mov	x0, x20
  4022ec:	bl	4017f0 <fileno@plt>
  4022f0:	tbnz	w0, #31, 4022b0 <ferror@plt+0x760>
  4022f4:	bl	401760 <dup@plt>
  4022f8:	tbnz	w0, #31, 4022b0 <ferror@plt+0x760>
  4022fc:	bl	401900 <close@plt>
  402300:	cbnz	w0, 4022b0 <ferror@plt+0x760>
  402304:	b	4022bc <ferror@plt+0x76c>
  402308:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40230c:	add	x1, x1, #0x2ad
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401a80 <dcgettext@plt>
  40231c:	b	402338 <ferror@plt+0x7e8>
  402320:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402324:	add	x1, x1, #0x2ad
  402328:	mov	w2, #0x5                   	// #5
  40232c:	mov	x0, xzr
  402330:	bl	401a80 <dcgettext@plt>
  402334:	cbnz	w20, 402344 <ferror@plt+0x7f4>
  402338:	bl	401a50 <warnx@plt>
  40233c:	mov	w0, #0x1                   	// #1
  402340:	bl	401700 <_exit@plt>
  402344:	bl	401990 <warn@plt>
  402348:	mov	w0, #0x1                   	// #1
  40234c:	bl	401700 <_exit@plt>
  402350:	stp	x29, x30, [sp, #-32]!
  402354:	adrp	x8, 405000 <ferror@plt+0x34b0>
  402358:	adrp	x9, 405000 <ferror@plt+0x34b0>
  40235c:	add	x8, x8, #0x5dd
  402360:	add	x9, x9, #0x5fd
  402364:	cmp	w1, #0x0
  402368:	stp	x20, x19, [sp, #16]
  40236c:	mov	w19, w0
  402370:	csel	x1, x9, x8, eq  // eq = none
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	mov	x29, sp
  402380:	bl	401a80 <dcgettext@plt>
  402384:	mov	x20, x0
  402388:	cbnz	w19, 402394 <ferror@plt+0x844>
  40238c:	bl	401810 <getpid@plt>
  402390:	mov	w19, w0
  402394:	mov	w0, #0x1                   	// #1
  402398:	mov	x1, x20
  40239c:	mov	w2, w19
  4023a0:	bl	401b20 <err@plt>
  4023a4:	stp	x29, x30, [sp, #-48]!
  4023a8:	stp	x20, x19, [sp, #32]
  4023ac:	mov	x19, x0
  4023b0:	str	x21, [sp, #16]
  4023b4:	ldr	x8, [x19, #32]
  4023b8:	ldrb	w9, [x0, #40]
  4023bc:	ldr	x0, [x0, #24]
  4023c0:	ldp	x2, x3, [x19, #8]
  4023c4:	mov	w21, w1
  4023c8:	mov	x1, x8
  4023cc:	mov	x29, sp
  4023d0:	tbnz	w9, #0, 4023f0 <ferror@plt+0x8a0>
  4023d4:	bl	404350 <ferror@plt+0x2800>
  4023d8:	adrp	x8, 405000 <ferror@plt+0x34b0>
  4023dc:	adrp	x9, 405000 <ferror@plt+0x34b0>
  4023e0:	mov	x20, x0
  4023e4:	add	x8, x8, #0x661
  4023e8:	add	x9, x9, #0x681
  4023ec:	b	402408 <ferror@plt+0x8b8>
  4023f0:	bl	4041d0 <ferror@plt+0x2680>
  4023f4:	adrp	x8, 405000 <ferror@plt+0x34b0>
  4023f8:	adrp	x9, 405000 <ferror@plt+0x34b0>
  4023fc:	mov	x20, x0
  402400:	add	x8, x8, #0x61d
  402404:	add	x9, x9, #0x63d
  402408:	cmp	w21, #0x0
  40240c:	csel	x1, x9, x8, eq  // eq = none
  402410:	mov	w2, #0x5                   	// #5
  402414:	mov	x0, xzr
  402418:	bl	401a80 <dcgettext@plt>
  40241c:	cbz	x20, 40244c <ferror@plt+0x8fc>
  402420:	ldr	w1, [x19]
  402424:	mov	x21, x0
  402428:	cbnz	w1, 402434 <ferror@plt+0x8e4>
  40242c:	bl	401810 <getpid@plt>
  402430:	mov	w1, w0
  402434:	mov	x0, x21
  402438:	mov	x2, x20
  40243c:	ldp	x20, x19, [sp, #32]
  402440:	ldr	x21, [sp, #16]
  402444:	ldp	x29, x30, [sp], #48
  402448:	b	401ad0 <printf@plt>
  40244c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402450:	add	x1, x1, #0x6a5
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401a80 <dcgettext@plt>
  402460:	mov	x1, x0
  402464:	mov	w0, #0x1                   	// #1
  402468:	bl	401aa0 <errx@plt>
  40246c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402470:	str	w0, [x8, #584]
  402474:	ret
  402478:	sub	sp, sp, #0x70
  40247c:	stp	x29, x30, [sp, #16]
  402480:	stp	x28, x27, [sp, #32]
  402484:	stp	x26, x25, [sp, #48]
  402488:	stp	x24, x23, [sp, #64]
  40248c:	stp	x22, x21, [sp, #80]
  402490:	stp	x20, x19, [sp, #96]
  402494:	add	x29, sp, #0x10
  402498:	str	xzr, [x1]
  40249c:	cbz	x0, 4024e0 <ferror@plt+0x990>
  4024a0:	ldrb	w22, [x0]
  4024a4:	mov	x20, x0
  4024a8:	cbz	x22, 4024e0 <ferror@plt+0x990>
  4024ac:	mov	x21, x2
  4024b0:	mov	x19, x1
  4024b4:	bl	4019a0 <__ctype_b_loc@plt>
  4024b8:	ldr	x8, [x0]
  4024bc:	mov	x23, x0
  4024c0:	ldrh	w9, [x8, x22, lsl #1]
  4024c4:	tbz	w9, #13, 4024d8 <ferror@plt+0x988>
  4024c8:	add	x9, x20, #0x1
  4024cc:	ldrb	w22, [x9], #1
  4024d0:	ldrh	w10, [x8, x22, lsl #1]
  4024d4:	tbnz	w10, #13, 4024cc <ferror@plt+0x97c>
  4024d8:	cmp	w22, #0x2d
  4024dc:	b.ne	402514 <ferror@plt+0x9c4>  // b.any
  4024e0:	mov	w22, #0xffffffea            	// #-22
  4024e4:	neg	w19, w22
  4024e8:	bl	401ae0 <__errno_location@plt>
  4024ec:	str	w19, [x0]
  4024f0:	mov	w0, w22
  4024f4:	ldp	x20, x19, [sp, #96]
  4024f8:	ldp	x22, x21, [sp, #80]
  4024fc:	ldp	x24, x23, [sp, #64]
  402500:	ldp	x26, x25, [sp, #48]
  402504:	ldp	x28, x27, [sp, #32]
  402508:	ldp	x29, x30, [sp, #16]
  40250c:	add	sp, sp, #0x70
  402510:	ret
  402514:	bl	401ae0 <__errno_location@plt>
  402518:	mov	x24, x0
  40251c:	str	wzr, [x0]
  402520:	add	x1, sp, #0x8
  402524:	mov	x0, x20
  402528:	mov	w2, wzr
  40252c:	mov	w3, wzr
  402530:	str	xzr, [sp, #8]
  402534:	bl	4018b0 <__strtoul_internal@plt>
  402538:	ldr	x25, [sp, #8]
  40253c:	ldr	w8, [x24]
  402540:	cmp	x25, x20
  402544:	b.eq	4026c4 <ferror@plt+0xb74>  // b.none
  402548:	add	x9, x0, #0x1
  40254c:	mov	x20, x0
  402550:	cmp	x9, #0x1
  402554:	b.hi	40255c <ferror@plt+0xa0c>  // b.pmore
  402558:	cbnz	w8, 4026c8 <ferror@plt+0xb78>
  40255c:	cbz	x25, 4026d4 <ferror@plt+0xb84>
  402560:	ldrb	w8, [x25]
  402564:	cbz	w8, 4026d4 <ferror@plt+0xb84>
  402568:	mov	w27, wzr
  40256c:	mov	x28, xzr
  402570:	b	402580 <ferror@plt+0xa30>
  402574:	mov	x28, xzr
  402578:	str	x22, [sp, #8]
  40257c:	mov	x25, x22
  402580:	ldrb	w8, [x25, #1]
  402584:	cmp	w8, #0x61
  402588:	b.le	4025b8 <ferror@plt+0xa68>
  40258c:	cmp	w8, #0x62
  402590:	b.eq	4025c0 <ferror@plt+0xa70>  // b.none
  402594:	cmp	w8, #0x69
  402598:	b.ne	4025d0 <ferror@plt+0xa80>  // b.any
  40259c:	ldrb	w8, [x25, #2]
  4025a0:	orr	w8, w8, #0x20
  4025a4:	cmp	w8, #0x62
  4025a8:	b.ne	4025d0 <ferror@plt+0xa80>  // b.any
  4025ac:	ldrb	w8, [x25, #3]
  4025b0:	cbnz	w8, 4025d0 <ferror@plt+0xa80>
  4025b4:	b	4026e4 <ferror@plt+0xb94>
  4025b8:	cmp	w8, #0x42
  4025bc:	b.ne	4025cc <ferror@plt+0xa7c>  // b.any
  4025c0:	ldrb	w8, [x25, #2]
  4025c4:	cbnz	w8, 4025d0 <ferror@plt+0xa80>
  4025c8:	b	4026ec <ferror@plt+0xb9c>
  4025cc:	cbz	w8, 4026e4 <ferror@plt+0xb94>
  4025d0:	bl	4017e0 <localeconv@plt>
  4025d4:	cbz	x0, 4025f4 <ferror@plt+0xaa4>
  4025d8:	ldr	x22, [x0]
  4025dc:	cbz	x22, 402600 <ferror@plt+0xab0>
  4025e0:	mov	x0, x22
  4025e4:	bl	401720 <strlen@plt>
  4025e8:	mov	x26, x0
  4025ec:	mov	w8, #0x1                   	// #1
  4025f0:	b	402608 <ferror@plt+0xab8>
  4025f4:	mov	w8, wzr
  4025f8:	mov	x22, xzr
  4025fc:	b	402604 <ferror@plt+0xab4>
  402600:	mov	w8, wzr
  402604:	mov	x26, xzr
  402608:	cbnz	x28, 4024e0 <ferror@plt+0x990>
  40260c:	ldrb	w9, [x25]
  402610:	eor	w8, w8, #0x1
  402614:	cmp	w9, #0x0
  402618:	cset	w9, eq  // eq = none
  40261c:	orr	w8, w8, w9
  402620:	tbnz	w8, #0, 4024e0 <ferror@plt+0x990>
  402624:	mov	x0, x22
  402628:	mov	x1, x25
  40262c:	mov	x2, x26
  402630:	bl	401850 <strncmp@plt>
  402634:	cbnz	w0, 4024e0 <ferror@plt+0x990>
  402638:	add	x22, x25, x26
  40263c:	ldrb	w8, [x22]
  402640:	cmp	w8, #0x30
  402644:	b.ne	402658 <ferror@plt+0xb08>  // b.any
  402648:	ldrb	w8, [x22, #1]!
  40264c:	add	w27, w27, #0x1
  402650:	cmp	w8, #0x30
  402654:	b.eq	402648 <ferror@plt+0xaf8>  // b.none
  402658:	ldr	x9, [x23]
  40265c:	sxtb	x8, w8
  402660:	ldrh	w8, [x9, x8, lsl #1]
  402664:	tbz	w8, #11, 402574 <ferror@plt+0xa24>
  402668:	add	x1, sp, #0x8
  40266c:	mov	x0, x22
  402670:	mov	w2, wzr
  402674:	mov	w3, wzr
  402678:	str	wzr, [x24]
  40267c:	str	xzr, [sp, #8]
  402680:	bl	4018b0 <__strtoul_internal@plt>
  402684:	ldr	x25, [sp, #8]
  402688:	ldr	w8, [x24]
  40268c:	cmp	x25, x22
  402690:	b.eq	4026c4 <ferror@plt+0xb74>  // b.none
  402694:	add	x9, x0, #0x1
  402698:	cmp	x9, #0x1
  40269c:	b.hi	4026a4 <ferror@plt+0xb54>  // b.pmore
  4026a0:	cbnz	w8, 4026c8 <ferror@plt+0xb78>
  4026a4:	mov	x28, xzr
  4026a8:	cbz	x0, 402580 <ferror@plt+0xa30>
  4026ac:	cbz	x25, 4024e0 <ferror@plt+0x990>
  4026b0:	ldrb	w8, [x25]
  4026b4:	mov	w22, #0xffffffea            	// #-22
  4026b8:	mov	x28, x0
  4026bc:	cbnz	w8, 402580 <ferror@plt+0xa30>
  4026c0:	b	4024e4 <ferror@plt+0x994>
  4026c4:	cbz	w8, 4024e0 <ferror@plt+0x990>
  4026c8:	neg	w22, w8
  4026cc:	tbz	w22, #31, 4024f0 <ferror@plt+0x9a0>
  4026d0:	b	4024e4 <ferror@plt+0x994>
  4026d4:	mov	w22, wzr
  4026d8:	str	x20, [x19]
  4026dc:	tbz	w22, #31, 4024f0 <ferror@plt+0x9a0>
  4026e0:	b	4024e4 <ferror@plt+0x994>
  4026e4:	mov	w24, #0x400                 	// #1024
  4026e8:	b	4026f0 <ferror@plt+0xba0>
  4026ec:	mov	w24, #0x3e8                 	// #1000
  4026f0:	ldrsb	w22, [x25]
  4026f4:	adrp	x23, 405000 <ferror@plt+0x34b0>
  4026f8:	add	x23, x23, #0x6e9
  4026fc:	mov	w2, #0x9                   	// #9
  402700:	mov	x0, x23
  402704:	mov	w1, w22
  402708:	bl	401a70 <memchr@plt>
  40270c:	cbnz	x0, 40272c <ferror@plt+0xbdc>
  402710:	adrp	x23, 405000 <ferror@plt+0x34b0>
  402714:	add	x23, x23, #0x6f2
  402718:	mov	w2, #0x9                   	// #9
  40271c:	mov	x0, x23
  402720:	mov	w1, w22
  402724:	bl	401a70 <memchr@plt>
  402728:	cbz	x0, 4024e0 <ferror@plt+0x990>
  40272c:	sub	w8, w0, w23
  402730:	adds	w8, w8, #0x1
  402734:	b.cs	402758 <ferror@plt+0xc08>  // b.hs, b.nlast
  402738:	mvn	w9, w0
  40273c:	add	w9, w9, w23
  402740:	umulh	x10, x24, x20
  402744:	cmp	xzr, x10
  402748:	b.ne	402760 <ferror@plt+0xc10>  // b.any
  40274c:	adds	w9, w9, #0x1
  402750:	mul	x20, x20, x24
  402754:	b.cc	402740 <ferror@plt+0xbf0>  // b.lo, b.ul, b.last
  402758:	mov	w22, wzr
  40275c:	b	402764 <ferror@plt+0xc14>
  402760:	mov	w22, #0xffffffde            	// #-34
  402764:	cbz	x21, 40276c <ferror@plt+0xc1c>
  402768:	str	w8, [x21]
  40276c:	cbz	x28, 4026d8 <ferror@plt+0xb88>
  402770:	cbz	w8, 4026d8 <ferror@plt+0xb88>
  402774:	mvn	w8, w0
  402778:	add	w9, w8, w23
  40277c:	mov	w8, #0x1                   	// #1
  402780:	umulh	x10, x24, x8
  402784:	cmp	xzr, x10
  402788:	b.ne	402798 <ferror@plt+0xc48>  // b.any
  40278c:	adds	w9, w9, #0x1
  402790:	mul	x8, x8, x24
  402794:	b.cc	402780 <ferror@plt+0xc30>  // b.lo, b.ul, b.last
  402798:	mov	w9, #0xa                   	// #10
  40279c:	cmp	x28, #0xb
  4027a0:	b.cc	4027b4 <ferror@plt+0xc64>  // b.lo, b.ul, b.last
  4027a4:	add	x9, x9, x9, lsl #2
  4027a8:	lsl	x9, x9, #1
  4027ac:	cmp	x9, x28
  4027b0:	b.cc	4027a4 <ferror@plt+0xc54>  // b.lo, b.ul, b.last
  4027b4:	cmp	w27, #0x1
  4027b8:	b.lt	402864 <ferror@plt+0xd14>  // b.tstop
  4027bc:	cmp	w27, #0x3
  4027c0:	b.hi	4027cc <ferror@plt+0xc7c>  // b.pmore
  4027c4:	mov	w10, wzr
  4027c8:	b	402850 <ferror@plt+0xd00>
  4027cc:	mov	w10, #0x1                   	// #1
  4027d0:	dup	v0.2d, x10
  4027d4:	and	w10, w27, #0xfffffffc
  4027d8:	mov	v1.16b, v0.16b
  4027dc:	mov	v1.d[0], x9
  4027e0:	mov	w9, w10
  4027e4:	fmov	x12, d1
  4027e8:	mov	x11, v1.d[1]
  4027ec:	add	x12, x12, x12, lsl #2
  4027f0:	fmov	x13, d0
  4027f4:	lsl	x12, x12, #1
  4027f8:	add	x11, x11, x11, lsl #2
  4027fc:	add	x13, x13, x13, lsl #2
  402800:	mov	x14, v0.d[1]
  402804:	fmov	d1, x12
  402808:	lsl	x11, x11, #1
  40280c:	lsl	x13, x13, #1
  402810:	mov	v1.d[1], x11
  402814:	add	x11, x14, x14, lsl #2
  402818:	fmov	d0, x13
  40281c:	lsl	x11, x11, #1
  402820:	subs	w9, w9, #0x4
  402824:	mov	v0.d[1], x11
  402828:	b.ne	4027e4 <ferror@plt+0xc94>  // b.any
  40282c:	mov	x9, v1.d[1]
  402830:	mov	x11, v0.d[1]
  402834:	fmov	x12, d1
  402838:	fmov	x13, d0
  40283c:	mul	x12, x13, x12
  402840:	mul	x9, x11, x9
  402844:	cmp	w27, w10
  402848:	mul	x9, x12, x9
  40284c:	b.eq	402864 <ferror@plt+0xd14>  // b.none
  402850:	sub	w10, w27, w10
  402854:	add	x9, x9, x9, lsl #2
  402858:	subs	w10, w10, #0x1
  40285c:	lsl	x9, x9, #1
  402860:	b.ne	402854 <ferror@plt+0xd04>  // b.any
  402864:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402868:	mov	w12, #0x1                   	// #1
  40286c:	movk	x10, #0xcccd
  402870:	mov	w11, #0xa                   	// #10
  402874:	b	402888 <ferror@plt+0xd38>
  402878:	cmp	x28, #0x9
  40287c:	mov	x28, x13
  402880:	mov	x12, x14
  402884:	b.ls	4026d8 <ferror@plt+0xb88>  // b.plast
  402888:	umulh	x13, x28, x10
  40288c:	lsr	x13, x13, #3
  402890:	add	x14, x12, x12, lsl #2
  402894:	msub	x15, x13, x11, x28
  402898:	lsl	x14, x14, #1
  40289c:	cbz	x15, 402878 <ferror@plt+0xd28>
  4028a0:	udiv	x12, x9, x12
  4028a4:	udiv	x12, x12, x15
  4028a8:	udiv	x12, x8, x12
  4028ac:	add	x20, x12, x20
  4028b0:	b	402878 <ferror@plt+0xd28>
  4028b4:	mov	x2, xzr
  4028b8:	b	402478 <ferror@plt+0x928>
  4028bc:	stp	x29, x30, [sp, #-48]!
  4028c0:	stp	x20, x19, [sp, #32]
  4028c4:	mov	x20, x1
  4028c8:	mov	x19, x0
  4028cc:	str	x21, [sp, #16]
  4028d0:	mov	x29, sp
  4028d4:	cbz	x0, 402908 <ferror@plt+0xdb8>
  4028d8:	ldrb	w21, [x19]
  4028dc:	mov	x8, x19
  4028e0:	cbz	w21, 40290c <ferror@plt+0xdbc>
  4028e4:	bl	4019a0 <__ctype_b_loc@plt>
  4028e8:	ldr	x9, [x0]
  4028ec:	mov	x8, x19
  4028f0:	and	x10, x21, #0xff
  4028f4:	ldrh	w10, [x9, x10, lsl #1]
  4028f8:	tbz	w10, #11, 40290c <ferror@plt+0xdbc>
  4028fc:	ldrb	w21, [x8, #1]!
  402900:	cbnz	w21, 4028f0 <ferror@plt+0xda0>
  402904:	b	40290c <ferror@plt+0xdbc>
  402908:	mov	x8, xzr
  40290c:	cbz	x20, 402914 <ferror@plt+0xdc4>
  402910:	str	x8, [x20]
  402914:	cmp	x8, x19
  402918:	b.ls	402938 <ferror@plt+0xde8>  // b.plast
  40291c:	ldrb	w8, [x8]
  402920:	cmp	w8, #0x0
  402924:	cset	w0, eq  // eq = none
  402928:	ldp	x20, x19, [sp, #32]
  40292c:	ldr	x21, [sp, #16]
  402930:	ldp	x29, x30, [sp], #48
  402934:	ret
  402938:	mov	w0, wzr
  40293c:	ldp	x20, x19, [sp, #32]
  402940:	ldr	x21, [sp, #16]
  402944:	ldp	x29, x30, [sp], #48
  402948:	ret
  40294c:	stp	x29, x30, [sp, #-48]!
  402950:	stp	x20, x19, [sp, #32]
  402954:	mov	x20, x1
  402958:	mov	x19, x0
  40295c:	str	x21, [sp, #16]
  402960:	mov	x29, sp
  402964:	cbz	x0, 402998 <ferror@plt+0xe48>
  402968:	ldrb	w21, [x19]
  40296c:	mov	x8, x19
  402970:	cbz	w21, 40299c <ferror@plt+0xe4c>
  402974:	bl	4019a0 <__ctype_b_loc@plt>
  402978:	ldr	x9, [x0]
  40297c:	mov	x8, x19
  402980:	and	x10, x21, #0xff
  402984:	ldrh	w10, [x9, x10, lsl #1]
  402988:	tbz	w10, #12, 40299c <ferror@plt+0xe4c>
  40298c:	ldrb	w21, [x8, #1]!
  402990:	cbnz	w21, 402980 <ferror@plt+0xe30>
  402994:	b	40299c <ferror@plt+0xe4c>
  402998:	mov	x8, xzr
  40299c:	cbz	x20, 4029a4 <ferror@plt+0xe54>
  4029a0:	str	x8, [x20]
  4029a4:	cmp	x8, x19
  4029a8:	b.ls	4029c8 <ferror@plt+0xe78>  // b.plast
  4029ac:	ldrb	w8, [x8]
  4029b0:	cmp	w8, #0x0
  4029b4:	cset	w0, eq  // eq = none
  4029b8:	ldp	x20, x19, [sp, #32]
  4029bc:	ldr	x21, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #48
  4029c4:	ret
  4029c8:	mov	w0, wzr
  4029cc:	ldp	x20, x19, [sp, #32]
  4029d0:	ldr	x21, [sp, #16]
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	sub	sp, sp, #0x110
  4029e0:	stp	x29, x30, [sp, #208]
  4029e4:	add	x29, sp, #0xd0
  4029e8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4029ec:	mov	x9, sp
  4029f0:	sub	x10, x29, #0x50
  4029f4:	stp	x28, x23, [sp, #224]
  4029f8:	stp	x22, x21, [sp, #240]
  4029fc:	stp	x20, x19, [sp, #256]
  402a00:	mov	x20, x1
  402a04:	mov	x19, x0
  402a08:	movk	x8, #0xff80, lsl #32
  402a0c:	add	x11, x29, #0x40
  402a10:	add	x9, x9, #0x80
  402a14:	add	x22, x10, #0x30
  402a18:	mov	w23, #0xffffffd0            	// #-48
  402a1c:	stp	x2, x3, [x29, #-80]
  402a20:	stp	x4, x5, [x29, #-64]
  402a24:	stp	x6, x7, [x29, #-48]
  402a28:	stp	q1, q2, [sp, #16]
  402a2c:	stp	q3, q4, [sp, #48]
  402a30:	str	q0, [sp]
  402a34:	stp	q5, q6, [sp, #80]
  402a38:	str	q7, [sp, #112]
  402a3c:	stp	x9, x8, [x29, #-16]
  402a40:	stp	x11, x22, [x29, #-32]
  402a44:	tbnz	w23, #31, 402a50 <ferror@plt+0xf00>
  402a48:	mov	w8, w23
  402a4c:	b	402a68 <ferror@plt+0xf18>
  402a50:	add	w8, w23, #0x8
  402a54:	cmn	w23, #0x8
  402a58:	stur	w8, [x29, #-8]
  402a5c:	b.gt	402a68 <ferror@plt+0xf18>
  402a60:	add	x9, x22, w23, sxtw
  402a64:	b	402a74 <ferror@plt+0xf24>
  402a68:	ldur	x9, [x29, #-32]
  402a6c:	add	x10, x9, #0x8
  402a70:	stur	x10, [x29, #-32]
  402a74:	ldr	x1, [x9]
  402a78:	cbz	x1, 402af0 <ferror@plt+0xfa0>
  402a7c:	tbnz	w8, #31, 402a88 <ferror@plt+0xf38>
  402a80:	mov	w23, w8
  402a84:	b	402aa0 <ferror@plt+0xf50>
  402a88:	add	w23, w8, #0x8
  402a8c:	cmn	w8, #0x8
  402a90:	stur	w23, [x29, #-8]
  402a94:	b.gt	402aa0 <ferror@plt+0xf50>
  402a98:	add	x8, x22, w8, sxtw
  402a9c:	b	402aac <ferror@plt+0xf5c>
  402aa0:	ldur	x8, [x29, #-32]
  402aa4:	add	x9, x8, #0x8
  402aa8:	stur	x9, [x29, #-32]
  402aac:	ldr	x21, [x8]
  402ab0:	cbz	x21, 402af0 <ferror@plt+0xfa0>
  402ab4:	mov	x0, x19
  402ab8:	bl	401980 <strcmp@plt>
  402abc:	cbz	w0, 402ad4 <ferror@plt+0xf84>
  402ac0:	mov	x0, x19
  402ac4:	mov	x1, x21
  402ac8:	bl	401980 <strcmp@plt>
  402acc:	cbnz	w0, 402a44 <ferror@plt+0xef4>
  402ad0:	b	402ad8 <ferror@plt+0xf88>
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	ldp	x20, x19, [sp, #256]
  402adc:	ldp	x22, x21, [sp, #240]
  402ae0:	ldp	x28, x23, [sp, #224]
  402ae4:	ldp	x29, x30, [sp, #208]
  402ae8:	add	sp, sp, #0x110
  402aec:	ret
  402af0:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402af4:	ldr	w0, [x8, #584]
  402af8:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402afc:	add	x1, x1, #0x6fb
  402b00:	mov	x2, x20
  402b04:	mov	x3, x19
  402b08:	bl	401aa0 <errx@plt>
  402b0c:	cbz	x1, 402b30 <ferror@plt+0xfe0>
  402b10:	sxtb	w8, w2
  402b14:	ldrsb	w9, [x0]
  402b18:	cbz	w9, 402b30 <ferror@plt+0xfe0>
  402b1c:	cmp	w8, w9
  402b20:	b.eq	402b34 <ferror@plt+0xfe4>  // b.none
  402b24:	sub	x1, x1, #0x1
  402b28:	add	x0, x0, #0x1
  402b2c:	cbnz	x1, 402b14 <ferror@plt+0xfc4>
  402b30:	mov	x0, xzr
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	stp	x20, x19, [sp, #16]
  402b40:	mov	x29, sp
  402b44:	mov	x20, x1
  402b48:	mov	x19, x0
  402b4c:	bl	402ca8 <ferror@plt+0x1158>
  402b50:	cmp	x0, w0, sxtw
  402b54:	b.ne	402b6c <ferror@plt+0x101c>  // b.any
  402b58:	cmp	w0, w0, sxth
  402b5c:	b.ne	402b6c <ferror@plt+0x101c>  // b.any
  402b60:	ldp	x20, x19, [sp, #16]
  402b64:	ldp	x29, x30, [sp], #32
  402b68:	ret
  402b6c:	bl	401ae0 <__errno_location@plt>
  402b70:	mov	w8, #0x22                  	// #34
  402b74:	str	w8, [x0]
  402b78:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402b7c:	ldr	w0, [x8, #584]
  402b80:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402b84:	add	x1, x1, #0x6fb
  402b88:	mov	x2, x20
  402b8c:	mov	x3, x19
  402b90:	bl	401b20 <err@plt>
  402b94:	stp	x29, x30, [sp, #-32]!
  402b98:	stp	x20, x19, [sp, #16]
  402b9c:	mov	x29, sp
  402ba0:	mov	x20, x1
  402ba4:	mov	x19, x0
  402ba8:	bl	402ca8 <ferror@plt+0x1158>
  402bac:	cmp	x0, w0, sxtw
  402bb0:	b.ne	402bc0 <ferror@plt+0x1070>  // b.any
  402bb4:	ldp	x20, x19, [sp, #16]
  402bb8:	ldp	x29, x30, [sp], #32
  402bbc:	ret
  402bc0:	bl	401ae0 <__errno_location@plt>
  402bc4:	mov	w8, #0x22                  	// #34
  402bc8:	str	w8, [x0]
  402bcc:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402bd0:	ldr	w0, [x8, #584]
  402bd4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402bd8:	add	x1, x1, #0x6fb
  402bdc:	mov	x2, x20
  402be0:	mov	x3, x19
  402be4:	bl	401b20 <err@plt>
  402be8:	stp	x29, x30, [sp, #-32]!
  402bec:	mov	w2, #0xa                   	// #10
  402bf0:	stp	x20, x19, [sp, #16]
  402bf4:	mov	x29, sp
  402bf8:	mov	x20, x1
  402bfc:	mov	x19, x0
  402c00:	bl	402e18 <ferror@plt+0x12c8>
  402c04:	lsr	x8, x0, #32
  402c08:	cbnz	x8, 402c20 <ferror@plt+0x10d0>
  402c0c:	cmp	w0, #0x10, lsl #12
  402c10:	b.cs	402c20 <ferror@plt+0x10d0>  // b.hs, b.nlast
  402c14:	ldp	x20, x19, [sp, #16]
  402c18:	ldp	x29, x30, [sp], #32
  402c1c:	ret
  402c20:	bl	401ae0 <__errno_location@plt>
  402c24:	mov	w8, #0x22                  	// #34
  402c28:	str	w8, [x0]
  402c2c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402c30:	ldr	w0, [x8, #584]
  402c34:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402c38:	add	x1, x1, #0x6fb
  402c3c:	mov	x2, x20
  402c40:	mov	x3, x19
  402c44:	bl	401b20 <err@plt>
  402c48:	stp	x29, x30, [sp, #-32]!
  402c4c:	mov	w2, #0x10                  	// #16
  402c50:	stp	x20, x19, [sp, #16]
  402c54:	mov	x29, sp
  402c58:	mov	x20, x1
  402c5c:	mov	x19, x0
  402c60:	bl	402e18 <ferror@plt+0x12c8>
  402c64:	lsr	x8, x0, #32
  402c68:	cbnz	x8, 402c80 <ferror@plt+0x1130>
  402c6c:	cmp	w0, #0x10, lsl #12
  402c70:	b.cs	402c80 <ferror@plt+0x1130>  // b.hs, b.nlast
  402c74:	ldp	x20, x19, [sp, #16]
  402c78:	ldp	x29, x30, [sp], #32
  402c7c:	ret
  402c80:	bl	401ae0 <__errno_location@plt>
  402c84:	mov	w8, #0x22                  	// #34
  402c88:	str	w8, [x0]
  402c8c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402c90:	ldr	w0, [x8, #584]
  402c94:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402c98:	add	x1, x1, #0x6fb
  402c9c:	mov	x2, x20
  402ca0:	mov	x3, x19
  402ca4:	bl	401b20 <err@plt>
  402ca8:	stp	x29, x30, [sp, #-48]!
  402cac:	mov	x29, sp
  402cb0:	str	x21, [sp, #16]
  402cb4:	stp	x20, x19, [sp, #32]
  402cb8:	mov	x20, x1
  402cbc:	mov	x19, x0
  402cc0:	str	xzr, [x29, #24]
  402cc4:	bl	401ae0 <__errno_location@plt>
  402cc8:	str	wzr, [x0]
  402ccc:	cbz	x19, 402d20 <ferror@plt+0x11d0>
  402cd0:	ldrb	w8, [x19]
  402cd4:	cbz	w8, 402d20 <ferror@plt+0x11d0>
  402cd8:	mov	x21, x0
  402cdc:	add	x1, x29, #0x18
  402ce0:	mov	w2, #0xa                   	// #10
  402ce4:	mov	x0, x19
  402ce8:	mov	w3, wzr
  402cec:	bl	401840 <__strtol_internal@plt>
  402cf0:	ldr	w8, [x21]
  402cf4:	cbnz	w8, 402d3c <ferror@plt+0x11ec>
  402cf8:	ldr	x8, [x29, #24]
  402cfc:	cmp	x8, x19
  402d00:	b.eq	402d20 <ferror@plt+0x11d0>  // b.none
  402d04:	cbz	x8, 402d10 <ferror@plt+0x11c0>
  402d08:	ldrb	w8, [x8]
  402d0c:	cbnz	w8, 402d20 <ferror@plt+0x11d0>
  402d10:	ldp	x20, x19, [sp, #32]
  402d14:	ldr	x21, [sp, #16]
  402d18:	ldp	x29, x30, [sp], #48
  402d1c:	ret
  402d20:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402d24:	ldr	w0, [x8, #584]
  402d28:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402d2c:	add	x1, x1, #0x6fb
  402d30:	mov	x2, x20
  402d34:	mov	x3, x19
  402d38:	bl	401aa0 <errx@plt>
  402d3c:	adrp	x9, 416000 <ferror@plt+0x144b0>
  402d40:	ldr	w0, [x9, #584]
  402d44:	cmp	w8, #0x22
  402d48:	b.ne	402d28 <ferror@plt+0x11d8>  // b.any
  402d4c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402d50:	add	x1, x1, #0x6fb
  402d54:	mov	x2, x20
  402d58:	mov	x3, x19
  402d5c:	bl	401b20 <err@plt>
  402d60:	stp	x29, x30, [sp, #-32]!
  402d64:	mov	w2, #0xa                   	// #10
  402d68:	stp	x20, x19, [sp, #16]
  402d6c:	mov	x29, sp
  402d70:	mov	x20, x1
  402d74:	mov	x19, x0
  402d78:	bl	402e18 <ferror@plt+0x12c8>
  402d7c:	lsr	x8, x0, #32
  402d80:	cbnz	x8, 402d90 <ferror@plt+0x1240>
  402d84:	ldp	x20, x19, [sp, #16]
  402d88:	ldp	x29, x30, [sp], #32
  402d8c:	ret
  402d90:	bl	401ae0 <__errno_location@plt>
  402d94:	mov	w8, #0x22                  	// #34
  402d98:	str	w8, [x0]
  402d9c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402da0:	ldr	w0, [x8, #584]
  402da4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402da8:	add	x1, x1, #0x6fb
  402dac:	mov	x2, x20
  402db0:	mov	x3, x19
  402db4:	bl	401b20 <err@plt>
  402db8:	stp	x29, x30, [sp, #-32]!
  402dbc:	mov	w2, #0x10                  	// #16
  402dc0:	stp	x20, x19, [sp, #16]
  402dc4:	mov	x29, sp
  402dc8:	mov	x20, x1
  402dcc:	mov	x19, x0
  402dd0:	bl	402e18 <ferror@plt+0x12c8>
  402dd4:	lsr	x8, x0, #32
  402dd8:	cbnz	x8, 402de8 <ferror@plt+0x1298>
  402ddc:	ldp	x20, x19, [sp, #16]
  402de0:	ldp	x29, x30, [sp], #32
  402de4:	ret
  402de8:	bl	401ae0 <__errno_location@plt>
  402dec:	mov	w8, #0x22                  	// #34
  402df0:	str	w8, [x0]
  402df4:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402df8:	ldr	w0, [x8, #584]
  402dfc:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402e00:	add	x1, x1, #0x6fb
  402e04:	mov	x2, x20
  402e08:	mov	x3, x19
  402e0c:	bl	401b20 <err@plt>
  402e10:	mov	w2, #0xa                   	// #10
  402e14:	b	402e18 <ferror@plt+0x12c8>
  402e18:	sub	sp, sp, #0x40
  402e1c:	stp	x29, x30, [sp, #16]
  402e20:	stp	x22, x21, [sp, #32]
  402e24:	stp	x20, x19, [sp, #48]
  402e28:	add	x29, sp, #0x10
  402e2c:	mov	w21, w2
  402e30:	mov	x20, x1
  402e34:	mov	x19, x0
  402e38:	str	xzr, [sp, #8]
  402e3c:	bl	401ae0 <__errno_location@plt>
  402e40:	str	wzr, [x0]
  402e44:	cbz	x19, 402e9c <ferror@plt+0x134c>
  402e48:	ldrb	w8, [x19]
  402e4c:	cbz	w8, 402e9c <ferror@plt+0x134c>
  402e50:	mov	x22, x0
  402e54:	add	x1, sp, #0x8
  402e58:	mov	x0, x19
  402e5c:	mov	w2, w21
  402e60:	mov	w3, wzr
  402e64:	bl	4018b0 <__strtoul_internal@plt>
  402e68:	ldr	w8, [x22]
  402e6c:	cbnz	w8, 402eb8 <ferror@plt+0x1368>
  402e70:	ldr	x8, [sp, #8]
  402e74:	cmp	x8, x19
  402e78:	b.eq	402e9c <ferror@plt+0x134c>  // b.none
  402e7c:	cbz	x8, 402e88 <ferror@plt+0x1338>
  402e80:	ldrb	w8, [x8]
  402e84:	cbnz	w8, 402e9c <ferror@plt+0x134c>
  402e88:	ldp	x20, x19, [sp, #48]
  402e8c:	ldp	x22, x21, [sp, #32]
  402e90:	ldp	x29, x30, [sp, #16]
  402e94:	add	sp, sp, #0x40
  402e98:	ret
  402e9c:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402ea0:	ldr	w0, [x8, #584]
  402ea4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402ea8:	add	x1, x1, #0x6fb
  402eac:	mov	x2, x20
  402eb0:	mov	x3, x19
  402eb4:	bl	401aa0 <errx@plt>
  402eb8:	adrp	x9, 416000 <ferror@plt+0x144b0>
  402ebc:	ldr	w0, [x9, #584]
  402ec0:	cmp	w8, #0x22
  402ec4:	b.ne	402ea4 <ferror@plt+0x1354>  // b.any
  402ec8:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402ecc:	add	x1, x1, #0x6fb
  402ed0:	mov	x2, x20
  402ed4:	mov	x3, x19
  402ed8:	bl	401b20 <err@plt>
  402edc:	mov	w2, #0x10                  	// #16
  402ee0:	b	402e18 <ferror@plt+0x12c8>
  402ee4:	stp	x29, x30, [sp, #-48]!
  402ee8:	mov	x29, sp
  402eec:	str	x21, [sp, #16]
  402ef0:	stp	x20, x19, [sp, #32]
  402ef4:	mov	x20, x1
  402ef8:	mov	x19, x0
  402efc:	str	xzr, [x29, #24]
  402f00:	bl	401ae0 <__errno_location@plt>
  402f04:	str	wzr, [x0]
  402f08:	cbz	x19, 402f54 <ferror@plt+0x1404>
  402f0c:	ldrb	w8, [x19]
  402f10:	cbz	w8, 402f54 <ferror@plt+0x1404>
  402f14:	mov	x21, x0
  402f18:	add	x1, x29, #0x18
  402f1c:	mov	x0, x19
  402f20:	bl	401770 <strtod@plt>
  402f24:	ldr	w8, [x21]
  402f28:	cbnz	w8, 402f70 <ferror@plt+0x1420>
  402f2c:	ldr	x8, [x29, #24]
  402f30:	cmp	x8, x19
  402f34:	b.eq	402f54 <ferror@plt+0x1404>  // b.none
  402f38:	cbz	x8, 402f44 <ferror@plt+0x13f4>
  402f3c:	ldrb	w8, [x8]
  402f40:	cbnz	w8, 402f54 <ferror@plt+0x1404>
  402f44:	ldp	x20, x19, [sp, #32]
  402f48:	ldr	x21, [sp, #16]
  402f4c:	ldp	x29, x30, [sp], #48
  402f50:	ret
  402f54:	adrp	x8, 416000 <ferror@plt+0x144b0>
  402f58:	ldr	w0, [x8, #584]
  402f5c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402f60:	add	x1, x1, #0x6fb
  402f64:	mov	x2, x20
  402f68:	mov	x3, x19
  402f6c:	bl	401aa0 <errx@plt>
  402f70:	adrp	x9, 416000 <ferror@plt+0x144b0>
  402f74:	ldr	w0, [x9, #584]
  402f78:	cmp	w8, #0x22
  402f7c:	b.ne	402f5c <ferror@plt+0x140c>  // b.any
  402f80:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402f84:	add	x1, x1, #0x6fb
  402f88:	mov	x2, x20
  402f8c:	mov	x3, x19
  402f90:	bl	401b20 <err@plt>
  402f94:	stp	x29, x30, [sp, #-48]!
  402f98:	mov	x29, sp
  402f9c:	str	x21, [sp, #16]
  402fa0:	stp	x20, x19, [sp, #32]
  402fa4:	mov	x20, x1
  402fa8:	mov	x19, x0
  402fac:	str	xzr, [x29, #24]
  402fb0:	bl	401ae0 <__errno_location@plt>
  402fb4:	str	wzr, [x0]
  402fb8:	cbz	x19, 403008 <ferror@plt+0x14b8>
  402fbc:	ldrb	w8, [x19]
  402fc0:	cbz	w8, 403008 <ferror@plt+0x14b8>
  402fc4:	mov	x21, x0
  402fc8:	add	x1, x29, #0x18
  402fcc:	mov	w2, #0xa                   	// #10
  402fd0:	mov	x0, x19
  402fd4:	bl	4019b0 <strtol@plt>
  402fd8:	ldr	w8, [x21]
  402fdc:	cbnz	w8, 403024 <ferror@plt+0x14d4>
  402fe0:	ldr	x8, [x29, #24]
  402fe4:	cmp	x8, x19
  402fe8:	b.eq	403008 <ferror@plt+0x14b8>  // b.none
  402fec:	cbz	x8, 402ff8 <ferror@plt+0x14a8>
  402ff0:	ldrb	w8, [x8]
  402ff4:	cbnz	w8, 403008 <ferror@plt+0x14b8>
  402ff8:	ldp	x20, x19, [sp, #32]
  402ffc:	ldr	x21, [sp, #16]
  403000:	ldp	x29, x30, [sp], #48
  403004:	ret
  403008:	adrp	x8, 416000 <ferror@plt+0x144b0>
  40300c:	ldr	w0, [x8, #584]
  403010:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403014:	add	x1, x1, #0x6fb
  403018:	mov	x2, x20
  40301c:	mov	x3, x19
  403020:	bl	401aa0 <errx@plt>
  403024:	adrp	x9, 416000 <ferror@plt+0x144b0>
  403028:	ldr	w0, [x9, #584]
  40302c:	cmp	w8, #0x22
  403030:	b.ne	403010 <ferror@plt+0x14c0>  // b.any
  403034:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403038:	add	x1, x1, #0x6fb
  40303c:	mov	x2, x20
  403040:	mov	x3, x19
  403044:	bl	401b20 <err@plt>
  403048:	stp	x29, x30, [sp, #-48]!
  40304c:	mov	x29, sp
  403050:	str	x21, [sp, #16]
  403054:	stp	x20, x19, [sp, #32]
  403058:	mov	x20, x1
  40305c:	mov	x19, x0
  403060:	str	xzr, [x29, #24]
  403064:	bl	401ae0 <__errno_location@plt>
  403068:	str	wzr, [x0]
  40306c:	cbz	x19, 4030bc <ferror@plt+0x156c>
  403070:	ldrb	w8, [x19]
  403074:	cbz	w8, 4030bc <ferror@plt+0x156c>
  403078:	mov	x21, x0
  40307c:	add	x1, x29, #0x18
  403080:	mov	w2, #0xa                   	// #10
  403084:	mov	x0, x19
  403088:	bl	401710 <strtoul@plt>
  40308c:	ldr	w8, [x21]
  403090:	cbnz	w8, 4030d8 <ferror@plt+0x1588>
  403094:	ldr	x8, [x29, #24]
  403098:	cmp	x8, x19
  40309c:	b.eq	4030bc <ferror@plt+0x156c>  // b.none
  4030a0:	cbz	x8, 4030ac <ferror@plt+0x155c>
  4030a4:	ldrb	w8, [x8]
  4030a8:	cbnz	w8, 4030bc <ferror@plt+0x156c>
  4030ac:	ldp	x20, x19, [sp, #32]
  4030b0:	ldr	x21, [sp, #16]
  4030b4:	ldp	x29, x30, [sp], #48
  4030b8:	ret
  4030bc:	adrp	x8, 416000 <ferror@plt+0x144b0>
  4030c0:	ldr	w0, [x8, #584]
  4030c4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4030c8:	add	x1, x1, #0x6fb
  4030cc:	mov	x2, x20
  4030d0:	mov	x3, x19
  4030d4:	bl	401aa0 <errx@plt>
  4030d8:	adrp	x9, 416000 <ferror@plt+0x144b0>
  4030dc:	ldr	w0, [x9, #584]
  4030e0:	cmp	w8, #0x22
  4030e4:	b.ne	4030c4 <ferror@plt+0x1574>  // b.any
  4030e8:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4030ec:	add	x1, x1, #0x6fb
  4030f0:	mov	x2, x20
  4030f4:	mov	x3, x19
  4030f8:	bl	401b20 <err@plt>
  4030fc:	sub	sp, sp, #0x30
  403100:	stp	x20, x19, [sp, #32]
  403104:	mov	x20, x1
  403108:	add	x1, sp, #0x8
  40310c:	mov	x2, xzr
  403110:	stp	x29, x30, [sp, #16]
  403114:	add	x29, sp, #0x10
  403118:	mov	x19, x0
  40311c:	bl	402478 <ferror@plt+0x928>
  403120:	cbnz	w0, 403138 <ferror@plt+0x15e8>
  403124:	ldr	x0, [sp, #8]
  403128:	ldp	x20, x19, [sp, #32]
  40312c:	ldp	x29, x30, [sp, #16]
  403130:	add	sp, sp, #0x30
  403134:	ret
  403138:	bl	401ae0 <__errno_location@plt>
  40313c:	adrp	x9, 416000 <ferror@plt+0x144b0>
  403140:	ldr	w8, [x0]
  403144:	ldr	w0, [x9, #584]
  403148:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40314c:	add	x1, x1, #0x6fb
  403150:	mov	x2, x20
  403154:	mov	x3, x19
  403158:	cbnz	w8, 403160 <ferror@plt+0x1610>
  40315c:	bl	401aa0 <errx@plt>
  403160:	bl	401b20 <err@plt>
  403164:	stp	x29, x30, [sp, #-32]!
  403168:	str	x19, [sp, #16]
  40316c:	mov	x19, x1
  403170:	mov	x1, x2
  403174:	mov	x29, sp
  403178:	bl	402ee4 <ferror@plt+0x1394>
  40317c:	fcvtzs	x8, d0
  403180:	mov	x9, #0x848000000000        	// #145685290680320
  403184:	movk	x9, #0x412e, lsl #48
  403188:	scvtf	d1, x8
  40318c:	fmov	d2, x9
  403190:	fsub	d0, d0, d1
  403194:	fmul	d0, d0, d2
  403198:	fcvtzs	x9, d0
  40319c:	stp	x8, x9, [x19]
  4031a0:	ldr	x19, [sp, #16]
  4031a4:	ldp	x29, x30, [sp], #32
  4031a8:	ret
  4031ac:	and	w8, w0, #0xf000
  4031b0:	sub	w8, w8, #0x1, lsl #12
  4031b4:	lsr	w9, w8, #12
  4031b8:	cmp	w9, #0xb
  4031bc:	mov	w8, wzr
  4031c0:	b.hi	403214 <ferror@plt+0x16c4>  // b.pmore
  4031c4:	adrp	x10, 405000 <ferror@plt+0x34b0>
  4031c8:	add	x10, x10, #0x6dd
  4031cc:	adr	x11, 4031e0 <ferror@plt+0x1690>
  4031d0:	ldrb	w12, [x10, x9]
  4031d4:	add	x11, x11, x12, lsl #2
  4031d8:	mov	w9, #0x64                  	// #100
  4031dc:	br	x11
  4031e0:	mov	w9, #0x70                  	// #112
  4031e4:	b	40320c <ferror@plt+0x16bc>
  4031e8:	mov	w9, #0x63                  	// #99
  4031ec:	b	40320c <ferror@plt+0x16bc>
  4031f0:	mov	w9, #0x62                  	// #98
  4031f4:	b	40320c <ferror@plt+0x16bc>
  4031f8:	mov	w9, #0x6c                  	// #108
  4031fc:	b	40320c <ferror@plt+0x16bc>
  403200:	mov	w9, #0x73                  	// #115
  403204:	b	40320c <ferror@plt+0x16bc>
  403208:	mov	w9, #0x2d                  	// #45
  40320c:	mov	w8, #0x1                   	// #1
  403210:	strb	w9, [x1]
  403214:	tst	w0, #0x100
  403218:	mov	w9, #0x72                  	// #114
  40321c:	mov	w10, #0x2d                  	// #45
  403220:	add	x11, x1, x8
  403224:	mov	w12, #0x77                  	// #119
  403228:	csel	w17, w10, w9, eq  // eq = none
  40322c:	tst	w0, #0x80
  403230:	mov	w14, #0x53                  	// #83
  403234:	mov	w15, #0x73                  	// #115
  403238:	mov	w16, #0x78                  	// #120
  40323c:	strb	w17, [x11]
  403240:	csel	w17, w10, w12, eq  // eq = none
  403244:	tst	w0, #0x40
  403248:	orr	x13, x8, #0x2
  40324c:	strb	w17, [x11, #1]
  403250:	csel	w11, w15, w14, ne  // ne = any
  403254:	csel	w17, w16, w10, ne  // ne = any
  403258:	tst	w0, #0x800
  40325c:	csel	w11, w17, w11, eq  // eq = none
  403260:	add	x13, x13, x1
  403264:	tst	w0, #0x20
  403268:	strb	w11, [x13]
  40326c:	csel	w11, w10, w9, eq  // eq = none
  403270:	tst	w0, #0x10
  403274:	strb	w11, [x13, #1]
  403278:	csel	w11, w10, w12, eq  // eq = none
  40327c:	tst	w0, #0x8
  403280:	csel	w14, w15, w14, ne  // ne = any
  403284:	csel	w15, w16, w10, ne  // ne = any
  403288:	tst	w0, #0x400
  40328c:	orr	x8, x8, #0x6
  403290:	csel	w14, w15, w14, eq  // eq = none
  403294:	tst	w0, #0x4
  403298:	add	x8, x8, x1
  40329c:	csel	w9, w10, w9, eq  // eq = none
  4032a0:	tst	w0, #0x2
  4032a4:	mov	w17, #0x54                  	// #84
  4032a8:	strb	w11, [x13, #2]
  4032ac:	mov	w11, #0x74                  	// #116
  4032b0:	strb	w14, [x13, #3]
  4032b4:	strb	w9, [x8]
  4032b8:	csel	w9, w10, w12, eq  // eq = none
  4032bc:	tst	w0, #0x1
  4032c0:	strb	w9, [x8, #1]
  4032c4:	csel	w9, w11, w17, ne  // ne = any
  4032c8:	csel	w10, w16, w10, ne  // ne = any
  4032cc:	tst	w0, #0x200
  4032d0:	csel	w9, w10, w9, eq  // eq = none
  4032d4:	mov	x0, x1
  4032d8:	strb	w9, [x8, #2]
  4032dc:	strb	wzr, [x8, #3]
  4032e0:	ret
  4032e4:	sub	sp, sp, #0x50
  4032e8:	add	x8, sp, #0x8
  4032ec:	stp	x29, x30, [sp, #48]
  4032f0:	stp	x20, x19, [sp, #64]
  4032f4:	add	x29, sp, #0x30
  4032f8:	tbz	w0, #1, 403308 <ferror@plt+0x17b8>
  4032fc:	orr	x8, x8, #0x1
  403300:	mov	w9, #0x20                  	// #32
  403304:	strb	w9, [sp, #8]
  403308:	cmp	x1, #0x400
  40330c:	b.cs	403320 <ferror@plt+0x17d0>  // b.hs, b.nlast
  403310:	mov	w9, #0x42                  	// #66
  403314:	mov	w19, w1
  403318:	strh	w9, [x8]
  40331c:	b	403480 <ferror@plt+0x1930>
  403320:	cmp	x1, #0x100, lsl #12
  403324:	b.cs	403330 <ferror@plt+0x17e0>  // b.hs, b.nlast
  403328:	mov	w9, #0xa                   	// #10
  40332c:	b	403374 <ferror@plt+0x1824>
  403330:	lsr	x9, x1, #30
  403334:	cbnz	x9, 403340 <ferror@plt+0x17f0>
  403338:	mov	w9, #0x14                  	// #20
  40333c:	b	403374 <ferror@plt+0x1824>
  403340:	lsr	x9, x1, #40
  403344:	cbnz	x9, 403350 <ferror@plt+0x1800>
  403348:	mov	w9, #0x1e                  	// #30
  40334c:	b	403374 <ferror@plt+0x1824>
  403350:	lsr	x9, x1, #50
  403354:	cbnz	x9, 403360 <ferror@plt+0x1810>
  403358:	mov	w9, #0x28                  	// #40
  40335c:	b	403374 <ferror@plt+0x1824>
  403360:	lsr	x9, x1, #60
  403364:	mov	w10, #0x3c                  	// #60
  403368:	cmp	x9, #0x0
  40336c:	mov	w9, #0x32                  	// #50
  403370:	csel	w9, w9, w10, eq  // eq = none
  403374:	mov	w10, #0xcccd                	// #52429
  403378:	movk	w10, #0xcccc, lsl #16
  40337c:	adrp	x11, 405000 <ferror@plt+0x34b0>
  403380:	umull	x10, w9, w10
  403384:	add	x11, x11, #0x704
  403388:	lsr	x10, x10, #35
  40338c:	ldrb	w12, [x11, x10]
  403390:	mov	x10, #0xffffffffffffffff    	// #-1
  403394:	lsl	x10, x10, x9
  403398:	mov	x11, x8
  40339c:	lsr	x19, x1, x9
  4033a0:	bic	x10, x1, x10
  4033a4:	strb	w12, [x11], #1
  4033a8:	tbz	w0, #0, 4033c0 <ferror@plt+0x1870>
  4033ac:	cmp	w9, #0xa
  4033b0:	b.cc	4033c0 <ferror@plt+0x1870>  // b.lo, b.ul, b.last
  4033b4:	mov	w11, #0x4269                	// #17001
  4033b8:	sturh	w11, [x8, #1]
  4033bc:	add	x11, x8, #0x3
  4033c0:	strb	wzr, [x11]
  4033c4:	cbz	x10, 403480 <ferror@plt+0x1930>
  4033c8:	sub	w8, w9, #0xa
  4033cc:	lsr	x8, x10, x8
  4033d0:	tbnz	w0, #2, 4033e8 <ferror@plt+0x1898>
  4033d4:	sub	x9, x8, #0x3b6
  4033d8:	cmp	x9, #0x64
  4033dc:	b.cs	40345c <ferror@plt+0x190c>  // b.hs, b.nlast
  4033e0:	add	w19, w19, #0x1
  4033e4:	b	403480 <ferror@plt+0x1930>
  4033e8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4033ec:	add	x8, x8, #0x5
  4033f0:	movk	x9, #0xcccd
  4033f4:	umulh	x10, x8, x9
  4033f8:	lsr	x20, x10, #3
  4033fc:	mul	x9, x20, x9
  403400:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403404:	ror	x9, x9, #1
  403408:	movk	x10, #0x1999, lsl #48
  40340c:	cmp	x9, x10
  403410:	b.ls	403460 <ferror@plt+0x1910>  // b.plast
  403414:	cbz	x20, 403480 <ferror@plt+0x1930>
  403418:	bl	4017e0 <localeconv@plt>
  40341c:	cbz	x0, 403430 <ferror@plt+0x18e0>
  403420:	ldr	x4, [x0]
  403424:	cbz	x4, 403430 <ferror@plt+0x18e0>
  403428:	ldrb	w8, [x4]
  40342c:	cbnz	w8, 403438 <ferror@plt+0x18e8>
  403430:	adrp	x4, 405000 <ferror@plt+0x34b0>
  403434:	add	x4, x4, #0x70c
  403438:	adrp	x2, 405000 <ferror@plt+0x34b0>
  40343c:	add	x2, x2, #0x70e
  403440:	add	x0, sp, #0x10
  403444:	add	x6, sp, #0x8
  403448:	mov	w1, #0x20                  	// #32
  40344c:	mov	w3, w19
  403450:	mov	x5, x20
  403454:	bl	4017d0 <snprintf@plt>
  403458:	b	40349c <ferror@plt+0x194c>
  40345c:	add	x8, x8, #0x32
  403460:	mov	x9, #0xf5c3                	// #62915
  403464:	movk	x9, #0x5c28, lsl #16
  403468:	movk	x9, #0xc28f, lsl #32
  40346c:	lsr	x8, x8, #2
  403470:	movk	x9, #0x28f5, lsl #48
  403474:	umulh	x8, x8, x9
  403478:	lsr	x20, x8, #2
  40347c:	cbnz	x20, 403418 <ferror@plt+0x18c8>
  403480:	adrp	x2, 405000 <ferror@plt+0x34b0>
  403484:	add	x2, x2, #0x718
  403488:	add	x0, sp, #0x10
  40348c:	add	x4, sp, #0x8
  403490:	mov	w1, #0x20                  	// #32
  403494:	mov	w3, w19
  403498:	bl	4017d0 <snprintf@plt>
  40349c:	add	x0, sp, #0x10
  4034a0:	bl	4018e0 <strdup@plt>
  4034a4:	ldp	x20, x19, [sp, #64]
  4034a8:	ldp	x29, x30, [sp, #48]
  4034ac:	add	sp, sp, #0x50
  4034b0:	ret
  4034b4:	stp	x29, x30, [sp, #-64]!
  4034b8:	stp	x24, x23, [sp, #16]
  4034bc:	stp	x22, x21, [sp, #32]
  4034c0:	stp	x20, x19, [sp, #48]
  4034c4:	mov	x29, sp
  4034c8:	cbz	x0, 403584 <ferror@plt+0x1a34>
  4034cc:	mov	x19, x3
  4034d0:	mov	x9, x0
  4034d4:	mov	w0, #0xffffffff            	// #-1
  4034d8:	cbz	x3, 403588 <ferror@plt+0x1a38>
  4034dc:	mov	x20, x2
  4034e0:	cbz	x2, 403588 <ferror@plt+0x1a38>
  4034e4:	mov	x21, x1
  4034e8:	cbz	x1, 403588 <ferror@plt+0x1a38>
  4034ec:	ldrb	w10, [x9]
  4034f0:	cbz	w10, 403588 <ferror@plt+0x1a38>
  4034f4:	mov	x23, xzr
  4034f8:	mov	x8, xzr
  4034fc:	add	x22, x9, #0x1
  403500:	b	403514 <ferror@plt+0x19c4>
  403504:	mov	x0, x23
  403508:	add	x22, x22, #0x1
  40350c:	mov	x23, x0
  403510:	cbz	w10, 403588 <ferror@plt+0x1a38>
  403514:	cmp	x23, x20
  403518:	b.cs	40359c <ferror@plt+0x1a4c>  // b.hs, b.nlast
  40351c:	and	w11, w10, #0xff
  403520:	ldrb	w10, [x22]
  403524:	sub	x9, x22, #0x1
  403528:	cmp	x8, #0x0
  40352c:	csel	x8, x9, x8, eq  // eq = none
  403530:	cmp	w11, #0x2c
  403534:	csel	x9, x9, xzr, eq  // eq = none
  403538:	cmp	w10, #0x0
  40353c:	csel	x24, x22, x9, eq  // eq = none
  403540:	cbz	x8, 403504 <ferror@plt+0x19b4>
  403544:	cbz	x24, 403504 <ferror@plt+0x19b4>
  403548:	subs	x1, x24, x8
  40354c:	b.ls	403584 <ferror@plt+0x1a34>  // b.plast
  403550:	mov	x0, x8
  403554:	blr	x19
  403558:	cmn	w0, #0x1
  40355c:	b.eq	403584 <ferror@plt+0x1a34>  // b.none
  403560:	str	w0, [x21, x23, lsl #2]
  403564:	ldrb	w8, [x24]
  403568:	add	x0, x23, #0x1
  40356c:	cbz	w8, 403588 <ferror@plt+0x1a38>
  403570:	ldrb	w10, [x22], #1
  403574:	mov	x8, xzr
  403578:	mov	x23, x0
  40357c:	cbnz	w10, 403514 <ferror@plt+0x19c4>
  403580:	b	403588 <ferror@plt+0x1a38>
  403584:	mov	w0, #0xffffffff            	// #-1
  403588:	ldp	x20, x19, [sp, #48]
  40358c:	ldp	x22, x21, [sp, #32]
  403590:	ldp	x24, x23, [sp, #16]
  403594:	ldp	x29, x30, [sp], #64
  403598:	ret
  40359c:	mov	w0, #0xfffffffe            	// #-2
  4035a0:	b	403588 <ferror@plt+0x1a38>
  4035a4:	stp	x29, x30, [sp, #-80]!
  4035a8:	str	x25, [sp, #16]
  4035ac:	stp	x24, x23, [sp, #32]
  4035b0:	stp	x22, x21, [sp, #48]
  4035b4:	stp	x20, x19, [sp, #64]
  4035b8:	mov	x29, sp
  4035bc:	cbz	x0, 4035e4 <ferror@plt+0x1a94>
  4035c0:	mov	x19, x3
  4035c4:	mov	x9, x0
  4035c8:	mov	w0, #0xffffffff            	// #-1
  4035cc:	cbz	x3, 4035e8 <ferror@plt+0x1a98>
  4035d0:	ldrb	w8, [x9]
  4035d4:	cbz	w8, 4035e8 <ferror@plt+0x1a98>
  4035d8:	ldr	x11, [x19]
  4035dc:	cmp	x11, x2
  4035e0:	b.ls	403600 <ferror@plt+0x1ab0>  // b.plast
  4035e4:	mov	w0, #0xffffffff            	// #-1
  4035e8:	ldp	x20, x19, [sp, #64]
  4035ec:	ldp	x22, x21, [sp, #48]
  4035f0:	ldp	x24, x23, [sp, #32]
  4035f4:	ldr	x25, [sp, #16]
  4035f8:	ldp	x29, x30, [sp], #80
  4035fc:	ret
  403600:	mov	x20, x4
  403604:	cmp	w8, #0x2b
  403608:	b.ne	403614 <ferror@plt+0x1ac4>  // b.any
  40360c:	add	x9, x9, #0x1
  403610:	b	40361c <ferror@plt+0x1acc>
  403614:	mov	x11, xzr
  403618:	str	xzr, [x19]
  40361c:	mov	w0, #0xffffffff            	// #-1
  403620:	cbz	x20, 4035e8 <ferror@plt+0x1a98>
  403624:	sub	x21, x2, x11
  403628:	cbz	x21, 4035e8 <ferror@plt+0x1a98>
  40362c:	cbz	x1, 4035e8 <ferror@plt+0x1a98>
  403630:	ldrb	w10, [x9]
  403634:	cbz	w10, 4035e8 <ferror@plt+0x1a98>
  403638:	mov	x24, xzr
  40363c:	mov	x8, xzr
  403640:	add	x22, x1, x11, lsl #2
  403644:	add	x23, x9, #0x1
  403648:	b	40365c <ferror@plt+0x1b0c>
  40364c:	mov	x0, x24
  403650:	add	x23, x23, #0x1
  403654:	mov	x24, x0
  403658:	cbz	w10, 4036c8 <ferror@plt+0x1b78>
  40365c:	cmp	x24, x21
  403660:	b.cs	4036e0 <ferror@plt+0x1b90>  // b.hs, b.nlast
  403664:	and	w11, w10, #0xff
  403668:	ldrb	w10, [x23]
  40366c:	sub	x9, x23, #0x1
  403670:	cmp	x8, #0x0
  403674:	csel	x8, x9, x8, eq  // eq = none
  403678:	cmp	w11, #0x2c
  40367c:	csel	x9, x9, xzr, eq  // eq = none
  403680:	cmp	w10, #0x0
  403684:	csel	x25, x23, x9, eq  // eq = none
  403688:	cbz	x8, 40364c <ferror@plt+0x1afc>
  40368c:	cbz	x25, 40364c <ferror@plt+0x1afc>
  403690:	subs	x1, x25, x8
  403694:	b.ls	4035e4 <ferror@plt+0x1a94>  // b.plast
  403698:	mov	x0, x8
  40369c:	blr	x20
  4036a0:	cmn	w0, #0x1
  4036a4:	b.eq	4035e4 <ferror@plt+0x1a94>  // b.none
  4036a8:	str	w0, [x22, x24, lsl #2]
  4036ac:	ldrb	w8, [x25]
  4036b0:	add	x0, x24, #0x1
  4036b4:	cbz	w8, 4036c8 <ferror@plt+0x1b78>
  4036b8:	ldrb	w10, [x23], #1
  4036bc:	mov	x8, xzr
  4036c0:	mov	x24, x0
  4036c4:	cbnz	w10, 40365c <ferror@plt+0x1b0c>
  4036c8:	cmp	w0, #0x1
  4036cc:	b.lt	4035e8 <ferror@plt+0x1a98>  // b.tstop
  4036d0:	ldr	x8, [x19]
  4036d4:	add	x8, x8, w0, uxtw
  4036d8:	str	x8, [x19]
  4036dc:	b	4035e8 <ferror@plt+0x1a98>
  4036e0:	mov	w0, #0xfffffffe            	// #-2
  4036e4:	b	4035e8 <ferror@plt+0x1a98>
  4036e8:	stp	x29, x30, [sp, #-64]!
  4036ec:	mov	x8, x0
  4036f0:	mov	w0, #0xffffffea            	// #-22
  4036f4:	str	x23, [sp, #16]
  4036f8:	stp	x22, x21, [sp, #32]
  4036fc:	stp	x20, x19, [sp, #48]
  403700:	mov	x29, sp
  403704:	cbz	x1, 4037ac <ferror@plt+0x1c5c>
  403708:	cbz	x8, 4037ac <ferror@plt+0x1c5c>
  40370c:	mov	x19, x2
  403710:	cbz	x2, 4037ac <ferror@plt+0x1c5c>
  403714:	ldrb	w9, [x8]
  403718:	cbz	w9, 4037a8 <ferror@plt+0x1c58>
  40371c:	mov	x20, x1
  403720:	mov	x0, xzr
  403724:	add	x21, x8, #0x1
  403728:	mov	w22, #0x1                   	// #1
  40372c:	b	403738 <ferror@plt+0x1be8>
  403730:	add	x21, x21, #0x1
  403734:	cbz	w9, 4037a8 <ferror@plt+0x1c58>
  403738:	mov	x8, x21
  40373c:	ldrb	w10, [x8], #-1
  403740:	and	w9, w9, #0xff
  403744:	cmp	x0, #0x0
  403748:	csel	x0, x8, x0, eq  // eq = none
  40374c:	cmp	w9, #0x2c
  403750:	csel	x8, x8, xzr, eq  // eq = none
  403754:	cmp	w10, #0x0
  403758:	mov	w9, w10
  40375c:	csel	x23, x21, x8, eq  // eq = none
  403760:	cbz	x0, 403730 <ferror@plt+0x1be0>
  403764:	cbz	x23, 403730 <ferror@plt+0x1be0>
  403768:	subs	x1, x23, x0
  40376c:	b.ls	4037c0 <ferror@plt+0x1c70>  // b.plast
  403770:	blr	x19
  403774:	tbnz	w0, #31, 4037ac <ferror@plt+0x1c5c>
  403778:	mov	w8, w0
  40377c:	lsr	x8, x8, #3
  403780:	ldrb	w9, [x20, x8]
  403784:	and	w10, w0, #0x7
  403788:	lsl	w10, w22, w10
  40378c:	orr	w9, w9, w10
  403790:	strb	w9, [x20, x8]
  403794:	ldrb	w8, [x23]
  403798:	cbz	w8, 4037a8 <ferror@plt+0x1c58>
  40379c:	ldrb	w9, [x21]
  4037a0:	mov	x0, xzr
  4037a4:	b	403730 <ferror@plt+0x1be0>
  4037a8:	mov	w0, wzr
  4037ac:	ldp	x20, x19, [sp, #48]
  4037b0:	ldp	x22, x21, [sp, #32]
  4037b4:	ldr	x23, [sp, #16]
  4037b8:	ldp	x29, x30, [sp], #64
  4037bc:	ret
  4037c0:	mov	w0, #0xffffffff            	// #-1
  4037c4:	b	4037ac <ferror@plt+0x1c5c>
  4037c8:	stp	x29, x30, [sp, #-48]!
  4037cc:	mov	x8, x0
  4037d0:	mov	w0, #0xffffffea            	// #-22
  4037d4:	stp	x22, x21, [sp, #16]
  4037d8:	stp	x20, x19, [sp, #32]
  4037dc:	mov	x29, sp
  4037e0:	cbz	x1, 403874 <ferror@plt+0x1d24>
  4037e4:	cbz	x8, 403874 <ferror@plt+0x1d24>
  4037e8:	mov	x19, x2
  4037ec:	cbz	x2, 403874 <ferror@plt+0x1d24>
  4037f0:	ldrb	w9, [x8]
  4037f4:	cbz	w9, 403870 <ferror@plt+0x1d20>
  4037f8:	mov	x20, x1
  4037fc:	mov	x0, xzr
  403800:	add	x21, x8, #0x1
  403804:	b	403810 <ferror@plt+0x1cc0>
  403808:	add	x21, x21, #0x1
  40380c:	cbz	w9, 403870 <ferror@plt+0x1d20>
  403810:	mov	x8, x21
  403814:	ldrb	w10, [x8], #-1
  403818:	and	w9, w9, #0xff
  40381c:	cmp	x0, #0x0
  403820:	csel	x0, x8, x0, eq  // eq = none
  403824:	cmp	w9, #0x2c
  403828:	csel	x8, x8, xzr, eq  // eq = none
  40382c:	cmp	w10, #0x0
  403830:	mov	w9, w10
  403834:	csel	x22, x21, x8, eq  // eq = none
  403838:	cbz	x0, 403808 <ferror@plt+0x1cb8>
  40383c:	cbz	x22, 403808 <ferror@plt+0x1cb8>
  403840:	subs	x1, x22, x0
  403844:	b.ls	403884 <ferror@plt+0x1d34>  // b.plast
  403848:	blr	x19
  40384c:	tbnz	x0, #63, 403874 <ferror@plt+0x1d24>
  403850:	ldr	x8, [x20]
  403854:	orr	x8, x8, x0
  403858:	str	x8, [x20]
  40385c:	ldrb	w8, [x22]
  403860:	cbz	w8, 403870 <ferror@plt+0x1d20>
  403864:	ldrb	w9, [x21]
  403868:	mov	x0, xzr
  40386c:	b	403808 <ferror@plt+0x1cb8>
  403870:	mov	w0, wzr
  403874:	ldp	x20, x19, [sp, #32]
  403878:	ldp	x22, x21, [sp, #16]
  40387c:	ldp	x29, x30, [sp], #48
  403880:	ret
  403884:	mov	w0, #0xffffffff            	// #-1
  403888:	ldp	x20, x19, [sp, #32]
  40388c:	ldp	x22, x21, [sp, #16]
  403890:	ldp	x29, x30, [sp], #48
  403894:	ret
  403898:	stp	x29, x30, [sp, #-64]!
  40389c:	mov	x29, sp
  4038a0:	str	x23, [sp, #16]
  4038a4:	stp	x22, x21, [sp, #32]
  4038a8:	stp	x20, x19, [sp, #48]
  4038ac:	str	xzr, [x29, #24]
  4038b0:	cbz	x0, 403988 <ferror@plt+0x1e38>
  4038b4:	mov	w21, w3
  4038b8:	mov	x19, x2
  4038bc:	mov	x23, x1
  4038c0:	mov	x22, x0
  4038c4:	str	w3, [x1]
  4038c8:	str	w3, [x2]
  4038cc:	bl	401ae0 <__errno_location@plt>
  4038d0:	str	wzr, [x0]
  4038d4:	ldrb	w8, [x22]
  4038d8:	mov	x20, x0
  4038dc:	cmp	w8, #0x3a
  4038e0:	b.ne	4038ec <ferror@plt+0x1d9c>  // b.any
  4038e4:	add	x21, x22, #0x1
  4038e8:	b	403948 <ferror@plt+0x1df8>
  4038ec:	add	x1, x29, #0x18
  4038f0:	mov	w2, #0xa                   	// #10
  4038f4:	mov	x0, x22
  4038f8:	bl	4019b0 <strtol@plt>
  4038fc:	str	w0, [x23]
  403900:	str	w0, [x19]
  403904:	ldr	x8, [x29, #24]
  403908:	mov	w0, #0xffffffff            	// #-1
  40390c:	cmp	x8, x22
  403910:	b.eq	403988 <ferror@plt+0x1e38>  // b.none
  403914:	ldr	w9, [x20]
  403918:	cbnz	w9, 403988 <ferror@plt+0x1e38>
  40391c:	cbz	x8, 403988 <ferror@plt+0x1e38>
  403920:	ldrb	w9, [x8]
  403924:	cmp	w9, #0x2d
  403928:	b.eq	40393c <ferror@plt+0x1dec>  // b.none
  40392c:	cmp	w9, #0x3a
  403930:	b.ne	403984 <ferror@plt+0x1e34>  // b.any
  403934:	ldrb	w9, [x8, #1]
  403938:	cbz	w9, 40399c <ferror@plt+0x1e4c>
  40393c:	add	x21, x8, #0x1
  403940:	str	xzr, [x29, #24]
  403944:	str	wzr, [x20]
  403948:	add	x1, x29, #0x18
  40394c:	mov	w2, #0xa                   	// #10
  403950:	mov	x0, x21
  403954:	bl	4019b0 <strtol@plt>
  403958:	str	w0, [x19]
  40395c:	ldr	w8, [x20]
  403960:	mov	w0, #0xffffffff            	// #-1
  403964:	cbnz	w8, 403988 <ferror@plt+0x1e38>
  403968:	ldr	x8, [x29, #24]
  40396c:	cbz	x8, 403988 <ferror@plt+0x1e38>
  403970:	cmp	x8, x21
  403974:	mov	w0, #0xffffffff            	// #-1
  403978:	b.eq	403988 <ferror@plt+0x1e38>  // b.none
  40397c:	ldrb	w8, [x8]
  403980:	cbnz	w8, 403988 <ferror@plt+0x1e38>
  403984:	mov	w0, wzr
  403988:	ldp	x20, x19, [sp, #48]
  40398c:	ldp	x22, x21, [sp, #32]
  403990:	ldr	x23, [sp, #16]
  403994:	ldp	x29, x30, [sp], #64
  403998:	ret
  40399c:	str	w21, [x19]
  4039a0:	b	403984 <ferror@plt+0x1e34>
  4039a4:	stp	x29, x30, [sp, #-48]!
  4039a8:	mov	w8, wzr
  4039ac:	str	x21, [sp, #16]
  4039b0:	stp	x20, x19, [sp, #32]
  4039b4:	mov	x29, sp
  4039b8:	cbz	x1, 403aec <ferror@plt+0x1f9c>
  4039bc:	cbz	x0, 403aec <ferror@plt+0x1f9c>
  4039c0:	ldrb	w8, [x0]
  4039c4:	and	w8, w8, #0xff
  4039c8:	cmp	w8, #0x2f
  4039cc:	mov	x19, x0
  4039d0:	b.ne	4039ec <ferror@plt+0x1e9c>  // b.any
  4039d4:	mov	x0, x19
  4039d8:	ldrb	w8, [x0, #1]!
  4039dc:	cmp	w8, #0x2f
  4039e0:	mov	w8, #0x2f                  	// #47
  4039e4:	b.eq	4039c4 <ferror@plt+0x1e74>  // b.none
  4039e8:	b	4039fc <ferror@plt+0x1eac>
  4039ec:	cbnz	w8, 4039fc <ferror@plt+0x1eac>
  4039f0:	mov	x20, xzr
  4039f4:	mov	x19, xzr
  4039f8:	b	403a1c <ferror@plt+0x1ecc>
  4039fc:	mov	w20, #0x1                   	// #1
  403a00:	ldrb	w8, [x19, x20]
  403a04:	cbz	w8, 403a1c <ferror@plt+0x1ecc>
  403a08:	cmp	w8, #0x2f
  403a0c:	b.eq	403a1c <ferror@plt+0x1ecc>  // b.none
  403a10:	add	x20, x20, #0x1
  403a14:	ldrb	w8, [x19, x20]
  403a18:	cbnz	w8, 403a08 <ferror@plt+0x1eb8>
  403a1c:	ldrb	w8, [x1]
  403a20:	and	w8, w8, #0xff
  403a24:	cmp	w8, #0x2f
  403a28:	mov	x21, x1
  403a2c:	b.ne	403a48 <ferror@plt+0x1ef8>  // b.any
  403a30:	mov	x1, x21
  403a34:	ldrb	w8, [x1, #1]!
  403a38:	cmp	w8, #0x2f
  403a3c:	mov	w8, #0x2f                  	// #47
  403a40:	b.eq	403a20 <ferror@plt+0x1ed0>  // b.none
  403a44:	b	403a58 <ferror@plt+0x1f08>
  403a48:	cbnz	w8, 403a58 <ferror@plt+0x1f08>
  403a4c:	mov	x8, xzr
  403a50:	mov	x21, xzr
  403a54:	b	403a78 <ferror@plt+0x1f28>
  403a58:	mov	w8, #0x1                   	// #1
  403a5c:	ldrb	w9, [x21, x8]
  403a60:	cbz	w9, 403a78 <ferror@plt+0x1f28>
  403a64:	cmp	w9, #0x2f
  403a68:	b.eq	403a78 <ferror@plt+0x1f28>  // b.none
  403a6c:	add	x8, x8, #0x1
  403a70:	ldrb	w9, [x21, x8]
  403a74:	cbnz	w9, 403a64 <ferror@plt+0x1f14>
  403a78:	add	x9, x8, x20
  403a7c:	cmp	x9, #0x1
  403a80:	b.eq	403a8c <ferror@plt+0x1f3c>  // b.none
  403a84:	cbnz	x9, 403aac <ferror@plt+0x1f5c>
  403a88:	b	403ae0 <ferror@plt+0x1f90>
  403a8c:	cbz	x19, 403a9c <ferror@plt+0x1f4c>
  403a90:	ldrb	w9, [x19]
  403a94:	cmp	w9, #0x2f
  403a98:	b.eq	403ae0 <ferror@plt+0x1f90>  // b.none
  403a9c:	cbz	x21, 403ae8 <ferror@plt+0x1f98>
  403aa0:	ldrb	w9, [x21]
  403aa4:	cmp	w9, #0x2f
  403aa8:	b.eq	403ae0 <ferror@plt+0x1f90>  // b.none
  403aac:	cmp	x20, x8
  403ab0:	mov	w8, wzr
  403ab4:	b.ne	403aec <ferror@plt+0x1f9c>  // b.any
  403ab8:	cbz	x19, 403aec <ferror@plt+0x1f9c>
  403abc:	cbz	x21, 403aec <ferror@plt+0x1f9c>
  403ac0:	mov	x0, x19
  403ac4:	mov	x1, x21
  403ac8:	mov	x2, x20
  403acc:	bl	401850 <strncmp@plt>
  403ad0:	cbnz	w0, 403ae8 <ferror@plt+0x1f98>
  403ad4:	add	x0, x19, x20
  403ad8:	add	x1, x21, x20
  403adc:	b	4039c0 <ferror@plt+0x1e70>
  403ae0:	mov	w8, #0x1                   	// #1
  403ae4:	b	403aec <ferror@plt+0x1f9c>
  403ae8:	mov	w8, wzr
  403aec:	ldp	x20, x19, [sp, #32]
  403af0:	ldr	x21, [sp, #16]
  403af4:	mov	w0, w8
  403af8:	ldp	x29, x30, [sp], #48
  403afc:	ret
  403b00:	stp	x29, x30, [sp, #-64]!
  403b04:	orr	x8, x0, x1
  403b08:	stp	x24, x23, [sp, #16]
  403b0c:	stp	x22, x21, [sp, #32]
  403b10:	stp	x20, x19, [sp, #48]
  403b14:	mov	x29, sp
  403b18:	cbz	x8, 403b4c <ferror@plt+0x1ffc>
  403b1c:	mov	x19, x1
  403b20:	mov	x21, x0
  403b24:	mov	x20, x2
  403b28:	cbz	x0, 403b68 <ferror@plt+0x2018>
  403b2c:	cbz	x19, 403b84 <ferror@plt+0x2034>
  403b30:	mov	x0, x21
  403b34:	bl	401720 <strlen@plt>
  403b38:	mvn	x8, x0
  403b3c:	cmp	x8, x20
  403b40:	b.cs	403b8c <ferror@plt+0x203c>  // b.hs, b.nlast
  403b44:	mov	x22, xzr
  403b48:	b	403bc8 <ferror@plt+0x2078>
  403b4c:	adrp	x0, 405000 <ferror@plt+0x34b0>
  403b50:	add	x0, x0, #0x2f4
  403b54:	ldp	x20, x19, [sp, #48]
  403b58:	ldp	x22, x21, [sp, #32]
  403b5c:	ldp	x24, x23, [sp, #16]
  403b60:	ldp	x29, x30, [sp], #64
  403b64:	b	4018e0 <strdup@plt>
  403b68:	mov	x0, x19
  403b6c:	mov	x1, x20
  403b70:	ldp	x20, x19, [sp, #48]
  403b74:	ldp	x22, x21, [sp, #32]
  403b78:	ldp	x24, x23, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #64
  403b80:	b	401a00 <strndup@plt>
  403b84:	mov	x0, x21
  403b88:	b	403b54 <ferror@plt+0x2004>
  403b8c:	add	x24, x0, x20
  403b90:	mov	x23, x0
  403b94:	add	x0, x24, #0x1
  403b98:	bl	401820 <malloc@plt>
  403b9c:	mov	x22, x0
  403ba0:	cbz	x0, 403bc8 <ferror@plt+0x2078>
  403ba4:	mov	x0, x22
  403ba8:	mov	x1, x21
  403bac:	mov	x2, x23
  403bb0:	bl	4016f0 <memcpy@plt>
  403bb4:	add	x0, x22, x23
  403bb8:	mov	x1, x19
  403bbc:	mov	x2, x20
  403bc0:	bl	4016f0 <memcpy@plt>
  403bc4:	strb	wzr, [x22, x24]
  403bc8:	mov	x0, x22
  403bcc:	ldp	x20, x19, [sp, #48]
  403bd0:	ldp	x22, x21, [sp, #32]
  403bd4:	ldp	x24, x23, [sp, #16]
  403bd8:	ldp	x29, x30, [sp], #64
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-64]!
  403be4:	stp	x20, x19, [sp, #48]
  403be8:	mov	x20, x0
  403bec:	stp	x24, x23, [sp, #16]
  403bf0:	stp	x22, x21, [sp, #32]
  403bf4:	mov	x29, sp
  403bf8:	cbz	x1, 403c2c <ferror@plt+0x20dc>
  403bfc:	mov	x0, x1
  403c00:	mov	x19, x1
  403c04:	bl	401720 <strlen@plt>
  403c08:	mov	x21, x0
  403c0c:	cbz	x20, 403c38 <ferror@plt+0x20e8>
  403c10:	mov	x0, x20
  403c14:	bl	401720 <strlen@plt>
  403c18:	mvn	x8, x0
  403c1c:	cmp	x21, x8
  403c20:	b.ls	403c54 <ferror@plt+0x2104>  // b.plast
  403c24:	mov	x22, xzr
  403c28:	b	403c90 <ferror@plt+0x2140>
  403c2c:	cbz	x20, 403ca8 <ferror@plt+0x2158>
  403c30:	mov	x0, x20
  403c34:	b	403cb0 <ferror@plt+0x2160>
  403c38:	mov	x0, x19
  403c3c:	mov	x1, x21
  403c40:	ldp	x20, x19, [sp, #48]
  403c44:	ldp	x22, x21, [sp, #32]
  403c48:	ldp	x24, x23, [sp, #16]
  403c4c:	ldp	x29, x30, [sp], #64
  403c50:	b	401a00 <strndup@plt>
  403c54:	add	x24, x0, x21
  403c58:	mov	x23, x0
  403c5c:	add	x0, x24, #0x1
  403c60:	bl	401820 <malloc@plt>
  403c64:	mov	x22, x0
  403c68:	cbz	x0, 403c90 <ferror@plt+0x2140>
  403c6c:	mov	x0, x22
  403c70:	mov	x1, x20
  403c74:	mov	x2, x23
  403c78:	bl	4016f0 <memcpy@plt>
  403c7c:	add	x0, x22, x23
  403c80:	mov	x1, x19
  403c84:	mov	x2, x21
  403c88:	bl	4016f0 <memcpy@plt>
  403c8c:	strb	wzr, [x22, x24]
  403c90:	mov	x0, x22
  403c94:	ldp	x20, x19, [sp, #48]
  403c98:	ldp	x22, x21, [sp, #32]
  403c9c:	ldp	x24, x23, [sp, #16]
  403ca0:	ldp	x29, x30, [sp], #64
  403ca4:	ret
  403ca8:	adrp	x0, 405000 <ferror@plt+0x34b0>
  403cac:	add	x0, x0, #0x2f4
  403cb0:	ldp	x20, x19, [sp, #48]
  403cb4:	ldp	x22, x21, [sp, #32]
  403cb8:	ldp	x24, x23, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #64
  403cc0:	b	4018e0 <strdup@plt>
  403cc4:	sub	sp, sp, #0x140
  403cc8:	stp	x29, x30, [sp, #240]
  403ccc:	add	x29, sp, #0xf0
  403cd0:	sub	x9, x29, #0x70
  403cd4:	mov	x10, sp
  403cd8:	mov	x11, #0xffffffffffffffd0    	// #-48
  403cdc:	add	x8, x29, #0x50
  403ce0:	movk	x11, #0xff80, lsl #32
  403ce4:	add	x9, x9, #0x30
  403ce8:	add	x10, x10, #0x80
  403cec:	stp	x8, x9, [x29, #-32]
  403cf0:	stp	x10, x11, [x29, #-16]
  403cf4:	stp	x2, x3, [x29, #-112]
  403cf8:	stp	x4, x5, [x29, #-96]
  403cfc:	stp	x6, x7, [x29, #-80]
  403d00:	stp	q1, q2, [sp, #16]
  403d04:	str	q0, [sp]
  403d08:	ldp	q0, q1, [x29, #-32]
  403d0c:	stp	x20, x19, [sp, #304]
  403d10:	mov	x19, x0
  403d14:	add	x0, x29, #0x18
  403d18:	sub	x2, x29, #0x40
  403d1c:	str	x28, [sp, #256]
  403d20:	stp	x24, x23, [sp, #272]
  403d24:	stp	x22, x21, [sp, #288]
  403d28:	stp	q3, q4, [sp, #48]
  403d2c:	stp	q5, q6, [sp, #80]
  403d30:	str	q7, [sp, #112]
  403d34:	stp	q0, q1, [x29, #-64]
  403d38:	bl	4019f0 <vasprintf@plt>
  403d3c:	tbnz	w0, #31, 403d74 <ferror@plt+0x2224>
  403d40:	ldr	x21, [x29, #24]
  403d44:	orr	x8, x19, x21
  403d48:	cbz	x8, 403d7c <ferror@plt+0x222c>
  403d4c:	mov	w22, w0
  403d50:	cbz	x19, 403d90 <ferror@plt+0x2240>
  403d54:	cbz	x21, 403da4 <ferror@plt+0x2254>
  403d58:	mov	x0, x19
  403d5c:	bl	401720 <strlen@plt>
  403d60:	mvn	x8, x0
  403d64:	cmp	x8, x22
  403d68:	b.cs	403dac <ferror@plt+0x225c>  // b.hs, b.nlast
  403d6c:	mov	x20, xzr
  403d70:	b	403de8 <ferror@plt+0x2298>
  403d74:	mov	x20, xzr
  403d78:	b	403df0 <ferror@plt+0x22a0>
  403d7c:	adrp	x0, 405000 <ferror@plt+0x34b0>
  403d80:	add	x0, x0, #0x2f4
  403d84:	bl	4018e0 <strdup@plt>
  403d88:	mov	x20, x0
  403d8c:	b	403de8 <ferror@plt+0x2298>
  403d90:	mov	x0, x21
  403d94:	mov	x1, x22
  403d98:	bl	401a00 <strndup@plt>
  403d9c:	mov	x20, x0
  403da0:	b	403de8 <ferror@plt+0x2298>
  403da4:	mov	x0, x19
  403da8:	b	403d84 <ferror@plt+0x2234>
  403dac:	add	x24, x0, x22
  403db0:	mov	x23, x0
  403db4:	add	x0, x24, #0x1
  403db8:	bl	401820 <malloc@plt>
  403dbc:	mov	x20, x0
  403dc0:	cbz	x0, 403de8 <ferror@plt+0x2298>
  403dc4:	mov	x0, x20
  403dc8:	mov	x1, x19
  403dcc:	mov	x2, x23
  403dd0:	bl	4016f0 <memcpy@plt>
  403dd4:	add	x0, x20, x23
  403dd8:	mov	x1, x21
  403ddc:	mov	x2, x22
  403de0:	bl	4016f0 <memcpy@plt>
  403de4:	strb	wzr, [x20, x24]
  403de8:	ldr	x0, [x29, #24]
  403dec:	bl	4019d0 <free@plt>
  403df0:	mov	x0, x20
  403df4:	ldp	x20, x19, [sp, #304]
  403df8:	ldp	x22, x21, [sp, #288]
  403dfc:	ldp	x24, x23, [sp, #272]
  403e00:	ldr	x28, [sp, #256]
  403e04:	ldp	x29, x30, [sp, #240]
  403e08:	add	sp, sp, #0x140
  403e0c:	ret
  403e10:	sub	sp, sp, #0x60
  403e14:	stp	x29, x30, [sp, #16]
  403e18:	stp	x26, x25, [sp, #32]
  403e1c:	stp	x24, x23, [sp, #48]
  403e20:	stp	x22, x21, [sp, #64]
  403e24:	stp	x20, x19, [sp, #80]
  403e28:	ldr	x23, [x0]
  403e2c:	add	x29, sp, #0x10
  403e30:	ldrb	w8, [x23]
  403e34:	cbz	w8, 403ff4 <ferror@plt+0x24a4>
  403e38:	mov	x20, x0
  403e3c:	mov	x22, x1
  403e40:	mov	x0, x23
  403e44:	mov	x1, x2
  403e48:	mov	w24, w3
  403e4c:	mov	x21, x2
  403e50:	bl	401a10 <strspn@plt>
  403e54:	add	x19, x23, x0
  403e58:	ldrb	w25, [x19]
  403e5c:	cbz	x25, 403ff0 <ferror@plt+0x24a0>
  403e60:	cbz	w24, 403ef0 <ferror@plt+0x23a0>
  403e64:	cmp	w25, #0x3f
  403e68:	b.hi	403f0c <ferror@plt+0x23bc>  // b.pmore
  403e6c:	mov	w8, #0x1                   	// #1
  403e70:	mov	x9, #0x1                   	// #1
  403e74:	lsl	x8, x8, x25
  403e78:	movk	x9, #0x84, lsl #32
  403e7c:	and	x8, x8, x9
  403e80:	cbz	x8, 403f0c <ferror@plt+0x23bc>
  403e84:	sturb	w25, [x29, #-4]
  403e88:	sturb	wzr, [x29, #-3]
  403e8c:	mov	x24, x19
  403e90:	ldrb	w9, [x24, #1]!
  403e94:	cbz	w9, 403f8c <ferror@plt+0x243c>
  403e98:	add	x10, x0, x23
  403e9c:	mov	x26, xzr
  403ea0:	mov	w8, wzr
  403ea4:	add	x23, x10, #0x2
  403ea8:	b	403ecc <ferror@plt+0x237c>
  403eac:	sxtb	w1, w9
  403eb0:	sub	x0, x29, #0x4
  403eb4:	bl	401a20 <strchr@plt>
  403eb8:	cbnz	x0, 403fa0 <ferror@plt+0x2450>
  403ebc:	mov	w8, wzr
  403ec0:	ldrb	w9, [x23, x26]
  403ec4:	add	x26, x26, #0x1
  403ec8:	cbz	w9, 403eec <ferror@plt+0x239c>
  403ecc:	cbnz	w8, 403ebc <ferror@plt+0x236c>
  403ed0:	and	w8, w9, #0xff
  403ed4:	cmp	w8, #0x5c
  403ed8:	b.ne	403eac <ferror@plt+0x235c>  // b.any
  403edc:	mov	w8, #0x1                   	// #1
  403ee0:	ldrb	w9, [x23, x26]
  403ee4:	add	x26, x26, #0x1
  403ee8:	cbnz	w9, 403ecc <ferror@plt+0x237c>
  403eec:	b	403fa4 <ferror@plt+0x2454>
  403ef0:	mov	x0, x19
  403ef4:	mov	x1, x21
  403ef8:	bl	401ab0 <strcspn@plt>
  403efc:	add	x8, x19, x0
  403f00:	str	x0, [x22]
  403f04:	str	x8, [x20]
  403f08:	b	403ff8 <ferror@plt+0x24a8>
  403f0c:	add	x9, x0, x23
  403f10:	mov	x24, xzr
  403f14:	mov	w8, wzr
  403f18:	add	x23, x9, #0x1
  403f1c:	b	403f40 <ferror@plt+0x23f0>
  403f20:	sxtb	w1, w25
  403f24:	mov	x0, x21
  403f28:	bl	401a20 <strchr@plt>
  403f2c:	cbnz	x0, 403f98 <ferror@plt+0x2448>
  403f30:	mov	w8, wzr
  403f34:	ldrb	w25, [x23, x24]
  403f38:	add	x24, x24, #0x1
  403f3c:	cbz	w25, 403f60 <ferror@plt+0x2410>
  403f40:	cbnz	w8, 403f30 <ferror@plt+0x23e0>
  403f44:	and	w8, w25, #0xff
  403f48:	cmp	w8, #0x5c
  403f4c:	b.ne	403f20 <ferror@plt+0x23d0>  // b.any
  403f50:	mov	w8, #0x1                   	// #1
  403f54:	ldrb	w25, [x23, x24]
  403f58:	add	x24, x24, #0x1
  403f5c:	cbnz	w25, 403f40 <ferror@plt+0x23f0>
  403f60:	sub	w8, w24, w8
  403f64:	sxtw	x8, w8
  403f68:	str	x8, [x22]
  403f6c:	add	x22, x19, x8
  403f70:	ldrsb	w1, [x22]
  403f74:	cbz	w1, 403f84 <ferror@plt+0x2434>
  403f78:	mov	x0, x21
  403f7c:	bl	401a20 <strchr@plt>
  403f80:	cbz	x0, 403ff0 <ferror@plt+0x24a0>
  403f84:	str	x22, [x20]
  403f88:	b	403ff8 <ferror@plt+0x24a8>
  403f8c:	mov	w8, wzr
  403f90:	mov	w26, wzr
  403f94:	b	403fa4 <ferror@plt+0x2454>
  403f98:	mov	w8, wzr
  403f9c:	b	403f60 <ferror@plt+0x2410>
  403fa0:	mov	w8, wzr
  403fa4:	sub	w8, w26, w8
  403fa8:	sxtw	x23, w8
  403fac:	str	x23, [x22]
  403fb0:	add	x8, x23, x19
  403fb4:	ldrb	w8, [x8, #1]
  403fb8:	cbz	w8, 403ff0 <ferror@plt+0x24a0>
  403fbc:	cmp	w8, w25
  403fc0:	b.ne	403ff0 <ferror@plt+0x24a0>  // b.any
  403fc4:	add	x8, x23, x19
  403fc8:	ldrsb	w1, [x8, #2]
  403fcc:	cbz	w1, 403fdc <ferror@plt+0x248c>
  403fd0:	mov	x0, x21
  403fd4:	bl	401a20 <strchr@plt>
  403fd8:	cbz	x0, 403ff0 <ferror@plt+0x24a0>
  403fdc:	add	x8, x19, x23
  403fe0:	add	x8, x8, #0x2
  403fe4:	str	x8, [x20]
  403fe8:	mov	x19, x24
  403fec:	b	403ff8 <ferror@plt+0x24a8>
  403ff0:	str	x19, [x20]
  403ff4:	mov	x19, xzr
  403ff8:	mov	x0, x19
  403ffc:	ldp	x20, x19, [sp, #80]
  404000:	ldp	x22, x21, [sp, #64]
  404004:	ldp	x24, x23, [sp, #48]
  404008:	ldp	x26, x25, [sp, #32]
  40400c:	ldp	x29, x30, [sp, #16]
  404010:	add	sp, sp, #0x60
  404014:	ret
  404018:	stp	x29, x30, [sp, #-32]!
  40401c:	str	x19, [sp, #16]
  404020:	mov	x19, x0
  404024:	mov	x29, sp
  404028:	mov	x0, x19
  40402c:	bl	401880 <fgetc@plt>
  404030:	cmp	w0, #0xa
  404034:	b.eq	404050 <ferror@plt+0x2500>  // b.none
  404038:	cmn	w0, #0x1
  40403c:	b.ne	404028 <ferror@plt+0x24d8>  // b.any
  404040:	mov	w0, #0x1                   	// #1
  404044:	ldr	x19, [sp, #16]
  404048:	ldp	x29, x30, [sp], #32
  40404c:	ret
  404050:	mov	w0, wzr
  404054:	ldr	x19, [sp, #16]
  404058:	ldp	x29, x30, [sp], #32
  40405c:	ret
  404060:	stp	x29, x30, [sp, #-64]!
  404064:	mov	w0, #0x800                 	// #2048
  404068:	str	x23, [sp, #16]
  40406c:	stp	x22, x21, [sp, #32]
  404070:	stp	x20, x19, [sp, #48]
  404074:	mov	x29, sp
  404078:	bl	401910 <__sched_cpualloc@plt>
  40407c:	cbz	x0, 404158 <ferror@plt+0x2608>
  404080:	mov	x19, x0
  404084:	movi	v0.2d, #0x0
  404088:	stp	q0, q0, [x0, #224]
  40408c:	stp	q0, q0, [x0, #192]
  404090:	stp	q0, q0, [x0, #160]
  404094:	stp	q0, q0, [x0, #128]
  404098:	stp	q0, q0, [x0, #96]
  40409c:	stp	q0, q0, [x0, #64]
  4040a0:	stp	q0, q0, [x0, #32]
  4040a4:	stp	q0, q0, [x0]
  4040a8:	mov	w0, #0x7b                  	// #123
  4040ac:	mov	w2, #0x100                 	// #256
  4040b0:	mov	w1, wzr
  4040b4:	mov	x3, x19
  4040b8:	bl	401af0 <syscall@plt>
  4040bc:	mov	x21, x0
  4040c0:	tbz	w21, #31, 404148 <ferror@plt+0x25f8>
  4040c4:	bl	401ae0 <__errno_location@plt>
  4040c8:	ldr	w8, [x0]
  4040cc:	cmp	w8, #0x16
  4040d0:	b.ne	404148 <ferror@plt+0x25f8>  // b.any
  4040d4:	mov	x20, x0
  4040d8:	mov	w22, #0x800                 	// #2048
  4040dc:	mov	x0, x19
  4040e0:	bl	401730 <__sched_cpufree@plt>
  4040e4:	lsl	w23, w22, #1
  4040e8:	sxtw	x21, w23
  4040ec:	mov	x0, x21
  4040f0:	bl	401910 <__sched_cpualloc@plt>
  4040f4:	cbz	x0, 404158 <ferror@plt+0x2608>
  4040f8:	add	x8, x21, #0x3f
  4040fc:	lsr	x8, x8, #3
  404100:	and	x21, x8, #0x1ffffffffffffff8
  404104:	mov	w1, wzr
  404108:	mov	x2, x21
  40410c:	mov	x19, x0
  404110:	bl	401890 <memset@plt>
  404114:	mov	w0, #0x7b                  	// #123
  404118:	mov	w1, wzr
  40411c:	mov	x2, x21
  404120:	mov	x3, x19
  404124:	bl	401af0 <syscall@plt>
  404128:	mov	x21, x0
  40412c:	tbz	w21, #31, 404148 <ferror@plt+0x25f8>
  404130:	lsr	w8, w22, #19
  404134:	cbnz	w8, 404148 <ferror@plt+0x25f8>
  404138:	ldr	w8, [x20]
  40413c:	mov	w22, w23
  404140:	cmp	w8, #0x16
  404144:	b.eq	4040dc <ferror@plt+0x258c>  // b.none
  404148:	mov	x0, x19
  40414c:	bl	401730 <__sched_cpufree@plt>
  404150:	lsl	w0, w21, #3
  404154:	b	40415c <ferror@plt+0x260c>
  404158:	mov	w0, #0xffffffff            	// #-1
  40415c:	ldp	x20, x19, [sp, #48]
  404160:	ldp	x22, x21, [sp, #32]
  404164:	ldr	x23, [sp, #16]
  404168:	ldp	x29, x30, [sp], #64
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	stp	x20, x19, [sp, #32]
  404178:	sxtw	x20, w0
  40417c:	mov	x0, x20
  404180:	str	x21, [sp, #16]
  404184:	mov	x29, sp
  404188:	mov	x19, x2
  40418c:	mov	x21, x1
  404190:	bl	401910 <__sched_cpualloc@plt>
  404194:	cbz	x0, 4041bc <ferror@plt+0x266c>
  404198:	cbz	x21, 4041ac <ferror@plt+0x265c>
  40419c:	add	x8, x20, #0x3f
  4041a0:	lsr	x8, x8, #3
  4041a4:	and	x8, x8, #0x1ffffffffffffff8
  4041a8:	str	x8, [x21]
  4041ac:	cbz	x19, 4041bc <ferror@plt+0x266c>
  4041b0:	add	x8, x20, #0x3f
  4041b4:	and	x8, x8, #0xffffffffffffffc0
  4041b8:	str	x8, [x19]
  4041bc:	ldp	x20, x19, [sp, #32]
  4041c0:	ldr	x21, [sp, #16]
  4041c4:	ldp	x29, x30, [sp], #48
  4041c8:	ret
  4041cc:	b	401730 <__sched_cpufree@plt>
  4041d0:	stp	x29, x30, [sp, #-96]!
  4041d4:	stp	x24, x23, [sp, #48]
  4041d8:	stp	x20, x19, [sp, #80]
  4041dc:	lsl	x24, x3, #3
  4041e0:	mov	x19, x0
  4041e4:	stp	x28, x27, [sp, #16]
  4041e8:	stp	x26, x25, [sp, #32]
  4041ec:	stp	x22, x21, [sp, #64]
  4041f0:	mov	x29, sp
  4041f4:	cbz	x24, 404318 <ferror@plt+0x27c8>
  4041f8:	adrp	x25, 405000 <ferror@plt+0x34b0>
  4041fc:	adrp	x26, 405000 <ferror@plt+0x34b0>
  404200:	mov	x20, x3
  404204:	mov	x21, x2
  404208:	mov	x22, x1
  40420c:	mov	x27, xzr
  404210:	mov	w8, wzr
  404214:	add	x25, x25, #0x726
  404218:	add	x26, x26, #0x721
  40421c:	mov	x23, x19
  404220:	b	404230 <ferror@plt+0x26e0>
  404224:	add	x27, x27, #0x1
  404228:	cmp	x27, x24
  40422c:	b.cs	404320 <ferror@plt+0x27d0>  // b.hs, b.nlast
  404230:	cmp	x20, x27, lsr #3
  404234:	b.ls	404224 <ferror@plt+0x26d4>  // b.plast
  404238:	lsr	x9, x27, #3
  40423c:	and	x9, x9, #0x1ffffffffffffff8
  404240:	ldr	x9, [x21, x9]
  404244:	lsr	x9, x9, x27
  404248:	tbz	w9, #0, 404224 <ferror@plt+0x26d4>
  40424c:	add	x28, x27, #0x1
  404250:	cmp	x28, x24
  404254:	b.cs	4042ac <ferror@plt+0x275c>  // b.hs, b.nlast
  404258:	lsr	x8, x28, #3
  40425c:	cmp	x8, x20
  404260:	b.cs	4042ac <ferror@plt+0x275c>  // b.hs, b.nlast
  404264:	mov	x8, xzr
  404268:	add	x9, x27, x8
  40426c:	add	x10, x9, #0x1
  404270:	lsr	x11, x10, #3
  404274:	and	x11, x11, #0x1ffffffffffffff8
  404278:	ldr	x11, [x21, x11]
  40427c:	lsr	x10, x11, x10
  404280:	tbz	w10, #0, 4042a0 <ferror@plt+0x2750>
  404284:	add	x9, x9, #0x2
  404288:	cmp	x9, x24
  40428c:	add	x8, x8, #0x1
  404290:	b.cs	4042a0 <ferror@plt+0x2750>  // b.hs, b.nlast
  404294:	lsr	x9, x9, #3
  404298:	cmp	x9, x20
  40429c:	b.cc	404268 <ferror@plt+0x2718>  // b.lo, b.ul, b.last
  4042a0:	cmp	x8, #0x1
  4042a4:	b.eq	4042c8 <ferror@plt+0x2778>  // b.none
  4042a8:	cbnz	x8, 4042dc <ferror@plt+0x278c>
  4042ac:	mov	x0, x23
  4042b0:	mov	x1, x22
  4042b4:	mov	x2, x26
  4042b8:	mov	x3, x27
  4042bc:	bl	4017d0 <snprintf@plt>
  4042c0:	tbz	w0, #31, 404300 <ferror@plt+0x27b0>
  4042c4:	b	40432c <ferror@plt+0x27dc>
  4042c8:	adrp	x2, 405000 <ferror@plt+0x34b0>
  4042cc:	mov	x0, x23
  4042d0:	mov	x1, x22
  4042d4:	add	x2, x2, #0x71d
  4042d8:	b	4042ec <ferror@plt+0x279c>
  4042dc:	add	x28, x8, x27
  4042e0:	mov	x0, x23
  4042e4:	mov	x1, x22
  4042e8:	mov	x2, x25
  4042ec:	mov	x3, x27
  4042f0:	mov	x4, x28
  4042f4:	bl	4017d0 <snprintf@plt>
  4042f8:	mov	x27, x28
  4042fc:	tbnz	w0, #31, 40432c <ferror@plt+0x27dc>
  404300:	mov	w8, w0
  404304:	subs	x22, x22, x8
  404308:	b.ls	40432c <ferror@plt+0x27dc>  // b.plast
  40430c:	add	x23, x23, x8
  404310:	mov	w8, #0x1                   	// #1
  404314:	b	404224 <ferror@plt+0x26d4>
  404318:	mov	w8, wzr
  40431c:	mov	x23, x19
  404320:	sub	x8, x23, w8, sxtw
  404324:	strb	wzr, [x8]
  404328:	b	404330 <ferror@plt+0x27e0>
  40432c:	mov	x19, xzr
  404330:	mov	x0, x19
  404334:	ldp	x20, x19, [sp, #80]
  404338:	ldp	x22, x21, [sp, #64]
  40433c:	ldp	x24, x23, [sp, #48]
  404340:	ldp	x26, x25, [sp, #32]
  404344:	ldp	x28, x27, [sp, #16]
  404348:	ldp	x29, x30, [sp], #96
  40434c:	ret
  404350:	lsl	w9, w3, #3
  404354:	cmp	w9, #0x4
  404358:	b.mi	404490 <ferror@plt+0x2940>  // b.first
  40435c:	sub	w10, w9, #0x8
  404360:	sxtw	x10, w10
  404364:	mov	x8, xzr
  404368:	add	x11, x10, #0x7
  40436c:	mov	w12, #0x3d                  	// #61
  404370:	mov	x10, x0
  404374:	b	404398 <ferror@plt+0x2848>
  404378:	sub	w14, w13, #0xa
  40437c:	add	w13, w13, #0x57
  404380:	cmp	w14, #0x6
  404384:	csinv	w13, w13, wzr, cc  // cc = lo, ul, last
  404388:	strb	w13, [x10], #1
  40438c:	cmp	w9, #0x3
  404390:	sub	x11, x11, #0x4
  404394:	b.le	404480 <ferror@plt+0x2930>
  404398:	sub	x13, x10, x0
  40439c:	cmp	x13, x1
  4043a0:	b.eq	404480 <ferror@plt+0x2930>  // b.none
  4043a4:	sub	w9, w9, #0x4
  4043a8:	mov	w13, w9
  4043ac:	cmp	x3, x13, lsr #3
  4043b0:	b.ls	4043e0 <ferror@plt+0x2890>  // b.plast
  4043b4:	lsr	x14, x13, #3
  4043b8:	and	x14, x14, #0x1ffffff8
  4043bc:	ldr	x14, [x2, x14]
  4043c0:	and	x13, x13, #0x3c
  4043c4:	lsr	x13, x14, x13
  4043c8:	tbz	w13, #0, 4043e0 <ferror@plt+0x2890>
  4043cc:	mov	w13, #0x1                   	// #1
  4043d0:	sub	x14, x11, #0x2
  4043d4:	cmp	x3, x14, lsr #3
  4043d8:	b.hi	4043f0 <ferror@plt+0x28a0>  // b.pmore
  4043dc:	b	40440c <ferror@plt+0x28bc>
  4043e0:	mov	w13, wzr
  4043e4:	sub	x14, x11, #0x2
  4043e8:	cmp	x3, x14, lsr #3
  4043ec:	b.ls	40440c <ferror@plt+0x28bc>  // b.plast
  4043f0:	lsr	x15, x14, #3
  4043f4:	and	x15, x15, #0x1ffffffffffffff8
  4043f8:	ldr	x15, [x2, x15]
  4043fc:	and	x14, x14, x12
  404400:	lsr	x14, x15, x14
  404404:	tbz	w14, #0, 40440c <ferror@plt+0x28bc>
  404408:	orr	w13, w13, #0x2
  40440c:	sub	x14, x11, #0x1
  404410:	cmp	x3, x14, lsr #3
  404414:	b.ls	404434 <ferror@plt+0x28e4>  // b.plast
  404418:	lsr	x15, x14, #3
  40441c:	and	x15, x15, #0x1ffffffffffffff8
  404420:	ldr	x15, [x2, x15]
  404424:	and	x14, x14, #0x3e
  404428:	lsr	x14, x15, x14
  40442c:	tbz	w14, #0, 404434 <ferror@plt+0x28e4>
  404430:	orr	w13, w13, #0x4
  404434:	cmp	x3, x11, lsr #3
  404438:	b.ls	404454 <ferror@plt+0x2904>  // b.plast
  40443c:	lsr	x14, x11, #3
  404440:	and	x14, x14, #0x1ffffffffffffff8
  404444:	ldr	x14, [x2, x14]
  404448:	lsr	x14, x14, x11
  40444c:	tbz	w14, #0, 404454 <ferror@plt+0x2904>
  404450:	orr	w13, w13, #0x8
  404454:	cmp	w13, #0x0
  404458:	csel	x14, xzr, x10, eq  // eq = none
  40445c:	cmp	x8, #0x0
  404460:	csel	x8, x14, x8, eq  // eq = none
  404464:	cmp	w13, #0x9
  404468:	b.hi	404378 <ferror@plt+0x2828>  // b.pmore
  40446c:	orr	w13, w13, #0x30
  404470:	strb	w13, [x10], #1
  404474:	cmp	w9, #0x3
  404478:	sub	x11, x11, #0x4
  40447c:	b.gt	404398 <ferror@plt+0x2848>
  404480:	strb	wzr, [x10], #-1
  404484:	cmp	x8, #0x0
  404488:	csel	x0, x10, x8, eq  // eq = none
  40448c:	ret
  404490:	mov	x8, xzr
  404494:	mov	x10, x0
  404498:	strb	wzr, [x10], #-1
  40449c:	cmp	x8, #0x0
  4044a0:	csel	x0, x10, x8, eq  // eq = none
  4044a4:	ret
  4044a8:	stp	x29, x30, [sp, #-80]!
  4044ac:	str	x25, [sp, #16]
  4044b0:	stp	x24, x23, [sp, #32]
  4044b4:	stp	x22, x21, [sp, #48]
  4044b8:	stp	x20, x19, [sp, #64]
  4044bc:	mov	x29, sp
  4044c0:	mov	x19, x2
  4044c4:	mov	x20, x1
  4044c8:	mov	x21, x0
  4044cc:	bl	401720 <strlen@plt>
  4044d0:	cmp	w0, #0x2
  4044d4:	add	x22, x21, w0, sxtw
  4044d8:	b.lt	4044f0 <ferror@plt+0x29a0>  // b.tstop
  4044dc:	mov	x8, x21
  4044e0:	ldrh	w9, [x8], #2
  4044e4:	mov	w10, #0x7830                	// #30768
  4044e8:	cmp	w9, w10
  4044ec:	csel	x21, x8, x21, eq  // eq = none
  4044f0:	mov	x0, x20
  4044f4:	mov	w1, wzr
  4044f8:	mov	x2, x19
  4044fc:	bl	401890 <memset@plt>
  404500:	sub	x8, x22, #0x1
  404504:	cmp	x8, x21
  404508:	mov	w0, wzr
  40450c:	b.cc	404628 <ferror@plt+0x2ad8>  // b.lo, b.ul, b.last
  404510:	mov	x23, xzr
  404514:	mov	w24, #0x1                   	// #1
  404518:	b	40452c <ferror@plt+0x29dc>
  40451c:	sub	x8, x22, #0x1
  404520:	cmp	x8, x21
  404524:	add	x23, x23, #0x4
  404528:	b.cc	40461c <ferror@plt+0x2acc>  // b.lo, b.ul, b.last
  40452c:	ldurb	w9, [x22, #-1]
  404530:	sub	x10, x22, #0x2
  404534:	cmp	w9, #0x2c
  404538:	csel	x22, x10, x8, eq  // eq = none
  40453c:	ldrsb	w9, [x22]
  404540:	sub	w8, w9, #0x30
  404544:	cmp	w8, #0xa
  404548:	b.cc	40456c <ferror@plt+0x2a1c>  // b.lo, b.ul, b.last
  40454c:	sxtw	x25, w9
  404550:	bl	4017c0 <__ctype_tolower_loc@plt>
  404554:	ldr	x8, [x0]
  404558:	ldr	w8, [x8, x25, lsl #2]
  40455c:	sub	w9, w8, #0x61
  404560:	sub	w8, w8, #0x57
  404564:	cmp	w9, #0x6
  404568:	csinv	w8, w8, wzr, cc  // cc = lo, ul, last
  40456c:	mvn	w9, w8
  404570:	tst	w9, #0xff
  404574:	b.eq	404624 <ferror@plt+0x2ad4>  // b.none
  404578:	lsr	x9, x23, #3
  40457c:	tbz	w8, #0, 4045a0 <ferror@plt+0x2a50>
  404580:	cmp	x9, x19
  404584:	b.cs	4045a0 <ferror@plt+0x2a50>  // b.hs, b.nlast
  404588:	and	x10, x9, #0x1ffffffffffffff8
  40458c:	ldr	x11, [x20, x10]
  404590:	and	x12, x23, #0x3c
  404594:	lsl	x12, x24, x12
  404598:	orr	x11, x11, x12
  40459c:	str	x11, [x20, x10]
  4045a0:	tbz	w8, #1, 4045c8 <ferror@plt+0x2a78>
  4045a4:	cmp	x9, x19
  4045a8:	b.cs	4045c8 <ferror@plt+0x2a78>  // b.hs, b.nlast
  4045ac:	and	x10, x9, #0x1ffffffffffffff8
  4045b0:	ldr	x11, [x20, x10]
  4045b4:	and	x12, x23, #0x3c
  4045b8:	orr	x12, x12, #0x1
  4045bc:	lsl	x12, x24, x12
  4045c0:	orr	x11, x11, x12
  4045c4:	str	x11, [x20, x10]
  4045c8:	tbz	w8, #2, 4045f0 <ferror@plt+0x2aa0>
  4045cc:	cmp	x9, x19
  4045d0:	b.cs	4045f0 <ferror@plt+0x2aa0>  // b.hs, b.nlast
  4045d4:	and	x10, x9, #0x1ffffffffffffff8
  4045d8:	ldr	x11, [x20, x10]
  4045dc:	and	x12, x23, #0x3c
  4045e0:	orr	x12, x12, #0x2
  4045e4:	lsl	x12, x24, x12
  4045e8:	orr	x11, x11, x12
  4045ec:	str	x11, [x20, x10]
  4045f0:	tbz	w8, #3, 40451c <ferror@plt+0x29cc>
  4045f4:	cmp	x9, x19
  4045f8:	b.cs	40451c <ferror@plt+0x29cc>  // b.hs, b.nlast
  4045fc:	and	x8, x9, #0x1ffffffffffffff8
  404600:	ldr	x9, [x20, x8]
  404604:	and	x10, x23, #0x3c
  404608:	orr	x10, x10, #0x3
  40460c:	lsl	x10, x24, x10
  404610:	orr	x9, x9, x10
  404614:	str	x9, [x20, x8]
  404618:	b	40451c <ferror@plt+0x29cc>
  40461c:	mov	w0, wzr
  404620:	b	404628 <ferror@plt+0x2ad8>
  404624:	mov	w0, #0xffffffff            	// #-1
  404628:	ldp	x20, x19, [sp, #64]
  40462c:	ldp	x22, x21, [sp, #48]
  404630:	ldp	x24, x23, [sp, #32]
  404634:	ldr	x25, [sp, #16]
  404638:	ldp	x29, x30, [sp], #80
  40463c:	ret
  404640:	sub	sp, sp, #0x90
  404644:	stp	x29, x30, [sp, #48]
  404648:	stp	x26, x25, [sp, #80]
  40464c:	stp	x22, x21, [sp, #112]
  404650:	add	x29, sp, #0x30
  404654:	mov	x21, x1
  404658:	mov	x26, x0
  40465c:	mov	x0, x1
  404660:	mov	w1, wzr
  404664:	stp	x28, x27, [sp, #64]
  404668:	stp	x24, x23, [sp, #96]
  40466c:	stp	x20, x19, [sp, #128]
  404670:	stur	w3, [x29, #-20]
  404674:	mov	x20, x2
  404678:	stur	xzr, [x29, #-8]
  40467c:	bl	401890 <memset@plt>
  404680:	cbz	x26, 40490c <ferror@plt+0x2dbc>
  404684:	lsl	x23, x20, #3
  404688:	bl	401ae0 <__errno_location@plt>
  40468c:	mov	x22, x0
  404690:	stur	x0, [x29, #-16]
  404694:	b	4046a4 <ferror@plt+0x2b54>
  404698:	ldr	x8, [sp, #16]
  40469c:	add	x26, x8, #0x1
  4046a0:	cbz	x8, 4048f8 <ferror@plt+0x2da8>
  4046a4:	mov	w1, #0x2c                  	// #44
  4046a8:	mov	x0, x26
  4046ac:	bl	401a20 <strchr@plt>
  4046b0:	str	wzr, [x22]
  4046b4:	ldrsb	x19, [x26]
  4046b8:	cbz	x19, 404904 <ferror@plt+0x2db4>
  4046bc:	mov	x25, x0
  4046c0:	bl	4019a0 <__ctype_b_loc@plt>
  4046c4:	ldr	x8, [x0]
  4046c8:	ldrh	w8, [x8, x19, lsl #1]
  4046cc:	tbz	w8, #11, 404904 <ferror@plt+0x2db4>
  4046d0:	mov	x27, x0
  4046d4:	sub	x1, x29, #0x8
  4046d8:	mov	w2, #0xa                   	// #10
  4046dc:	mov	x0, x26
  4046e0:	bl	401710 <strtoul@plt>
  4046e4:	ldr	w8, [x22]
  4046e8:	cbnz	w8, 404904 <ferror@plt+0x2db4>
  4046ec:	str	x25, [sp, #16]
  4046f0:	ldur	x25, [x29, #-8]
  4046f4:	cmp	x25, x26
  4046f8:	b.eq	404904 <ferror@plt+0x2db4>  // b.none
  4046fc:	mov	x24, x0
  404700:	cbz	x25, 404838 <ferror@plt+0x2ce8>
  404704:	mov	w1, #0x2d                  	// #45
  404708:	mov	x0, x25
  40470c:	bl	401a20 <strchr@plt>
  404710:	cmp	x0, #0x0
  404714:	mov	x22, x0
  404718:	csinc	x19, xzr, x0, eq  // eq = none
  40471c:	mov	w1, #0x2c                  	// #44
  404720:	mov	x0, x25
  404724:	bl	401a20 <strchr@plt>
  404728:	cmp	x0, #0x0
  40472c:	csinc	x10, xzr, x0, eq  // eq = none
  404730:	cset	w8, ne  // ne = any
  404734:	cmp	x19, x10
  404738:	cset	w9, cs  // cs = hs, nlast
  40473c:	mov	x28, x0
  404740:	and	w8, w8, w9
  404744:	mov	w0, #0x1                   	// #1
  404748:	mov	w26, w24
  40474c:	tbnz	w8, #0, 404850 <ferror@plt+0x2d00>
  404750:	cbz	x22, 404850 <ferror@plt+0x2d00>
  404754:	ldur	x22, [x29, #-16]
  404758:	str	wzr, [x22]
  40475c:	ldrsb	x8, [x19]
  404760:	cbz	x8, 404904 <ferror@plt+0x2db4>
  404764:	ldr	x9, [x27]
  404768:	ldrh	w8, [x9, x8, lsl #1]
  40476c:	tbz	w8, #11, 404904 <ferror@plt+0x2db4>
  404770:	sub	x1, x29, #0x8
  404774:	mov	w2, #0xa                   	// #10
  404778:	mov	x0, x19
  40477c:	str	x10, [sp, #8]
  404780:	bl	401710 <strtoul@plt>
  404784:	ldr	w8, [x22]
  404788:	cbnz	w8, 404904 <ferror@plt+0x2db4>
  40478c:	ldur	x25, [x29, #-8]
  404790:	cmp	x25, x19
  404794:	b.eq	404904 <ferror@plt+0x2db4>  // b.none
  404798:	mov	x26, x0
  40479c:	cbz	x25, 404844 <ferror@plt+0x2cf4>
  4047a0:	ldrb	w8, [x25]
  4047a4:	cbz	w8, 4048e0 <ferror@plt+0x2d90>
  4047a8:	cmp	x28, #0x0
  4047ac:	mov	w1, #0x3a                  	// #58
  4047b0:	mov	x0, x25
  4047b4:	cset	w22, eq  // eq = none
  4047b8:	bl	401a20 <strchr@plt>
  4047bc:	ldr	x8, [sp, #8]
  4047c0:	cmp	x0, #0x0
  4047c4:	csinc	x19, xzr, x0, eq  // eq = none
  4047c8:	mov	w0, #0x1                   	// #1
  4047cc:	cmp	x19, x8
  4047d0:	cset	w8, cc  // cc = lo, ul, last
  4047d4:	cbz	x19, 404848 <ferror@plt+0x2cf8>
  4047d8:	orr	w8, w22, w8
  4047dc:	cbz	w8, 404848 <ferror@plt+0x2cf8>
  4047e0:	ldur	x22, [x29, #-16]
  4047e4:	str	wzr, [x22]
  4047e8:	ldrsb	x8, [x19]
  4047ec:	cbz	x8, 404904 <ferror@plt+0x2db4>
  4047f0:	ldr	x9, [x27]
  4047f4:	ldrh	w8, [x9, x8, lsl #1]
  4047f8:	tbz	w8, #11, 404904 <ferror@plt+0x2db4>
  4047fc:	sub	x1, x29, #0x8
  404800:	mov	w2, #0xa                   	// #10
  404804:	mov	x0, x19
  404808:	bl	401710 <strtoul@plt>
  40480c:	ldur	x25, [x29, #-8]
  404810:	ldr	w8, [x22]
  404814:	mov	w9, #0xffffffea            	// #-22
  404818:	cmp	x25, x19
  40481c:	csel	w9, w9, wzr, eq  // eq = none
  404820:	cmp	w8, #0x0
  404824:	csneg	w9, w9, w8, eq  // eq = none
  404828:	mov	w8, #0x1                   	// #1
  40482c:	cbz	w0, 404910 <ferror@plt+0x2dc0>
  404830:	cbz	w9, 404848 <ferror@plt+0x2cf8>
  404834:	b	404910 <ferror@plt+0x2dc0>
  404838:	mov	w0, #0x1                   	// #1
  40483c:	mov	w26, w24
  404840:	b	404850 <ferror@plt+0x2d00>
  404844:	mov	w0, #0x1                   	// #1
  404848:	cmp	w26, w24
  40484c:	b.cc	404904 <ferror@plt+0x2db4>  // b.lo, b.ul, b.last
  404850:	ldur	w8, [x29, #-20]
  404854:	cbz	w8, 4048a0 <ferror@plt+0x2d50>
  404858:	ldur	x22, [x29, #-16]
  40485c:	mov	w12, #0x1                   	// #1
  404860:	b	404870 <ferror@plt+0x2d20>
  404864:	add	w24, w8, w0
  404868:	cmp	w24, w26
  40486c:	b.hi	404698 <ferror@plt+0x2b48>  // b.pmore
  404870:	mov	w8, w24
  404874:	cmp	x23, x8
  404878:	b.ls	4048f0 <ferror@plt+0x2da0>  // b.plast
  40487c:	cmp	x20, x8, lsr #3
  404880:	b.ls	404864 <ferror@plt+0x2d14>  // b.plast
  404884:	lsr	x9, x8, #3
  404888:	and	x9, x9, #0x1ffffff8
  40488c:	ldr	x10, [x21, x9]
  404890:	lsl	x11, x12, x8
  404894:	orr	x10, x10, x11
  404898:	str	x10, [x21, x9]
  40489c:	b	404864 <ferror@plt+0x2d14>
  4048a0:	ldur	x22, [x29, #-16]
  4048a4:	mov	w12, #0x1                   	// #1
  4048a8:	b	4048b8 <ferror@plt+0x2d68>
  4048ac:	add	w24, w8, w0
  4048b0:	cmp	w24, w26
  4048b4:	b.hi	404698 <ferror@plt+0x2b48>  // b.pmore
  4048b8:	mov	w8, w24
  4048bc:	cmp	x20, x8, lsr #3
  4048c0:	b.ls	4048ac <ferror@plt+0x2d5c>  // b.plast
  4048c4:	lsr	x9, x8, #3
  4048c8:	and	x9, x9, #0x1ffffff8
  4048cc:	ldr	x10, [x21, x9]
  4048d0:	lsl	x11, x12, x8
  4048d4:	orr	x10, x10, x11
  4048d8:	str	x10, [x21, x9]
  4048dc:	b	4048ac <ferror@plt+0x2d5c>
  4048e0:	mov	w0, #0x1                   	// #1
  4048e4:	cmp	w26, w24
  4048e8:	b.cs	404850 <ferror@plt+0x2d00>  // b.hs, b.nlast
  4048ec:	b	404904 <ferror@plt+0x2db4>
  4048f0:	mov	w8, #0x2                   	// #2
  4048f4:	b	404910 <ferror@plt+0x2dc0>
  4048f8:	cbz	x25, 40490c <ferror@plt+0x2dbc>
  4048fc:	ldrb	w8, [x25]
  404900:	cbz	w8, 40490c <ferror@plt+0x2dbc>
  404904:	mov	w8, #0x1                   	// #1
  404908:	b	404910 <ferror@plt+0x2dc0>
  40490c:	mov	w8, wzr
  404910:	ldp	x20, x19, [sp, #128]
  404914:	ldp	x22, x21, [sp, #112]
  404918:	ldp	x24, x23, [sp, #96]
  40491c:	ldp	x26, x25, [sp, #80]
  404920:	ldp	x28, x27, [sp, #64]
  404924:	ldp	x29, x30, [sp, #48]
  404928:	mov	w0, w8
  40492c:	add	sp, sp, #0x90
  404930:	ret
  404934:	stp	x29, x30, [sp, #-32]!
  404938:	stp	x28, x19, [sp, #16]
  40493c:	mov	x29, sp
  404940:	sub	sp, sp, #0x1, lsl #12
  404944:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404948:	mov	w2, w0
  40494c:	add	x1, x1, #0x750
  404950:	mov	x0, sp
  404954:	bl	401780 <sprintf@plt>
  404958:	mov	w0, #0x8                   	// #8
  40495c:	bl	401820 <malloc@plt>
  404960:	mov	x19, x0
  404964:	cbz	x0, 404978 <ferror@plt+0x2e28>
  404968:	mov	x0, sp
  40496c:	bl	401790 <opendir@plt>
  404970:	str	x0, [x19]
  404974:	cbnz	x0, 404984 <ferror@plt+0x2e34>
  404978:	mov	x0, x19
  40497c:	bl	4019d0 <free@plt>
  404980:	mov	x19, xzr
  404984:	mov	x0, x19
  404988:	add	sp, sp, #0x1, lsl #12
  40498c:	ldp	x28, x19, [sp, #16]
  404990:	ldp	x29, x30, [sp], #32
  404994:	ret
  404998:	stp	x29, x30, [sp, #-32]!
  40499c:	str	x19, [sp, #16]
  4049a0:	mov	x19, x0
  4049a4:	mov	x29, sp
  4049a8:	cbz	x0, 4049b8 <ferror@plt+0x2e68>
  4049ac:	ldr	x0, [x19]
  4049b0:	cbz	x0, 4049b8 <ferror@plt+0x2e68>
  4049b4:	bl	4018f0 <closedir@plt>
  4049b8:	mov	x0, x19
  4049bc:	ldr	x19, [sp, #16]
  4049c0:	ldp	x29, x30, [sp], #32
  4049c4:	b	4019d0 <free@plt>
  4049c8:	sub	sp, sp, #0x40
  4049cc:	stp	x20, x19, [sp, #48]
  4049d0:	mov	x20, x0
  4049d4:	mov	w0, #0xffffffea            	// #-22
  4049d8:	stp	x29, x30, [sp, #16]
  4049dc:	stp	x22, x21, [sp, #32]
  4049e0:	add	x29, sp, #0x10
  4049e4:	cbz	x20, 404a88 <ferror@plt+0x2f38>
  4049e8:	mov	x19, x1
  4049ec:	cbz	x1, 404a88 <ferror@plt+0x2f38>
  4049f0:	str	wzr, [x19]
  4049f4:	bl	401ae0 <__errno_location@plt>
  4049f8:	mov	x21, x0
  4049fc:	str	wzr, [x0]
  404a00:	b	404a0c <ferror@plt+0x2ebc>
  404a04:	ldr	w0, [x19]
  404a08:	cbnz	w0, 404a70 <ferror@plt+0x2f20>
  404a0c:	ldr	x0, [x20]
  404a10:	bl	4018d0 <readdir@plt>
  404a14:	cbz	x0, 404a78 <ferror@plt+0x2f28>
  404a18:	mov	x22, x0
  404a1c:	bl	4019a0 <__ctype_b_loc@plt>
  404a20:	ldr	x8, [x0]
  404a24:	ldrb	w9, [x22, #19]!
  404a28:	ldrh	w8, [x8, x9, lsl #1]
  404a2c:	tbz	w8, #11, 404a04 <ferror@plt+0x2eb4>
  404a30:	add	x1, sp, #0x8
  404a34:	mov	w2, #0xa                   	// #10
  404a38:	mov	x0, x22
  404a3c:	str	wzr, [x21]
  404a40:	bl	4019b0 <strtol@plt>
  404a44:	str	w0, [x19]
  404a48:	ldr	w8, [x21]
  404a4c:	cbnz	w8, 404a68 <ferror@plt+0x2f18>
  404a50:	ldr	x8, [sp, #8]
  404a54:	cmp	x22, x8
  404a58:	b.eq	404a68 <ferror@plt+0x2f18>  // b.none
  404a5c:	cbz	x8, 404a08 <ferror@plt+0x2eb8>
  404a60:	ldrb	w8, [x8]
  404a64:	cbz	w8, 404a08 <ferror@plt+0x2eb8>
  404a68:	mov	w0, #0xffffffff            	// #-1
  404a6c:	b	404a88 <ferror@plt+0x2f38>
  404a70:	mov	w0, wzr
  404a74:	b	404a88 <ferror@plt+0x2f38>
  404a78:	ldr	w8, [x21]
  404a7c:	cmp	w8, #0x0
  404a80:	mov	w8, #0x1                   	// #1
  404a84:	cneg	w0, w8, ne  // ne = any
  404a88:	ldp	x20, x19, [sp, #48]
  404a8c:	ldp	x22, x21, [sp, #32]
  404a90:	ldp	x29, x30, [sp, #16]
  404a94:	add	sp, sp, #0x40
  404a98:	ret
  404a9c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404aa0:	add	x1, x1, #0x75f
  404aa4:	b	404aa8 <ferror@plt+0x2f58>
  404aa8:	stp	x29, x30, [sp, #-64]!
  404aac:	stp	x28, x23, [sp, #16]
  404ab0:	stp	x22, x21, [sp, #32]
  404ab4:	stp	x20, x19, [sp, #48]
  404ab8:	mov	x29, sp
  404abc:	sub	sp, sp, #0x2, lsl #12
  404ac0:	sub	sp, sp, #0x20
  404ac4:	adrp	x2, 405000 <ferror@plt+0x34b0>
  404ac8:	mov	x4, x1
  404acc:	mov	w3, w0
  404ad0:	add	x2, x2, #0x789
  404ad4:	add	x0, sp, #0x10
  404ad8:	mov	w1, #0x2000                	// #8192
  404adc:	bl	4017d0 <snprintf@plt>
  404ae0:	add	x0, sp, #0x10
  404ae4:	mov	w1, wzr
  404ae8:	bl	401830 <open@plt>
  404aec:	tbnz	w0, #31, 404bbc <ferror@plt+0x306c>
  404af0:	mov	w19, w0
  404af4:	add	x0, sp, #0x10
  404af8:	mov	w2, #0x2000                	// #8192
  404afc:	mov	w1, wzr
  404b00:	add	x20, sp, #0x10
  404b04:	mov	w21, #0x2000                	// #8192
  404b08:	bl	401890 <memset@plt>
  404b0c:	adrp	x8, 405000 <ferror@plt+0x34b0>
  404b10:	ldr	q0, [x8, #1856]
  404b14:	mov	x22, xzr
  404b18:	str	q0, [sp]
  404b1c:	b	404b30 <ferror@plt+0x2fe0>
  404b20:	subs	x21, x21, x0
  404b24:	add	x20, x20, x0
  404b28:	add	x22, x0, x22
  404b2c:	b.eq	404ba4 <ferror@plt+0x3054>  // b.none
  404b30:	mov	w0, w19
  404b34:	mov	x1, x20
  404b38:	mov	x2, x21
  404b3c:	bl	401a60 <read@plt>
  404b40:	cmp	x0, #0x0
  404b44:	b.gt	404b20 <ferror@plt+0x2fd0>
  404b48:	mov	w23, #0x6                   	// #6
  404b4c:	tbz	x0, #63, 404ba0 <ferror@plt+0x3050>
  404b50:	bl	401ae0 <__errno_location@plt>
  404b54:	ldr	w8, [x0]
  404b58:	cmp	w8, #0xb
  404b5c:	b.eq	404b68 <ferror@plt+0x3018>  // b.none
  404b60:	cmp	w8, #0x4
  404b64:	b.ne	404ba0 <ferror@plt+0x3050>  // b.any
  404b68:	subs	w23, w23, #0x1
  404b6c:	b.eq	404ba0 <ferror@plt+0x3050>  // b.none
  404b70:	ldr	q0, [sp]
  404b74:	sub	x0, x29, #0x10
  404b78:	mov	x1, xzr
  404b7c:	stur	q0, [x29, #-16]
  404b80:	bl	4019e0 <nanosleep@plt>
  404b84:	mov	w0, w19
  404b88:	mov	x1, x20
  404b8c:	mov	x2, x21
  404b90:	bl	401a60 <read@plt>
  404b94:	cmp	x0, #0x1
  404b98:	b.lt	404b4c <ferror@plt+0x2ffc>  // b.tstop
  404b9c:	b	404b20 <ferror@plt+0x2fd0>
  404ba0:	cbz	x22, 404bc4 <ferror@plt+0x3074>
  404ba4:	cmp	x22, #0x1
  404ba8:	b.lt	404bc4 <ferror@plt+0x3074>  // b.tstop
  404bac:	cmp	x22, #0x8
  404bb0:	b.cs	404bf4 <ferror@plt+0x30a4>  // b.hs, b.nlast
  404bb4:	mov	x8, xzr
  404bb8:	b	404ce8 <ferror@plt+0x3198>
  404bbc:	mov	x20, xzr
  404bc0:	b	404bd4 <ferror@plt+0x3084>
  404bc4:	mov	x20, xzr
  404bc8:	tbnz	w19, #31, 404bd4 <ferror@plt+0x3084>
  404bcc:	mov	w0, w19
  404bd0:	bl	401900 <close@plt>
  404bd4:	mov	x0, x20
  404bd8:	add	sp, sp, #0x2, lsl #12
  404bdc:	add	sp, sp, #0x20
  404be0:	ldp	x20, x19, [sp, #48]
  404be4:	ldp	x22, x21, [sp, #32]
  404be8:	ldp	x28, x23, [sp, #16]
  404bec:	ldp	x29, x30, [sp], #64
  404bf0:	ret
  404bf4:	and	x8, x22, #0xfffffffffffffff8
  404bf8:	add	x9, sp, #0x10
  404bfc:	orr	x9, x9, #0x3
  404c00:	mov	w10, #0x20                  	// #32
  404c04:	mov	x11, x8
  404c08:	b	404c18 <ferror@plt+0x30c8>
  404c0c:	subs	x11, x11, #0x8
  404c10:	add	x9, x9, #0x8
  404c14:	b.eq	404cc0 <ferror@plt+0x3170>  // b.none
  404c18:	ldur	d0, [x9, #-3]
  404c1c:	cmeq	v0.8b, v0.8b, #0
  404c20:	umov	w12, v0.b[0]
  404c24:	tbz	w12, #0, 404c74 <ferror@plt+0x3124>
  404c28:	sturb	w10, [x9, #-3]
  404c2c:	umov	w12, v0.b[1]
  404c30:	tbnz	w12, #0, 404c7c <ferror@plt+0x312c>
  404c34:	umov	w12, v0.b[2]
  404c38:	tbz	w12, #0, 404c88 <ferror@plt+0x3138>
  404c3c:	sturb	w10, [x9, #-1]
  404c40:	umov	w12, v0.b[3]
  404c44:	tbnz	w12, #0, 404c90 <ferror@plt+0x3140>
  404c48:	umov	w12, v0.b[4]
  404c4c:	tbz	w12, #0, 404c9c <ferror@plt+0x314c>
  404c50:	strb	w10, [x9, #1]
  404c54:	umov	w12, v0.b[5]
  404c58:	tbnz	w12, #0, 404ca4 <ferror@plt+0x3154>
  404c5c:	umov	w12, v0.b[6]
  404c60:	tbz	w12, #0, 404cb0 <ferror@plt+0x3160>
  404c64:	strb	w10, [x9, #3]
  404c68:	umov	w12, v0.b[7]
  404c6c:	tbz	w12, #0, 404c0c <ferror@plt+0x30bc>
  404c70:	b	404cb8 <ferror@plt+0x3168>
  404c74:	umov	w12, v0.b[1]
  404c78:	tbz	w12, #0, 404c34 <ferror@plt+0x30e4>
  404c7c:	sturb	w10, [x9, #-2]
  404c80:	umov	w12, v0.b[2]
  404c84:	tbnz	w12, #0, 404c3c <ferror@plt+0x30ec>
  404c88:	umov	w12, v0.b[3]
  404c8c:	tbz	w12, #0, 404c48 <ferror@plt+0x30f8>
  404c90:	strb	w10, [x9]
  404c94:	umov	w12, v0.b[4]
  404c98:	tbnz	w12, #0, 404c50 <ferror@plt+0x3100>
  404c9c:	umov	w12, v0.b[5]
  404ca0:	tbz	w12, #0, 404c5c <ferror@plt+0x310c>
  404ca4:	strb	w10, [x9, #2]
  404ca8:	umov	w12, v0.b[6]
  404cac:	tbnz	w12, #0, 404c64 <ferror@plt+0x3114>
  404cb0:	umov	w12, v0.b[7]
  404cb4:	tbz	w12, #0, 404c0c <ferror@plt+0x30bc>
  404cb8:	strb	w10, [x9, #4]
  404cbc:	b	404c0c <ferror@plt+0x30bc>
  404cc0:	cmp	x22, x8
  404cc4:	b.ne	404ce8 <ferror@plt+0x3198>  // b.any
  404cc8:	add	x8, sp, #0x10
  404ccc:	add	x8, x22, x8
  404cd0:	add	x0, sp, #0x10
  404cd4:	sturb	wzr, [x8, #-1]
  404cd8:	bl	4018e0 <strdup@plt>
  404cdc:	mov	x20, x0
  404ce0:	tbz	w19, #31, 404bcc <ferror@plt+0x307c>
  404ce4:	b	404bd4 <ferror@plt+0x3084>
  404ce8:	add	x10, sp, #0x10
  404cec:	sub	x9, x22, x8
  404cf0:	add	x8, x10, x8
  404cf4:	mov	w10, #0x20                  	// #32
  404cf8:	b	404d08 <ferror@plt+0x31b8>
  404cfc:	subs	x9, x9, #0x1
  404d00:	add	x8, x8, #0x1
  404d04:	b.eq	404cc8 <ferror@plt+0x3178>  // b.none
  404d08:	ldrb	w11, [x8]
  404d0c:	cbnz	w11, 404cfc <ferror@plt+0x31ac>
  404d10:	strb	w10, [x8]
  404d14:	b	404cfc <ferror@plt+0x31ac>
  404d18:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404d1c:	add	x1, x1, #0x767
  404d20:	b	404aa8 <ferror@plt+0x2f58>
  404d24:	stp	x29, x30, [sp, #-32]!
  404d28:	mov	w0, #0x1                   	// #1
  404d2c:	mov	w1, #0x18                  	// #24
  404d30:	str	x19, [sp, #16]
  404d34:	mov	x29, sp
  404d38:	bl	4018c0 <calloc@plt>
  404d3c:	mov	x19, x0
  404d40:	cbz	x0, 404d68 <ferror@plt+0x3218>
  404d44:	adrp	x0, 405000 <ferror@plt+0x34b0>
  404d48:	add	x0, x0, #0x76c
  404d4c:	bl	401790 <opendir@plt>
  404d50:	str	x0, [x19]
  404d54:	cbz	x0, 404d68 <ferror@plt+0x3218>
  404d58:	mov	x0, x19
  404d5c:	ldr	x19, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #32
  404d64:	ret
  404d68:	mov	x0, x19
  404d6c:	bl	4019d0 <free@plt>
  404d70:	mov	x19, xzr
  404d74:	mov	x0, x19
  404d78:	ldr	x19, [sp, #16]
  404d7c:	ldp	x29, x30, [sp], #32
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-32]!
  404d88:	str	x19, [sp, #16]
  404d8c:	mov	x19, x0
  404d90:	mov	x29, sp
  404d94:	cbz	x0, 404da4 <ferror@plt+0x3254>
  404d98:	ldr	x0, [x19]
  404d9c:	cbz	x0, 404da4 <ferror@plt+0x3254>
  404da0:	bl	4018f0 <closedir@plt>
  404da4:	mov	x0, x19
  404da8:	ldr	x19, [sp, #16]
  404dac:	ldp	x29, x30, [sp], #32
  404db0:	b	4019d0 <free@plt>
  404db4:	ldrb	w8, [x0, #20]
  404db8:	cmp	x1, #0x0
  404dbc:	cset	w9, ne  // ne = any
  404dc0:	str	x1, [x0, #8]
  404dc4:	and	w8, w8, #0xfe
  404dc8:	orr	w8, w8, w9
  404dcc:	strb	w8, [x0, #20]
  404dd0:	ret
  404dd4:	ldrb	w8, [x0, #20]
  404dd8:	str	w1, [x0, #16]
  404ddc:	orr	w8, w8, #0x2
  404de0:	strb	w8, [x0, #20]
  404de4:	ret
  404de8:	stp	x29, x30, [sp, #-96]!
  404dec:	stp	x28, x27, [sp, #16]
  404df0:	stp	x26, x25, [sp, #32]
  404df4:	stp	x24, x23, [sp, #48]
  404df8:	stp	x22, x21, [sp, #64]
  404dfc:	stp	x20, x19, [sp, #80]
  404e00:	mov	x29, sp
  404e04:	sub	sp, sp, #0x2, lsl #12
  404e08:	sub	sp, sp, #0x110
  404e0c:	mov	x21, x0
  404e10:	mov	w0, #0xffffffea            	// #-22
  404e14:	cbz	x21, 404fa0 <ferror@plt+0x3450>
  404e18:	mov	x19, x1
  404e1c:	cbz	x1, 404fa0 <ferror@plt+0x3450>
  404e20:	str	wzr, [x19]
  404e24:	bl	401ae0 <__errno_location@plt>
  404e28:	str	wzr, [x0]
  404e2c:	mov	x20, x0
  404e30:	ldr	x0, [x21]
  404e34:	bl	4018d0 <readdir@plt>
  404e38:	cbz	x0, 404f90 <ferror@plt+0x3440>
  404e3c:	mov	x22, x0
  404e40:	bl	4019a0 <__ctype_b_loc@plt>
  404e44:	adrp	x24, 405000 <ferror@plt+0x34b0>
  404e48:	adrp	x25, 405000 <ferror@plt+0x34b0>
  404e4c:	adrp	x26, 405000 <ferror@plt+0x34b0>
  404e50:	mov	x23, x0
  404e54:	add	x24, x24, #0x772
  404e58:	add	x25, x25, #0x2b7
  404e5c:	add	x26, x26, #0x77a
  404e60:	b	404e9c <ferror@plt+0x334c>
  404e64:	ldr	x0, [x21]
  404e68:	bl	401a40 <dirfd@plt>
  404e6c:	mov	w1, w0
  404e70:	mov	x3, sp
  404e74:	mov	w0, wzr
  404e78:	mov	x2, x22
  404e7c:	mov	w4, wzr
  404e80:	bl	401b40 <__fxstatat@plt>
  404e84:	cbz	w0, 404f44 <ferror@plt+0x33f4>
  404e88:	str	wzr, [x20]
  404e8c:	ldr	x0, [x21]
  404e90:	bl	4018d0 <readdir@plt>
  404e94:	mov	x22, x0
  404e98:	cbz	x0, 404f90 <ferror@plt+0x3440>
  404e9c:	ldr	x8, [x23]
  404ea0:	ldrb	w9, [x22, #19]!
  404ea4:	ldrh	w8, [x8, x9, lsl #1]
  404ea8:	tbz	w8, #11, 404e88 <ferror@plt+0x3338>
  404eac:	ldrb	w8, [x21, #20]
  404eb0:	tbnz	w8, #1, 404e64 <ferror@plt+0x3314>
  404eb4:	tbz	w8, #0, 404f5c <ferror@plt+0x340c>
  404eb8:	add	x0, sp, #0x108
  404ebc:	mov	w1, #0x2000                	// #8192
  404ec0:	mov	x2, x24
  404ec4:	mov	x3, x22
  404ec8:	bl	4017d0 <snprintf@plt>
  404ecc:	ldr	x0, [x21]
  404ed0:	bl	401a40 <dirfd@plt>
  404ed4:	add	x1, sp, #0x108
  404ed8:	mov	w2, #0x80000               	// #524288
  404edc:	bl	401ac0 <openat@plt>
  404ee0:	tbnz	w0, #31, 404e88 <ferror@plt+0x3338>
  404ee4:	mov	x1, x25
  404ee8:	bl	4018a0 <fdopen@plt>
  404eec:	cbz	x0, 404e88 <ferror@plt+0x3338>
  404ef0:	mov	x27, x0
  404ef4:	add	x0, sp, #0x108
  404ef8:	mov	w1, #0x2000                	// #8192
  404efc:	mov	x2, x27
  404f00:	bl	401b10 <fgets@plt>
  404f04:	mov	x28, x0
  404f08:	str	x0, [sp, #256]
  404f0c:	mov	x0, x27
  404f10:	bl	401800 <fclose@plt>
  404f14:	cbz	x28, 404e88 <ferror@plt+0x3338>
  404f18:	add	x0, sp, #0x108
  404f1c:	mov	x2, sp
  404f20:	mov	x1, x26
  404f24:	bl	401a90 <__isoc99_sscanf@plt>
  404f28:	cmp	w0, #0x1
  404f2c:	b.ne	404e88 <ferror@plt+0x3338>  // b.any
  404f30:	ldr	x1, [x21, #8]
  404f34:	mov	x0, sp
  404f38:	bl	401980 <strcmp@plt>
  404f3c:	cbnz	w0, 404e88 <ferror@plt+0x3338>
  404f40:	b	404f5c <ferror@plt+0x340c>
  404f44:	ldr	w8, [x21, #16]
  404f48:	ldr	w9, [sp, #24]
  404f4c:	cmp	w8, w9
  404f50:	b.ne	404e88 <ferror@plt+0x3338>  // b.any
  404f54:	ldrb	w8, [x21, #20]
  404f58:	tbnz	w8, #0, 404eb8 <ferror@plt+0x3368>
  404f5c:	add	x1, sp, #0x100
  404f60:	mov	w2, #0xa                   	// #10
  404f64:	mov	x0, x22
  404f68:	str	xzr, [sp, #256]
  404f6c:	str	wzr, [x20]
  404f70:	bl	4019b0 <strtol@plt>
  404f74:	str	w0, [x19]
  404f78:	ldr	w8, [x20]
  404f7c:	cbz	w8, 404fc4 <ferror@plt+0x3474>
  404f80:	cmp	w8, #0x0
  404f84:	mov	w9, #0xffffffff            	// #-1
  404f88:	csneg	w0, w9, w8, eq  // eq = none
  404f8c:	b	404fa0 <ferror@plt+0x3450>
  404f90:	ldr	w8, [x20]
  404f94:	cmp	w8, #0x0
  404f98:	mov	w8, #0x1                   	// #1
  404f9c:	cneg	w0, w8, ne  // ne = any
  404fa0:	add	sp, sp, #0x2, lsl #12
  404fa4:	add	sp, sp, #0x110
  404fa8:	ldp	x20, x19, [sp, #80]
  404fac:	ldp	x22, x21, [sp, #64]
  404fb0:	ldp	x24, x23, [sp, #48]
  404fb4:	ldp	x26, x25, [sp, #32]
  404fb8:	ldp	x28, x27, [sp, #16]
  404fbc:	ldp	x29, x30, [sp], #96
  404fc0:	ret
  404fc4:	ldr	x9, [sp, #256]
  404fc8:	cmp	x22, x9
  404fcc:	b.eq	404f80 <ferror@plt+0x3430>  // b.none
  404fd0:	cbz	x9, 404fdc <ferror@plt+0x348c>
  404fd4:	ldrb	w9, [x9]
  404fd8:	cbnz	w9, 404f80 <ferror@plt+0x3430>
  404fdc:	mov	w0, wzr
  404fe0:	b	404fa0 <ferror@plt+0x3450>
  404fe4:	nop
  404fe8:	stp	x29, x30, [sp, #-64]!
  404fec:	mov	x29, sp
  404ff0:	stp	x19, x20, [sp, #16]
  404ff4:	adrp	x20, 415000 <ferror@plt+0x134b0>
  404ff8:	add	x20, x20, #0xdf0
  404ffc:	stp	x21, x22, [sp, #32]
  405000:	adrp	x21, 415000 <ferror@plt+0x134b0>
  405004:	add	x21, x21, #0xde8
  405008:	sub	x20, x20, x21
  40500c:	mov	w22, w0
  405010:	stp	x23, x24, [sp, #48]
  405014:	mov	x23, x1
  405018:	mov	x24, x2
  40501c:	bl	4016b0 <memcpy@plt-0x40>
  405020:	cmp	xzr, x20, asr #3
  405024:	b.eq	405050 <ferror@plt+0x3500>  // b.none
  405028:	asr	x20, x20, #3
  40502c:	mov	x19, #0x0                   	// #0
  405030:	ldr	x3, [x21, x19, lsl #3]
  405034:	mov	x2, x24
  405038:	add	x19, x19, #0x1
  40503c:	mov	x1, x23
  405040:	mov	w0, w22
  405044:	blr	x3
  405048:	cmp	x20, x19
  40504c:	b.ne	405030 <ferror@plt+0x34e0>  // b.any
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x21, x22, [sp, #32]
  405058:	ldp	x23, x24, [sp, #48]
  40505c:	ldp	x29, x30, [sp], #64
  405060:	ret
  405064:	nop
  405068:	ret
  40506c:	nop
  405070:	adrp	x2, 416000 <ferror@plt+0x144b0>
  405074:	mov	x1, #0x0                   	// #0
  405078:	ldr	x2, [x2, #576]
  40507c:	b	4017a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405080 <.fini>:
  405080:	stp	x29, x30, [sp, #-16]!
  405084:	mov	x29, sp
  405088:	ldp	x29, x30, [sp], #16
  40508c:	ret
