<!DOCTYPE html>
<html>
  <head>
    <title>Plist HTML Viewer</title>

    <meta charset="UTF-8">

    <style type="text/css">
      .CodeMirror{font-family:monospace;height:300px;color:#000;direction:ltr}.CodeMirror-lines{padding:4px 0}.CodeMirror pre{padding:0 4px}.CodeMirror-gutter-filler,.CodeMirror-scrollbar-filler{background-color:#fff}.CodeMirror-gutters{border-right:1px solid #ddd;background-color:#f7f7f7;white-space:nowrap}.CodeMirror-linenumber{padding:0 3px 0 5px;min-width:20px;text-align:right;color:#999;white-space:nowrap}.CodeMirror-guttermarker{color:#000}.CodeMirror-guttermarker-subtle{color:#999}.CodeMirror-cursor{border-left:1px solid #000;border-right:none;width:0}.CodeMirror div.CodeMirror-secondarycursor{border-left:1px solid silver}.cm-fat-cursor .CodeMirror-cursor{width:auto;border:0!important;background:#7e7}.cm-fat-cursor div.CodeMirror-cursors{z-index:1}.cm-animate-fat-cursor{width:auto;border:0;-webkit-animation:blink 1.06s steps(1) infinite;-moz-animation:blink 1.06s steps(1) infinite;animation:blink 1.06s steps(1) infinite;background-color:#7e7}@-moz-keyframes blink{50%{background-color:transparent}}@-webkit-keyframes blink{50%{background-color:transparent}}@keyframes blink{50%{background-color:transparent}}.cm-tab{display:inline-block;text-decoration:inherit}.CodeMirror-rulers{position:absolute;left:0;right:0;top:-50px;bottom:-20px;overflow:hidden}.CodeMirror-ruler{border-left:1px solid #ccc;top:0;bottom:0;position:absolute}.cm-s-default .cm-header{color:#00f}.cm-s-default .cm-quote{color:#090}.cm-negative{color:#d44}.cm-positive{color:#292}.cm-header,.cm-strong{font-weight:700}.cm-em{font-style:italic}.cm-link{text-decoration:underline}.cm-strikethrough{text-decoration:line-through}.cm-s-default .cm-keyword{color:#708}.cm-s-default .cm-atom{color:#219}.cm-s-default .cm-number{color:#164}.cm-s-default .cm-def{color:#00f}.cm-s-default .cm-variable-2{color:#05a}.cm-s-default .cm-type,.cm-s-default .cm-variable-3{color:#085}.cm-s-default .cm-comment{color:#a50}.cm-s-default .cm-string{color:#a11}.cm-s-default .cm-string-2{color:#f50}.cm-s-default .cm-meta{color:#555}.cm-s-default .cm-qualifier{color:#555}.cm-s-default .cm-builtin{color:#30a}.cm-s-default .cm-bracket{color:#997}.cm-s-default .cm-tag{color:#170}.cm-s-default .cm-attribute{color:#00c}.cm-s-default .cm-hr{color:#999}.cm-s-default .cm-link{color:#00c}.cm-s-default .cm-error{color:red}.cm-invalidchar{color:red}.CodeMirror-composing{border-bottom:2px solid}div.CodeMirror span.CodeMirror-matchingbracket{color:#0f0}div.CodeMirror span.CodeMirror-nonmatchingbracket{color:#f22}.CodeMirror-matchingtag{background:rgba(255,150,0,.3)}.CodeMirror-activeline-background{background:#e8f2ff}.CodeMirror{position:relative;overflow:hidden;background:#fff}.CodeMirror-scroll{overflow:scroll!important;margin-bottom:-30px;margin-right:-30px;padding-bottom:30px;height:100%;outline:0;position:relative}.CodeMirror-sizer{position:relative;border-right:30px solid transparent}.CodeMirror-gutter-filler,.CodeMirror-hscrollbar,.CodeMirror-scrollbar-filler,.CodeMirror-vscrollbar{position:absolute;z-index:6;display:none}.CodeMirror-vscrollbar{right:0;top:0;overflow-x:hidden;overflow-y:scroll}.CodeMirror-hscrollbar{bottom:0;left:0;overflow-y:hidden;overflow-x:scroll}.CodeMirror-scrollbar-filler{right:0;bottom:0}.CodeMirror-gutter-filler{left:0;bottom:0}.CodeMirror-gutters{position:absolute;left:0;top:0;min-height:100%;z-index:3}.CodeMirror-gutter{white-space:normal;height:100%;display:inline-block;vertical-align:top;margin-bottom:-30px}.CodeMirror-gutter-wrapper{position:absolute;z-index:4;background:0 0!important;border:none!important}.CodeMirror-gutter-background{position:absolute;top:0;bottom:0;z-index:4}.CodeMirror-gutter-elt{position:absolute;cursor:default;z-index:4}.CodeMirror-gutter-wrapper ::selection{background-color:transparent}.CodeMirror-gutter-wrapper ::-moz-selection{background-color:transparent}.CodeMirror-lines{cursor:text;min-height:1px}.CodeMirror pre{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;border-width:0;background:0 0;font-family:inherit;font-size:inherit;margin:0;white-space:pre;word-wrap:normal;line-height:inherit;color:inherit;z-index:2;position:relative;overflow:visible;-webkit-tap-highlight-color:transparent;-webkit-font-variant-ligatures:contextual;font-variant-ligatures:contextual}.CodeMirror-wrap pre{word-wrap:break-word;white-space:pre-wrap;word-break:normal}.CodeMirror-linebackground{position:absolute;left:0;right:0;top:0;bottom:0;z-index:0}.CodeMirror-linewidget{position:relative;z-index:2;overflow:auto}.CodeMirror-rtl pre{direction:rtl}.CodeMirror-code{outline:0}.CodeMirror-gutter,.CodeMirror-gutters,.CodeMirror-linenumber,.CodeMirror-scroll,.CodeMirror-sizer{-moz-box-sizing:content-box;box-sizing:content-box}.CodeMirror-measure{position:absolute;width:100%;height:0;overflow:hidden;visibility:hidden}.CodeMirror-cursor{position:absolute;pointer-events:none}.CodeMirror-measure pre{position:static}div.CodeMirror-cursors{visibility:hidden;position:relative;z-index:3}div.CodeMirror-dragcursors{visibility:visible}.CodeMirror-focused div.CodeMirror-cursors{visibility:visible}.CodeMirror-selected{background:#d9d9d9}.CodeMirror-focused .CodeMirror-selected{background:#d7d4f0}.CodeMirror-crosshair{cursor:crosshair}.CodeMirror-line::selection,.CodeMirror-line>span::selection,.CodeMirror-line>span>span::selection{background:#d7d4f0}.CodeMirror-line::-moz-selection,.CodeMirror-line>span::-moz-selection,.CodeMirror-line>span>span::-moz-selection{background:#d7d4f0}.cm-searching{background-color:#ffa;background-color:rgba(255,255,0,.4)}.cm-force-border{padding-right:.1px}@media print{.CodeMirror div.CodeMirror-cursors{visibility:hidden}}.cm-tab-wrap-hack:after{content:''}span.CodeMirror-selectedtext{background:0 0}
/*# sourceMappingURL=codemirror.min.css.map */

      .severity-low {
  background-color: #669603;
}

.severity-low:after {
  content : 'L';
}

.severity-unspecified {
  background-color: #666666;
}

.severity-unspecified:after {
  content : 'U';
}

.severity-style {
  background-color: #9932cc;
}

.severity-style:after {
  content : 'S';
}

.severity-medium {
  background-color: #a9d323;
  color: black;
}

.severity-medium:after {
  content : 'M';
}

.severity-high {
  background-color: #ffa800;
}

.severity-high:after {
  content : 'H';
}

.severity-critical {
  background-color: #e92625;
}

.severity-critical:after {
  content : 'C';
}

i[class*="severity-"] {
  line-height: normal;
  text-transform: capitalize;
  font-size: 0.8em;
  font-weight: bold;
  color: white;
  display: inline-block;
  width: 16px;
  height: 16px;
  text-align: center;
  font-family: sans-serif;
}

      html, body {
  width: 100%;
  height: 100%;
  padding: 0px;
  margin: 0px;
}

div.container {
  padding: 10px;
}

#content {
  height: 100%;
  display: block;
  overflow: hidden;
}

#content > div {
  margin: 10px;
  overflow: hidden;
  border: 1px solid #ddd;
  border-radius: 3px;
  overflow: hidden;
  height: 97%;
}

.button {
  background-color: #f1f1f1;
  text-decoration: none;
  display: inline-block;
  padding: 8px 16px;
  color: black;
  cursor: pointer;
}

.button:hover {
  background-color: #ddd;
  color: black;
}

.review-status {
  color: white;
  text-align: center;
}

.review-status-confirmed {
  background-color: #e92625;
}

.review-status-false-positive {
  background-color: grey;
}

.review-status-intentional {
  background-color: #669603;
}

      div.container {
  width: 100%;
  height: 100%;
  padding: 0px;
}

#editor-wrapper {
  margin: 10px;
}

#side-bar {
  float: left;
  width: 260px;
  margin: 0px;
}

#report-nav ul {
  list-style-type: none;
  padding: 0;
  margin: 0;
  overflow-y: auto;
  height: 100%;
}

#report-nav ul > li {
  padding: .4em;
  background-color: #fff;
  border-bottom: 1px solid rgba(0,0,0,.125);
  text-align: left;
  overflow: hidden;
  white-space: nowrap;
  text-overflow: ellipsis;
}

#report-nav ul > li.active {
  background-color: #427ea9;
  color: white;
}

#report-nav ul > li:hover {
  background-color: #427ea9;
  color: white;
  cursor: pointer;
}

#report-nav ul a {
  text-decoration: none;
}

#report-nav i[class*="severity-"] {
  margin-right: 5px;
}

.header {
  border-bottom: 1px solid lightgrey;
  font-family: monospace;
  padding: 10px;
  background-color: #fafbfc;
  border-bottom: 1px solid #e1e4e8;
  border-top-left-radius: 2px;
  border-top-right-radius: 2px;
}

#report-nav .header {
  font-weight: bold;
}

#editor-wrapper .header > div {
  padding-top: 2px;
}

#file-path,
#checker-name {
  color: #195ea2;
}

#review-status {
  padding: 0px 5px;
}

#file-path {
  font-family: monospace;
}

.check-msg {
  display: inline-block;
  padding: 3px 6px;
  margin: 1px;
  -webkit-border-radius: 5px;
  -moz-border-radius: 5px;
  border-radius: 5px;
}

.check-msg.info {
  color: #00546f;
  background-color: #bfdfe9;
  border: 1px solid #87a8b3;
}

.check-msg.error {
  background-color: #f2dede;
  color: #a94442;
  border: 1px solid #ebcccc;
}

.check-msg.macro {
  background-color: #d7dac2;
  color: #4f5c6d;
  border: 1px solid #d7dac2;
}

.check-msg.note {
  background-color: #d7d7d7;
  color: #4f5c6d;
  border: 1px solid #bfbfbf;
}

.check-msg.current {
  border: 2px dashed #3692ff;
}

.check-msg .tag {
  padding: 1px 5px;
  text-align: center;
  border-radius: 2px;
  margin-right: 5px;
  text-decoration: inherit;
}

.check-msg .tag.macro {
  background-color: #83876a;
  color: white;
  text-transform: capitalize;
}

.check-msg .tag.note {
  background-color: #9299a1;
  color: white;
  text-transform: capitalize;
}

.checker-enum {
  color: white;
  padding: 1px 5px;
  text-align: center;
  border-radius: 25px;
  margin-right: 5px;
  text-decoration: inherit;
}

.checker-enum.info {
  background-color: #427ea9;
}

.checker-enum.error {
  background-color: #a94442;
}

.arrow {
  border: solid black;
  border-width: 0 3px 3px 0;
  display: inline-block;
  padding: 3px;
  cursor: pointer;
  margin: 0px 5px;
}

.arrow:hover {
  border: solid #437ea8;
  border-width: 0 3px 3px 0;
}

.left-arrow {
  transform: rotate(135deg);
  -webkit-transform: rotate(135deg);
}

.right-arrow {
  transform: rotate(-45deg);
  -webkit-transform: rotate(-45deg);
}

    </style>

    <script type="text/javascript">
      function setNonCompatibleBrowserMessage() {
  document.body.innerHTML =
    '<h2 style="margin-left: 20px;">Your browser is not compatible with CodeChecker Viewer!</h2> \
     <p style="margin-left: 20px;">The version required for the following browsers are:</p> \
     <ul style="margin-left: 20px;"> \
     <li>Internet Explorer: version 9 or newer</li> \
     <li>Firefox: version 22.0 or newer</li> \
     </ul>';
}

// http://stackoverflow.com/questions/5916900/how-can-you-detect-the-version-of-a-browser
var browserVersion = (function(){
  var ua = navigator.userAgent, tem,
    M = ua.match(/(opera|chrome|safari|firefox|msie|trident(?=\/))\/?\s*(\d+)/i) || [];

  if (/trident/i.test(M[1])) {
    tem = /\brv[ :]+(\d+)/g.exec(ua) || [];
    return 'IE ' + (tem[1] || '');
  }

  if (M[1] === 'Chrome') {
    tem = ua.match(/\b(OPR|Edge)\/(\d+)/);
    if (tem != null) return tem.slice(1).join(' ').replace('OPR', 'Opera');
  }

  M = M[2] ? [M[1], M[2]] : [navigator.appName, navigator.appVersion, '-?'];
  if ((tem = ua.match(/version\/(\d+)/i)) != null) M.splice(1, 1, tem[1]);
    return M.join(' ');
})();

var pos = browserVersion.indexOf(' ');
var browser = browserVersion.substr(0, pos);
var version = parseInt(browserVersion.substr(pos + 1));

var browserCompatible
  = browser === 'Firefox'
  ? version >= 22
  : browser === 'IE'
  ? version >= 9
  : true;


      /* MIT License

Copyright (C) 2017 by Marijn Haverbeke <marijnh@gmail.com> and others

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.
 */
      !function(e,t){"object"==typeof exports&&"undefined"!=typeof module?module.exports=t():"function"==typeof define&&define.amd?define(t):e.CodeMirror=t()}(this,function(){"use strict";function e(e){return new RegExp("(^|\\s)"+e+"(?:$|\\s)\\s*")}function t(e){for(var t=e.childNodes.length;t>0;--t)e.removeChild(e.firstChild);return e}function r(e,r){return t(e).appendChild(r)}function n(e,t,r,n){var i=document.createElement(e);if(r&&(i.className=r),n&&(i.style.cssText=n),"string"==typeof t)i.appendChild(document.createTextNode(t));else if(t)for(var o=0;o<t.length;++o)i.appendChild(t[o]);return i}function i(e,t,r,i){var o=n(e,t,r,i);return o.setAttribute("role","presentation"),o}function o(e,t){if(3==t.nodeType&&(t=t.parentNode),e.contains)return e.contains(t);do{if(11==t.nodeType&&(t=t.host),t==e)return!0}while(t=t.parentNode)}function l(){var e;try{e=document.activeElement}catch(t){e=document.body||null}for(;e&&e.shadowRoot&&e.shadowRoot.activeElement;)e=e.shadowRoot.activeElement;return e}function s(t,r){var n=t.className;e(r).test(n)||(t.className+=(n?" ":"")+r)}function a(t,r){for(var n=t.split(" "),i=0;i<n.length;i++)n[i]&&!e(n[i]).test(r)&&(r+=" "+n[i]);return r}function u(e){var t=Array.prototype.slice.call(arguments,1);return function(){return e.apply(null,t)}}function c(e,t,r){t||(t={});for(var n in e)!e.hasOwnProperty(n)||!1===r&&t.hasOwnProperty(n)||(t[n]=e[n]);return t}function f(e,t,r,n,i){null==t&&-1==(t=e.search(/[^\s\u00a0]/))&&(t=e.length);for(var o=n||0,l=i||0;;){var s=e.indexOf("\t",o);if(s<0||s>=t)return l+(t-o);l+=s-o,l+=r-l%r,o=s+1}}function h(e,t){for(var r=0;r<e.length;++r)if(e[r]==t)return r;return-1}function d(e,t,r){for(var n=0,i=0;;){var o=e.indexOf("\t",n);-1==o&&(o=e.length);var l=o-n;if(o==e.length||i+l>=t)return n+Math.min(l,t-i);if(i+=o-n,i+=r-i%r,n=o+1,i>=t)return n}}function p(e){for(;Kl.length<=e;)Kl.push(g(Kl)+" ");return Kl[e]}function g(e){return e[e.length-1]}function v(e,t){for(var r=[],n=0;n<e.length;n++)r[n]=t(e[n],n);return r}function m(e,t,r){for(var n=0,i=r(t);n<e.length&&r(e[n])<=i;)n++;e.splice(n,0,t)}function y(){}function b(e,t){var r;return Object.create?r=Object.create(e):(y.prototype=e,r=new y),t&&c(t,r),r}function w(e){return/\w/.test(e)||e>""&&(e.toUpperCase()!=e.toLowerCase()||jl.test(e))}function x(e,t){return t?!!(t.source.indexOf("\\w")>-1&&w(e))||t.test(e):w(e)}function C(e){for(var t in e)if(e.hasOwnProperty(t)&&e[t])return!1;return!0}function S(e){return e.charCodeAt(0)>=768&&Xl.test(e)}function L(e,t,r){for(;(r<0?t>0:t<e.length)&&S(e.charAt(t));)t+=r;return t}function k(e,t,r){for(var n=t>r?-1:1;;){if(t==r)return t;var i=(t+r)/2,o=n<0?Math.ceil(i):Math.floor(i);if(o==t)return e(o)?t:r;e(o)?r=o:t=o+n}}function T(e,t,r){var o=this;this.input=r,o.scrollbarFiller=n("div",null,"CodeMirror-scrollbar-filler"),o.scrollbarFiller.setAttribute("cm-not-content","true"),o.gutterFiller=n("div",null,"CodeMirror-gutter-filler"),o.gutterFiller.setAttribute("cm-not-content","true"),o.lineDiv=i("div",null,"CodeMirror-code"),o.selectionDiv=n("div",null,null,"position: relative; z-index: 1"),o.cursorDiv=n("div",null,"CodeMirror-cursors"),o.measure=n("div",null,"CodeMirror-measure"),o.lineMeasure=n("div",null,"CodeMirror-measure"),o.lineSpace=i("div",[o.measure,o.lineMeasure,o.selectionDiv,o.cursorDiv,o.lineDiv],null,"position: relative; outline: none");var l=i("div",[o.lineSpace],"CodeMirror-lines");o.mover=n("div",[l],null,"position: relative"),o.sizer=n("div",[o.mover],"CodeMirror-sizer"),o.sizerWidth=null,o.heightForcer=n("div",null,null,"position: absolute; height: "+Rl+"px; width: 1px;"),o.gutters=n("div",null,"CodeMirror-gutters"),o.lineGutter=null,o.scroller=n("div",[o.sizer,o.heightForcer,o.gutters],"CodeMirror-scroll"),o.scroller.setAttribute("tabIndex","-1"),o.wrapper=n("div",[o.scrollbarFiller,o.gutterFiller,o.scroller],"CodeMirror"),gl&&vl<8&&(o.gutters.style.zIndex=-1,o.scroller.style.paddingRight=0),ml||fl&&Tl||(o.scroller.draggable=!0),e&&(e.appendChild?e.appendChild(o.wrapper):e(o.wrapper)),o.viewFrom=o.viewTo=t.first,o.reportedViewFrom=o.reportedViewTo=t.first,o.view=[],o.renderedView=null,o.externalMeasured=null,o.viewOffset=0,o.lastWrapHeight=o.lastWrapWidth=0,o.updateLineNumbers=null,o.nativeBarWidth=o.barHeight=o.barWidth=0,o.scrollbarsClipped=!1,o.lineNumWidth=o.lineNumInnerWidth=o.lineNumChars=null,o.alignWidgets=!1,o.cachedCharWidth=o.cachedTextHeight=o.cachedPaddingH=null,o.maxLine=null,o.maxLineLength=0,o.maxLineChanged=!1,o.wheelDX=o.wheelDY=o.wheelStartX=o.wheelStartY=null,o.shift=!1,o.selForContextMenu=null,o.activeTouch=null,r.init(o)}function M(e,t){if((t-=e.first)<0||t>=e.size)throw new Error("There is no line "+(t+e.first)+" in the document.");for(var r=e;!r.lines;)for(var n=0;;++n){var i=r.children[n],o=i.chunkSize();if(t<o){r=i;break}t-=o}return r.lines[t]}function N(e,t,r){var n=[],i=t.line;return e.iter(t.line,r.line+1,function(e){var o=e.text;i==r.line&&(o=o.slice(0,r.ch)),i==t.line&&(o=o.slice(t.ch)),n.push(o),++i}),n}function O(e,t,r){var n=[];return e.iter(t,r,function(e){n.push(e.text)}),n}function A(e,t){var r=t-e.height;if(r)for(var n=e;n;n=n.parent)n.height+=r}function W(e){if(null==e.parent)return null;for(var t=e.parent,r=h(t.lines,e),n=t.parent;n;t=n,n=n.parent)for(var i=0;n.children[i]!=t;++i)r+=n.children[i].chunkSize();return r+t.first}function D(e,t){var r=e.first;e:do{for(var n=0;n<e.children.length;++n){var i=e.children[n],o=i.height;if(t<o){e=i;continue e}t-=o,r+=i.chunkSize()}return r}while(!e.lines);for(var l=0;l<e.lines.length;++l){var s=e.lines[l].height;if(t<s)break;t-=s}return r+l}function H(e,t){return t>=e.first&&t<e.first+e.size}function F(e,t){return String(e.lineNumberFormatter(t+e.firstLineNumber))}function E(e,t,r){if(void 0===r&&(r=null),!(this instanceof E))return new E(e,t,r);this.line=e,this.ch=t,this.sticky=r}function P(e,t){return e.line-t.line||e.ch-t.ch}function I(e,t){return e.sticky==t.sticky&&0==P(e,t)}function z(e){return E(e.line,e.ch)}function R(e,t){return P(e,t)<0?t:e}function B(e,t){return P(e,t)<0?e:t}function G(e,t){return Math.max(e.first,Math.min(t,e.first+e.size-1))}function U(e,t){if(t.line<e.first)return E(e.first,0);var r=e.first+e.size-1;return t.line>r?E(r,M(e,r).text.length):V(t,M(e,t.line).text.length)}function V(e,t){var r=e.ch;return null==r||r>t?E(e.line,t):r<0?E(e.line,0):e}function K(e,t){for(var r=[],n=0;n<t.length;n++)r[n]=U(e,t[n]);return r}function j(){Yl=!0}function X(){_l=!0}function Y(e,t,r){this.marker=e,this.from=t,this.to=r}function _(e,t){if(e)for(var r=0;r<e.length;++r){var n=e[r];if(n.marker==t)return n}}function $(e,t){for(var r,n=0;n<e.length;++n)e[n]!=t&&(r||(r=[])).push(e[n]);return r}function q(e,t){e.markedSpans=e.markedSpans?e.markedSpans.concat([t]):[t],t.marker.attachLine(e)}function Z(e,t,r){var n;if(e)for(var i=0;i<e.length;++i){var o=e[i],l=o.marker;if(null==o.from||(l.inclusiveLeft?o.from<=t:o.from<t)||o.from==t&&"bookmark"==l.type&&(!r||!o.marker.insertLeft)){var s=null==o.to||(l.inclusiveRight?o.to>=t:o.to>t);(n||(n=[])).push(new Y(l,o.from,s?null:o.to))}}return n}function Q(e,t,r){var n;if(e)for(var i=0;i<e.length;++i){var o=e[i],l=o.marker;if(null==o.to||(l.inclusiveRight?o.to>=t:o.to>t)||o.from==t&&"bookmark"==l.type&&(!r||o.marker.insertLeft)){var s=null==o.from||(l.inclusiveLeft?o.from<=t:o.from<t);(n||(n=[])).push(new Y(l,s?null:o.from-t,null==o.to?null:o.to-t))}}return n}function J(e,t){if(t.full)return null;var r=H(e,t.from.line)&&M(e,t.from.line).markedSpans,n=H(e,t.to.line)&&M(e,t.to.line).markedSpans;if(!r&&!n)return null;var i=t.from.ch,o=t.to.ch,l=0==P(t.from,t.to),s=Z(r,i,l),a=Q(n,o,l),u=1==t.text.length,c=g(t.text).length+(u?i:0);if(s)for(var f=0;f<s.length;++f){var h=s[f];if(null==h.to){var d=_(a,h.marker);d?u&&(h.to=null==d.to?null:d.to+c):h.to=i}}if(a)for(var p=0;p<a.length;++p){var v=a[p];null!=v.to&&(v.to+=c),null==v.from?_(s,v.marker)||(v.from=c,u&&(s||(s=[])).push(v)):(v.from+=c,u&&(s||(s=[])).push(v))}s&&(s=ee(s)),a&&a!=s&&(a=ee(a));var m=[s];if(!u){var y,b=t.text.length-2;if(b>0&&s)for(var w=0;w<s.length;++w)null==s[w].to&&(y||(y=[])).push(new Y(s[w].marker,null,null));for(var x=0;x<b;++x)m.push(y);m.push(a)}return m}function ee(e){for(var t=0;t<e.length;++t){var r=e[t];null!=r.from&&r.from==r.to&&!1!==r.marker.clearWhenEmpty&&e.splice(t--,1)}return e.length?e:null}function te(e,t,r){var n=null;if(e.iter(t.line,r.line+1,function(e){if(e.markedSpans)for(var t=0;t<e.markedSpans.length;++t){var r=e.markedSpans[t].marker;!r.readOnly||n&&-1!=h(n,r)||(n||(n=[])).push(r)}}),!n)return null;for(var i=[{from:t,to:r}],o=0;o<n.length;++o)for(var l=n[o],s=l.find(0),a=0;a<i.length;++a){var u=i[a];if(!(P(u.to,s.from)<0||P(u.from,s.to)>0)){var c=[a,1],f=P(u.from,s.from),d=P(u.to,s.to);(f<0||!l.inclusiveLeft&&!f)&&c.push({from:u.from,to:s.from}),(d>0||!l.inclusiveRight&&!d)&&c.push({from:s.to,to:u.to}),i.splice.apply(i,c),a+=c.length-3}}return i}function re(e){var t=e.markedSpans;if(t){for(var r=0;r<t.length;++r)t[r].marker.detachLine(e);e.markedSpans=null}}function ne(e,t){if(t){for(var r=0;r<t.length;++r)t[r].marker.attachLine(e);e.markedSpans=t}}function ie(e){return e.inclusiveLeft?-1:0}function oe(e){return e.inclusiveRight?1:0}function le(e,t){var r=e.lines.length-t.lines.length;if(0!=r)return r;var n=e.find(),i=t.find(),o=P(n.from,i.from)||ie(e)-ie(t);if(o)return-o;var l=P(n.to,i.to)||oe(e)-oe(t);return l||t.id-e.id}function se(e,t){var r,n=_l&&e.markedSpans;if(n)for(var i=void 0,o=0;o<n.length;++o)(i=n[o]).marker.collapsed&&null==(t?i.from:i.to)&&(!r||le(r,i.marker)<0)&&(r=i.marker);return r}function ae(e){return se(e,!0)}function ue(e){return se(e,!1)}function ce(e,t,r,n,i){var o=M(e,t),l=_l&&o.markedSpans;if(l)for(var s=0;s<l.length;++s){var a=l[s];if(a.marker.collapsed){var u=a.marker.find(0),c=P(u.from,r)||ie(a.marker)-ie(i),f=P(u.to,n)||oe(a.marker)-oe(i);if(!(c>=0&&f<=0||c<=0&&f>=0)&&(c<=0&&(a.marker.inclusiveRight&&i.inclusiveLeft?P(u.to,r)>=0:P(u.to,r)>0)||c>=0&&(a.marker.inclusiveRight&&i.inclusiveLeft?P(u.from,n)<=0:P(u.from,n)<0)))return!0}}}function fe(e){for(var t;t=ae(e);)e=t.find(-1,!0).line;return e}function he(e){for(var t;t=ue(e);)e=t.find(1,!0).line;return e}function de(e){for(var t,r;t=ue(e);)e=t.find(1,!0).line,(r||(r=[])).push(e);return r}function pe(e,t){var r=M(e,t),n=fe(r);return r==n?t:W(n)}function ge(e,t){if(t>e.lastLine())return t;var r,n=M(e,t);if(!ve(e,n))return t;for(;r=ue(n);)n=r.find(1,!0).line;return W(n)+1}function ve(e,t){var r=_l&&t.markedSpans;if(r)for(var n=void 0,i=0;i<r.length;++i)if((n=r[i]).marker.collapsed){if(null==n.from)return!0;if(!n.marker.widgetNode&&0==n.from&&n.marker.inclusiveLeft&&me(e,t,n))return!0}}function me(e,t,r){if(null==r.to){var n=r.marker.find(1,!0);return me(e,n.line,_(n.line.markedSpans,r.marker))}if(r.marker.inclusiveRight&&r.to==t.text.length)return!0;for(var i=void 0,o=0;o<t.markedSpans.length;++o)if((i=t.markedSpans[o]).marker.collapsed&&!i.marker.widgetNode&&i.from==r.to&&(null==i.to||i.to!=r.from)&&(i.marker.inclusiveLeft||r.marker.inclusiveRight)&&me(e,t,i))return!0}function ye(e){for(var t=0,r=(e=fe(e)).parent,n=0;n<r.lines.length;++n){var i=r.lines[n];if(i==e)break;t+=i.height}for(var o=r.parent;o;r=o,o=r.parent)for(var l=0;l<o.children.length;++l){var s=o.children[l];if(s==r)break;t+=s.height}return t}function be(e){if(0==e.height)return 0;for(var t,r=e.text.length,n=e;t=ae(n);){var i=t.find(0,!0);n=i.from.line,r+=i.from.ch-i.to.ch}for(n=e;t=ue(n);){var o=t.find(0,!0);r-=n.text.length-o.from.ch,r+=(n=o.to.line).text.length-o.to.ch}return r}function we(e){var t=e.display,r=e.doc;t.maxLine=M(r,r.first),t.maxLineLength=be(t.maxLine),t.maxLineChanged=!0,r.iter(function(e){var r=be(e);r>t.maxLineLength&&(t.maxLineLength=r,t.maxLine=e)})}function xe(e,t,r,n){if(!e)return n(t,r,"ltr",0);for(var i=!1,o=0;o<e.length;++o){var l=e[o];(l.from<r&&l.to>t||t==r&&l.to==t)&&(n(Math.max(l.from,t),Math.min(l.to,r),1==l.level?"rtl":"ltr",o),i=!0)}i||n(t,r,"ltr")}function Ce(e,t,r){var n;$l=null;for(var i=0;i<e.length;++i){var o=e[i];if(o.from<t&&o.to>t)return i;o.to==t&&(o.from!=o.to&&"before"==r?n=i:$l=i),o.from==t&&(o.from!=o.to&&"before"!=r?n=i:$l=i)}return null!=n?n:$l}function Se(e,t){var r=e.order;return null==r&&(r=e.order=ql(e.text,t)),r}function Le(e,t){return e._handlers&&e._handlers[t]||Zl}function ke(e,t,r){if(e.removeEventListener)e.removeEventListener(t,r,!1);else if(e.detachEvent)e.detachEvent("on"+t,r);else{var n=e._handlers,i=n&&n[t];if(i){var o=h(i,r);o>-1&&(n[t]=i.slice(0,o).concat(i.slice(o+1)))}}}function Te(e,t){var r=Le(e,t);if(r.length)for(var n=Array.prototype.slice.call(arguments,2),i=0;i<r.length;++i)r[i].apply(null,n)}function Me(e,t,r){return"string"==typeof t&&(t={type:t,preventDefault:function(){this.defaultPrevented=!0}}),Te(e,r||t.type,e,t),He(t)||t.codemirrorIgnore}function Ne(e){var t=e._handlers&&e._handlers.cursorActivity;if(t)for(var r=e.curOp.cursorActivityHandlers||(e.curOp.cursorActivityHandlers=[]),n=0;n<t.length;++n)-1==h(r,t[n])&&r.push(t[n])}function Oe(e,t){return Le(e,t).length>0}function Ae(e){e.prototype.on=function(e,t){Ql(this,e,t)},e.prototype.off=function(e,t){ke(this,e,t)}}function We(e){e.preventDefault?e.preventDefault():e.returnValue=!1}function De(e){e.stopPropagation?e.stopPropagation():e.cancelBubble=!0}function He(e){return null!=e.defaultPrevented?e.defaultPrevented:0==e.returnValue}function Fe(e){We(e),De(e)}function Ee(e){return e.target||e.srcElement}function Pe(e){var t=e.which;return null==t&&(1&e.button?t=1:2&e.button?t=3:4&e.button&&(t=2)),Ml&&e.ctrlKey&&1==t&&(t=3),t}function Ie(e){if(null==Il){var t=n("span","​");r(e,n("span",[t,document.createTextNode("x")])),0!=e.firstChild.offsetHeight&&(Il=t.offsetWidth<=1&&t.offsetHeight>2&&!(gl&&vl<8))}var i=Il?n("span","​"):n("span"," ",null,"display: inline-block; width: 1px; margin-right: -1px");return i.setAttribute("cm-text",""),i}function ze(e){if(null!=zl)return zl;var n=r(e,document.createTextNode("AخA")),i=Wl(n,0,1).getBoundingClientRect(),o=Wl(n,1,2).getBoundingClientRect();return t(e),!(!i||i.left==i.right)&&(zl=o.right-i.right<3)}function Re(e){if(null!=ns)return ns;var t=r(e,n("span","x")),i=t.getBoundingClientRect(),o=Wl(t,0,1).getBoundingClientRect();return ns=Math.abs(i.left-o.left)>1}function Be(e,t){arguments.length>2&&(t.dependencies=Array.prototype.slice.call(arguments,2)),is[e]=t}function Ge(e){if("string"==typeof e&&os.hasOwnProperty(e))e=os[e];else if(e&&"string"==typeof e.name&&os.hasOwnProperty(e.name)){var t=os[e.name];"string"==typeof t&&(t={name:t}),(e=b(t,e)).name=t.name}else{if("string"==typeof e&&/^[\w\-]+\/[\w\-]+\+xml$/.test(e))return Ge("application/xml");if("string"==typeof e&&/^[\w\-]+\/[\w\-]+\+json$/.test(e))return Ge("application/json")}return"string"==typeof e?{name:e}:e||{name:"null"}}function Ue(e,t){t=Ge(t);var r=is[t.name];if(!r)return Ue(e,"text/plain");var n=r(e,t);if(ls.hasOwnProperty(t.name)){var i=ls[t.name];for(var o in i)i.hasOwnProperty(o)&&(n.hasOwnProperty(o)&&(n["_"+o]=n[o]),n[o]=i[o])}if(n.name=t.name,t.helperType&&(n.helperType=t.helperType),t.modeProps)for(var l in t.modeProps)n[l]=t.modeProps[l];return n}function Ve(e,t){c(t,ls.hasOwnProperty(e)?ls[e]:ls[e]={})}function Ke(e,t){if(!0===t)return t;if(e.copyState)return e.copyState(t);var r={};for(var n in t){var i=t[n];i instanceof Array&&(i=i.concat([])),r[n]=i}return r}function je(e,t){for(var r;e.innerMode&&(r=e.innerMode(t))&&r.mode!=e;)t=r.state,e=r.mode;return r||{mode:e,state:t}}function Xe(e,t,r){return!e.startState||e.startState(t,r)}function Ye(e,t,r,n){var i=[e.state.modeGen],o={};tt(e,t.text,e.doc.mode,r,function(e,t){return i.push(e,t)},o,n);for(var l=r.state,s=0;s<e.state.overlays.length;++s)!function(n){var l=e.state.overlays[n],s=1,a=0;r.state=!0,tt(e,t.text,l.mode,r,function(e,t){for(var r=s;a<e;){var n=i[s];n>e&&i.splice(s,1,e,i[s+1],n),s+=2,a=Math.min(e,n)}if(t)if(l.opaque)i.splice(r,s-r,e,"overlay "+t),s=r+2;else for(;r<s;r+=2){var o=i[r+1];i[r+1]=(o?o+" ":"")+"overlay "+t}},o)}(s);return r.state=l,{styles:i,classes:o.bgClass||o.textClass?o:null}}function _e(e,t,r){if(!t.styles||t.styles[0]!=e.state.modeGen){var n=$e(e,W(t)),i=t.text.length>e.options.maxHighlightLength&&Ke(e.doc.mode,n.state),o=Ye(e,t,n);i&&(n.state=i),t.stateAfter=n.save(!i),t.styles=o.styles,o.classes?t.styleClasses=o.classes:t.styleClasses&&(t.styleClasses=null),r===e.doc.highlightFrontier&&(e.doc.modeFrontier=Math.max(e.doc.modeFrontier,++e.doc.highlightFrontier))}return t.styles}function $e(e,t,r){var n=e.doc,i=e.display;if(!n.mode.startState)return new us(n,!0,t);var o=rt(e,t,r),l=o>n.first&&M(n,o-1).stateAfter,s=l?us.fromSaved(n,l,o):new us(n,Xe(n.mode),o);return n.iter(o,t,function(r){qe(e,r.text,s);var n=s.line;r.stateAfter=n==t-1||n%5==0||n>=i.viewFrom&&n<i.viewTo?s.save():null,s.nextLine()}),r&&(n.modeFrontier=s.line),s}function qe(e,t,r,n){var i=e.doc.mode,o=new ss(t,e.options.tabSize,r);for(o.start=o.pos=n||0,""==t&&Ze(i,r.state);!o.eol();)Qe(i,o,r.state),o.start=o.pos}function Ze(e,t){if(e.blankLine)return e.blankLine(t);if(e.innerMode){var r=je(e,t);return r.mode.blankLine?r.mode.blankLine(r.state):void 0}}function Qe(e,t,r,n){for(var i=0;i<10;i++){n&&(n[0]=je(e,r).mode);var o=e.token(t,r);if(t.pos>t.start)return o}throw new Error("Mode "+e.name+" failed to advance stream.")}function Je(e,t,r,n){var i,o,l=e.doc,s=l.mode,a=M(l,(t=U(l,t)).line),u=$e(e,t.line,r),c=new ss(a.text,e.options.tabSize,u);for(n&&(o=[]);(n||c.pos<t.ch)&&!c.eol();)c.start=c.pos,i=Qe(s,c,u.state),n&&o.push(new cs(c,i,Ke(l.mode,u.state)));return n?o:new cs(c,i,u.state)}function et(e,t){if(e)for(;;){var r=e.match(/(?:^|\s+)line-(background-)?(\S+)/);if(!r)break;e=e.slice(0,r.index)+e.slice(r.index+r[0].length);var n=r[1]?"bgClass":"textClass";null==t[n]?t[n]=r[2]:new RegExp("(?:^|s)"+r[2]+"(?:$|s)").test(t[n])||(t[n]+=" "+r[2])}return e}function tt(e,t,r,n,i,o,l){var s=r.flattenSpans;null==s&&(s=e.options.flattenSpans);var a,u=0,c=null,f=new ss(t,e.options.tabSize,n),h=e.options.addModeClass&&[null];for(""==t&&et(Ze(r,n.state),o);!f.eol();){if(f.pos>e.options.maxHighlightLength?(s=!1,l&&qe(e,t,n,f.pos),f.pos=t.length,a=null):a=et(Qe(r,f,n.state,h),o),h){var d=h[0].name;d&&(a="m-"+(a?d+" "+a:d))}if(!s||c!=a){for(;u<f.start;)i(u=Math.min(f.start,u+5e3),c);c=a}f.start=f.pos}for(;u<f.pos;){var p=Math.min(f.pos,u+5e3);i(p,c),u=p}}function rt(e,t,r){for(var n,i,o=e.doc,l=r?-1:t-(e.doc.mode.innerMode?1e3:100),s=t;s>l;--s){if(s<=o.first)return o.first;var a=M(o,s-1),u=a.stateAfter;if(u&&(!r||s+(u instanceof as?u.lookAhead:0)<=o.modeFrontier))return s;var c=f(a.text,null,e.options.tabSize);(null==i||n>c)&&(i=s-1,n=c)}return i}function nt(e,t){if(e.modeFrontier=Math.min(e.modeFrontier,t),!(e.highlightFrontier<t-10)){for(var r=e.first,n=t-1;n>r;n--){var i=M(e,n).stateAfter;if(i&&(!(i instanceof as)||n+i.lookAhead<t)){r=n+1;break}}e.highlightFrontier=Math.min(e.highlightFrontier,r)}}function it(e,t,r,n){e.text=t,e.stateAfter&&(e.stateAfter=null),e.styles&&(e.styles=null),null!=e.order&&(e.order=null),re(e),ne(e,r);var i=n?n(e):1;i!=e.height&&A(e,i)}function ot(e){e.parent=null,re(e)}function lt(e,t){if(!e||/^\s*$/.test(e))return null;var r=t.addModeClass?ps:ds;return r[e]||(r[e]=e.replace(/\S+/g,"cm-$&"))}function st(e,t){var r=i("span",null,null,ml?"padding-right: .1px":null),n={pre:i("pre",[r],"CodeMirror-line"),content:r,col:0,pos:0,cm:e,trailingSpace:!1,splitSpaces:(gl||ml)&&e.getOption("lineWrapping")};t.measure={};for(var o=0;o<=(t.rest?t.rest.length:0);o++){var l=o?t.rest[o-1]:t.line,s=void 0;n.pos=0,n.addToken=ut,ze(e.display.measure)&&(s=Se(l,e.doc.direction))&&(n.addToken=ft(n.addToken,s)),n.map=[],dt(l,n,_e(e,l,t!=e.display.externalMeasured&&W(l))),l.styleClasses&&(l.styleClasses.bgClass&&(n.bgClass=a(l.styleClasses.bgClass,n.bgClass||"")),l.styleClasses.textClass&&(n.textClass=a(l.styleClasses.textClass,n.textClass||""))),0==n.map.length&&n.map.push(0,0,n.content.appendChild(Ie(e.display.measure))),0==o?(t.measure.map=n.map,t.measure.cache={}):((t.measure.maps||(t.measure.maps=[])).push(n.map),(t.measure.caches||(t.measure.caches=[])).push({}))}if(ml){var u=n.content.lastChild;(/\bcm-tab\b/.test(u.className)||u.querySelector&&u.querySelector(".cm-tab"))&&(n.content.className="cm-tab-wrap-hack")}return Te(e,"renderLine",e,t.line,n.pre),n.pre.className&&(n.textClass=a(n.pre.className,n.textClass||"")),n}function at(e){var t=n("span","•","cm-invalidchar");return t.title="\\u"+e.charCodeAt(0).toString(16),t.setAttribute("aria-label",t.title),t}function ut(e,t,r,i,o,l,s){if(t){var a,u=e.splitSpaces?ct(t,e.trailingSpace):t,c=e.cm.state.specialChars,f=!1;if(c.test(t)){a=document.createDocumentFragment();for(var h=0;;){c.lastIndex=h;var d=c.exec(t),g=d?d.index-h:t.length-h;if(g){var v=document.createTextNode(u.slice(h,h+g));gl&&vl<9?a.appendChild(n("span",[v])):a.appendChild(v),e.map.push(e.pos,e.pos+g,v),e.col+=g,e.pos+=g}if(!d)break;h+=g+1;var m=void 0;if("\t"==d[0]){var y=e.cm.options.tabSize,b=y-e.col%y;(m=a.appendChild(n("span",p(b),"cm-tab"))).setAttribute("role","presentation"),m.setAttribute("cm-text","\t"),e.col+=b}else"\r"==d[0]||"\n"==d[0]?((m=a.appendChild(n("span","\r"==d[0]?"␍":"␤","cm-invalidchar"))).setAttribute("cm-text",d[0]),e.col+=1):((m=e.cm.options.specialCharPlaceholder(d[0])).setAttribute("cm-text",d[0]),gl&&vl<9?a.appendChild(n("span",[m])):a.appendChild(m),e.col+=1);e.map.push(e.pos,e.pos+1,m),e.pos++}}else e.col+=t.length,a=document.createTextNode(u),e.map.push(e.pos,e.pos+t.length,a),gl&&vl<9&&(f=!0),e.pos+=t.length;if(e.trailingSpace=32==u.charCodeAt(t.length-1),r||i||o||f||s){var w=r||"";i&&(w+=i),o&&(w+=o);var x=n("span",[a],w,s);return l&&(x.title=l),e.content.appendChild(x)}e.content.appendChild(a)}}function ct(e,t){if(e.length>1&&!/  /.test(e))return e;for(var r=t,n="",i=0;i<e.length;i++){var o=e.charAt(i);" "!=o||!r||i!=e.length-1&&32!=e.charCodeAt(i+1)||(o=" "),n+=o,r=" "==o}return n}function ft(e,t){return function(r,n,i,o,l,s,a){i=i?i+" cm-force-border":"cm-force-border";for(var u=r.pos,c=u+n.length;;){for(var f=void 0,h=0;h<t.length&&!((f=t[h]).to>u&&f.from<=u);h++);if(f.to>=c)return e(r,n,i,o,l,s,a);e(r,n.slice(0,f.to-u),i,o,null,s,a),o=null,n=n.slice(f.to-u),u=f.to}}}function ht(e,t,r,n){var i=!n&&r.widgetNode;i&&e.map.push(e.pos,e.pos+t,i),!n&&e.cm.display.input.needsContentAttribute&&(i||(i=e.content.appendChild(document.createElement("span"))),i.setAttribute("cm-marker",r.id)),i&&(e.cm.display.input.setUneditable(i),e.content.appendChild(i)),e.pos+=t,e.trailingSpace=!1}function dt(e,t,r){var n=e.markedSpans,i=e.text,o=0;if(n)for(var l,s,a,u,c,f,h,d=i.length,p=0,g=1,v="",m=0;;){if(m==p){a=u=c=f=s="",h=null,m=1/0;for(var y=[],b=void 0,w=0;w<n.length;++w){var x=n[w],C=x.marker;"bookmark"==C.type&&x.from==p&&C.widgetNode?y.push(C):x.from<=p&&(null==x.to||x.to>p||C.collapsed&&x.to==p&&x.from==p)?(null!=x.to&&x.to!=p&&m>x.to&&(m=x.to,u=""),C.className&&(a+=" "+C.className),C.css&&(s=(s?s+";":"")+C.css),C.startStyle&&x.from==p&&(c+=" "+C.startStyle),C.endStyle&&x.to==m&&(b||(b=[])).push(C.endStyle,x.to),C.title&&!f&&(f=C.title),C.collapsed&&(!h||le(h.marker,C)<0)&&(h=x)):x.from>p&&m>x.from&&(m=x.from)}if(b)for(var S=0;S<b.length;S+=2)b[S+1]==m&&(u+=" "+b[S]);if(!h||h.from==p)for(var L=0;L<y.length;++L)ht(t,0,y[L]);if(h&&(h.from||0)==p){if(ht(t,(null==h.to?d+1:h.to)-p,h.marker,null==h.from),null==h.to)return;h.to==p&&(h=!1)}}if(p>=d)break;for(var k=Math.min(d,m);;){if(v){var T=p+v.length;if(!h){var M=T>k?v.slice(0,k-p):v;t.addToken(t,M,l?l+a:a,c,p+M.length==m?u:"",f,s)}if(T>=k){v=v.slice(k-p),p=k;break}p=T,c=""}v=i.slice(o,o=r[g++]),l=lt(r[g++],t.cm.options)}}else for(var N=1;N<r.length;N+=2)t.addToken(t,i.slice(o,o=r[N]),lt(r[N+1],t.cm.options))}function pt(e,t,r){this.line=t,this.rest=de(t),this.size=this.rest?W(g(this.rest))-r+1:1,this.node=this.text=null,this.hidden=ve(e,t)}function gt(e,t,r){for(var n,i=[],o=t;o<r;o=n){var l=new pt(e.doc,M(e.doc,o),o);n=o+l.size,i.push(l)}return i}function vt(e){gs?gs.ops.push(e):e.ownsGroup=gs={ops:[e],delayedCallbacks:[]}}function mt(e){var t=e.delayedCallbacks,r=0;do{for(;r<t.length;r++)t[r].call(null);for(var n=0;n<e.ops.length;n++){var i=e.ops[n];if(i.cursorActivityHandlers)for(;i.cursorActivityCalled<i.cursorActivityHandlers.length;)i.cursorActivityHandlers[i.cursorActivityCalled++].call(null,i.cm)}}while(r<t.length)}function yt(e,t){var r=e.ownsGroup;if(r)try{mt(r)}finally{gs=null,t(r)}}function bt(e,t){var r=Le(e,t);if(r.length){var n,i=Array.prototype.slice.call(arguments,2);gs?n=gs.delayedCallbacks:vs?n=vs:(n=vs=[],setTimeout(wt,0));for(var o=0;o<r.length;++o)!function(e){n.push(function(){return r[e].apply(null,i)})}(o)}}function wt(){var e=vs;vs=null;for(var t=0;t<e.length;++t)e[t]()}function xt(e,t,r,n){for(var i=0;i<t.changes.length;i++){var o=t.changes[i];"text"==o?kt(e,t):"gutter"==o?Mt(e,t,r,n):"class"==o?Tt(e,t):"widget"==o&&Nt(e,t,n)}t.changes=null}function Ct(e){return e.node==e.text&&(e.node=n("div",null,null,"position: relative"),e.text.parentNode&&e.text.parentNode.replaceChild(e.node,e.text),e.node.appendChild(e.text),gl&&vl<8&&(e.node.style.zIndex=2)),e.node}function St(e,t){var r=t.bgClass?t.bgClass+" "+(t.line.bgClass||""):t.line.bgClass;if(r&&(r+=" CodeMirror-linebackground"),t.background)r?t.background.className=r:(t.background.parentNode.removeChild(t.background),t.background=null);else if(r){var i=Ct(t);t.background=i.insertBefore(n("div",null,r),i.firstChild),e.display.input.setUneditable(t.background)}}function Lt(e,t){var r=e.display.externalMeasured;return r&&r.line==t.line?(e.display.externalMeasured=null,t.measure=r.measure,r.built):st(e,t)}function kt(e,t){var r=t.text.className,n=Lt(e,t);t.text==t.node&&(t.node=n.pre),t.text.parentNode.replaceChild(n.pre,t.text),t.text=n.pre,n.bgClass!=t.bgClass||n.textClass!=t.textClass?(t.bgClass=n.bgClass,t.textClass=n.textClass,Tt(e,t)):r&&(t.text.className=r)}function Tt(e,t){St(e,t),t.line.wrapClass?Ct(t).className=t.line.wrapClass:t.node!=t.text&&(t.node.className="");var r=t.textClass?t.textClass+" "+(t.line.textClass||""):t.line.textClass;t.text.className=r||""}function Mt(e,t,r,i){if(t.gutter&&(t.node.removeChild(t.gutter),t.gutter=null),t.gutterBackground&&(t.node.removeChild(t.gutterBackground),t.gutterBackground=null),t.line.gutterClass){var o=Ct(t);t.gutterBackground=n("div",null,"CodeMirror-gutter-background "+t.line.gutterClass,"left: "+(e.options.fixedGutter?i.fixedPos:-i.gutterTotalWidth)+"px; width: "+i.gutterTotalWidth+"px"),e.display.input.setUneditable(t.gutterBackground),o.insertBefore(t.gutterBackground,t.text)}var l=t.line.gutterMarkers;if(e.options.lineNumbers||l){var s=Ct(t),a=t.gutter=n("div",null,"CodeMirror-gutter-wrapper","left: "+(e.options.fixedGutter?i.fixedPos:-i.gutterTotalWidth)+"px");if(e.display.input.setUneditable(a),s.insertBefore(a,t.text),t.line.gutterClass&&(a.className+=" "+t.line.gutterClass),!e.options.lineNumbers||l&&l["CodeMirror-linenumbers"]||(t.lineNumber=a.appendChild(n("div",F(e.options,r),"CodeMirror-linenumber CodeMirror-gutter-elt","left: "+i.gutterLeft["CodeMirror-linenumbers"]+"px; width: "+e.display.lineNumInnerWidth+"px"))),l)for(var u=0;u<e.options.gutters.length;++u){var c=e.options.gutters[u],f=l.hasOwnProperty(c)&&l[c];f&&a.appendChild(n("div",[f],"CodeMirror-gutter-elt","left: "+i.gutterLeft[c]+"px; width: "+i.gutterWidth[c]+"px"))}}}function Nt(e,t,r){t.alignable&&(t.alignable=null);for(var n=t.node.firstChild,i=void 0;n;n=i)i=n.nextSibling,"CodeMirror-linewidget"==n.className&&t.node.removeChild(n);At(e,t,r)}function Ot(e,t,r,n){var i=Lt(e,t);return t.text=t.node=i.pre,i.bgClass&&(t.bgClass=i.bgClass),i.textClass&&(t.textClass=i.textClass),Tt(e,t),Mt(e,t,r,n),At(e,t,n),t.node}function At(e,t,r){if(Wt(e,t.line,t,r,!0),t.rest)for(var n=0;n<t.rest.length;n++)Wt(e,t.rest[n],t,r,!1)}function Wt(e,t,r,i,o){if(t.widgets)for(var l=Ct(r),s=0,a=t.widgets;s<a.length;++s){var u=a[s],c=n("div",[u.node],"CodeMirror-linewidget");u.handleMouseEvents||c.setAttribute("cm-ignore-events","true"),Dt(u,c,r,i),e.display.input.setUneditable(c),o&&u.above?l.insertBefore(c,r.gutter||r.text):l.appendChild(c),bt(u,"redraw")}}function Dt(e,t,r,n){if(e.noHScroll){(r.alignable||(r.alignable=[])).push(t);var i=n.wrapperWidth;t.style.left=n.fixedPos+"px",e.coverGutter||(i-=n.gutterTotalWidth,t.style.paddingLeft=n.gutterTotalWidth+"px"),t.style.width=i+"px"}e.coverGutter&&(t.style.zIndex=5,t.style.position="relative",e.noHScroll||(t.style.marginLeft=-n.gutterTotalWidth+"px"))}function Ht(e){if(null!=e.height)return e.height;var t=e.doc.cm;if(!t)return 0;if(!o(document.body,e.node)){var i="position: relative;";e.coverGutter&&(i+="margin-left: -"+t.display.gutters.offsetWidth+"px;"),e.noHScroll&&(i+="width: "+t.display.wrapper.clientWidth+"px;"),r(t.display.measure,n("div",[e.node],null,i))}return e.height=e.node.parentNode.offsetHeight}function Ft(e,t){for(var r=Ee(t);r!=e.wrapper;r=r.parentNode)if(!r||1==r.nodeType&&"true"==r.getAttribute("cm-ignore-events")||r.parentNode==e.sizer&&r!=e.mover)return!0}function Et(e){return e.lineSpace.offsetTop}function Pt(e){return e.mover.offsetHeight-e.lineSpace.offsetHeight}function It(e){if(e.cachedPaddingH)return e.cachedPaddingH;var t=r(e.measure,n("pre","x")),i=window.getComputedStyle?window.getComputedStyle(t):t.currentStyle,o={left:parseInt(i.paddingLeft),right:parseInt(i.paddingRight)};return isNaN(o.left)||isNaN(o.right)||(e.cachedPaddingH=o),o}function zt(e){return Rl-e.display.nativeBarWidth}function Rt(e){return e.display.scroller.clientWidth-zt(e)-e.display.barWidth}function Bt(e){return e.display.scroller.clientHeight-zt(e)-e.display.barHeight}function Gt(e,t,r){var n=e.options.lineWrapping,i=n&&Rt(e);if(!t.measure.heights||n&&t.measure.width!=i){var o=t.measure.heights=[];if(n){t.measure.width=i;for(var l=t.text.firstChild.getClientRects(),s=0;s<l.length-1;s++){var a=l[s],u=l[s+1];Math.abs(a.bottom-u.bottom)>2&&o.push((a.bottom+u.top)/2-r.top)}}o.push(r.bottom-r.top)}}function Ut(e,t,r){if(e.line==t)return{map:e.measure.map,cache:e.measure.cache};for(var n=0;n<e.rest.length;n++)if(e.rest[n]==t)return{map:e.measure.maps[n],cache:e.measure.caches[n]};for(var i=0;i<e.rest.length;i++)if(W(e.rest[i])>r)return{map:e.measure.maps[i],cache:e.measure.caches[i],before:!0}}function Vt(e,t){var n=W(t=fe(t)),i=e.display.externalMeasured=new pt(e.doc,t,n);i.lineN=n;var o=i.built=st(e,i);return i.text=o.pre,r(e.display.lineMeasure,o.pre),i}function Kt(e,t,r,n){return Yt(e,Xt(e,t),r,n)}function jt(e,t){if(t>=e.display.viewFrom&&t<e.display.viewTo)return e.display.view[Lr(e,t)];var r=e.display.externalMeasured;return r&&t>=r.lineN&&t<r.lineN+r.size?r:void 0}function Xt(e,t){var r=W(t),n=jt(e,r);n&&!n.text?n=null:n&&n.changes&&(xt(e,n,r,br(e)),e.curOp.forceUpdate=!0),n||(n=Vt(e,t));var i=Ut(n,t,r);return{line:t,view:n,rect:null,map:i.map,cache:i.cache,before:i.before,hasHeights:!1}}function Yt(e,t,r,n,i){t.before&&(r=-1);var o,l=r+(n||"");return t.cache.hasOwnProperty(l)?o=t.cache[l]:(t.rect||(t.rect=t.view.text.getBoundingClientRect()),t.hasHeights||(Gt(e,t.view,t.rect),t.hasHeights=!0),(o=qt(e,t,r,n)).bogus||(t.cache[l]=o)),{left:o.left,right:o.right,top:i?o.rtop:o.top,bottom:i?o.rbottom:o.bottom}}function _t(e,t,r){for(var n,i,o,l,s,a,u=0;u<e.length;u+=3)if(s=e[u],a=e[u+1],t<s?(i=0,o=1,l="left"):t<a?o=(i=t-s)+1:(u==e.length-3||t==a&&e[u+3]>t)&&(i=(o=a-s)-1,t>=a&&(l="right")),null!=i){if(n=e[u+2],s==a&&r==(n.insertLeft?"left":"right")&&(l=r),"left"==r&&0==i)for(;u&&e[u-2]==e[u-3]&&e[u-1].insertLeft;)n=e[2+(u-=3)],l="left";if("right"==r&&i==a-s)for(;u<e.length-3&&e[u+3]==e[u+4]&&!e[u+5].insertLeft;)n=e[(u+=3)+2],l="right";break}return{node:n,start:i,end:o,collapse:l,coverStart:s,coverEnd:a}}function $t(e,t){var r=ms;if("left"==t)for(var n=0;n<e.length&&(r=e[n]).left==r.right;n++);else for(var i=e.length-1;i>=0&&(r=e[i]).left==r.right;i--);return r}function qt(e,t,r,n){var i,o=_t(t.map,r,n),l=o.node,s=o.start,a=o.end,u=o.collapse;if(3==l.nodeType){for(var c=0;c<4;c++){for(;s&&S(t.line.text.charAt(o.coverStart+s));)--s;for(;o.coverStart+a<o.coverEnd&&S(t.line.text.charAt(o.coverStart+a));)++a;if((i=gl&&vl<9&&0==s&&a==o.coverEnd-o.coverStart?l.parentNode.getBoundingClientRect():$t(Wl(l,s,a).getClientRects(),n)).left||i.right||0==s)break;a=s,s-=1,u="right"}gl&&vl<11&&(i=Zt(e.display.measure,i))}else{s>0&&(u=n="right");var f;i=e.options.lineWrapping&&(f=l.getClientRects()).length>1?f["right"==n?f.length-1:0]:l.getBoundingClientRect()}if(gl&&vl<9&&!s&&(!i||!i.left&&!i.right)){var h=l.parentNode.getClientRects()[0];i=h?{left:h.left,right:h.left+yr(e.display),top:h.top,bottom:h.bottom}:ms}for(var d=i.top-t.rect.top,p=i.bottom-t.rect.top,g=(d+p)/2,v=t.view.measure.heights,m=0;m<v.length-1&&!(g<v[m]);m++);var y=m?v[m-1]:0,b=v[m],w={left:("right"==u?i.right:i.left)-t.rect.left,right:("left"==u?i.left:i.right)-t.rect.left,top:y,bottom:b};return i.left||i.right||(w.bogus=!0),e.options.singleCursorHeightPerLine||(w.rtop=d,w.rbottom=p),w}function Zt(e,t){if(!window.screen||null==screen.logicalXDPI||screen.logicalXDPI==screen.deviceXDPI||!Re(e))return t;var r=screen.logicalXDPI/screen.deviceXDPI,n=screen.logicalYDPI/screen.deviceYDPI;return{left:t.left*r,right:t.right*r,top:t.top*n,bottom:t.bottom*n}}function Qt(e){if(e.measure&&(e.measure.cache={},e.measure.heights=null,e.rest))for(var t=0;t<e.rest.length;t++)e.measure.caches[t]={}}function Jt(e){e.display.externalMeasure=null,t(e.display.lineMeasure);for(var r=0;r<e.display.view.length;r++)Qt(e.display.view[r])}function er(e){Jt(e),e.display.cachedCharWidth=e.display.cachedTextHeight=e.display.cachedPaddingH=null,e.options.lineWrapping||(e.display.maxLineChanged=!0),e.display.lineNumChars=null}function tr(){return bl&&kl?-(document.body.getBoundingClientRect().left-parseInt(getComputedStyle(document.body).marginLeft)):window.pageXOffset||(document.documentElement||document.body).scrollLeft}function rr(){return bl&&kl?-(document.body.getBoundingClientRect().top-parseInt(getComputedStyle(document.body).marginTop)):window.pageYOffset||(document.documentElement||document.body).scrollTop}function nr(e){var t=0;if(e.widgets)for(var r=0;r<e.widgets.length;++r)e.widgets[r].above&&(t+=Ht(e.widgets[r]));return t}function ir(e,t,r,n,i){if(!i){var o=nr(t);r.top+=o,r.bottom+=o}if("line"==n)return r;n||(n="local");var l=ye(t);if("local"==n?l+=Et(e.display):l-=e.display.viewOffset,"page"==n||"window"==n){var s=e.display.lineSpace.getBoundingClientRect();l+=s.top+("window"==n?0:rr());var a=s.left+("window"==n?0:tr());r.left+=a,r.right+=a}return r.top+=l,r.bottom+=l,r}function or(e,t,r){if("div"==r)return t;var n=t.left,i=t.top;if("page"==r)n-=tr(),i-=rr();else if("local"==r||!r){var o=e.display.sizer.getBoundingClientRect();n+=o.left,i+=o.top}var l=e.display.lineSpace.getBoundingClientRect();return{left:n-l.left,top:i-l.top}}function lr(e,t,r,n,i){return n||(n=M(e.doc,t.line)),ir(e,n,Kt(e,n,t.ch,i),r)}function sr(e,t,r,n,i,o){function l(t,l){var s=Yt(e,i,t,l?"right":"left",o);return l?s.left=s.right:s.right=s.left,ir(e,n,s,r)}function s(e,t,r){var n=1==a[t].level;return l(r?e-1:e,n!=r)}n=n||M(e.doc,t.line),i||(i=Xt(e,n));var a=Se(n,e.doc.direction),u=t.ch,c=t.sticky;if(u>=n.text.length?(u=n.text.length,c="before"):u<=0&&(u=0,c="after"),!a)return l("before"==c?u-1:u,"before"==c);var f=Ce(a,u,c),h=$l,d=s(u,f,"before"==c);return null!=h&&(d.other=s(u,h,"before"!=c)),d}function ar(e,t){var r=0;t=U(e.doc,t),e.options.lineWrapping||(r=yr(e.display)*t.ch);var n=M(e.doc,t.line),i=ye(n)+Et(e.display);return{left:r,right:r,top:i,bottom:i+n.height}}function ur(e,t,r,n,i){var o=E(e,t,r);return o.xRel=i,n&&(o.outside=!0),o}function cr(e,t,r){var n=e.doc;if((r+=e.display.viewOffset)<0)return ur(n.first,0,null,!0,-1);var i=D(n,r),o=n.first+n.size-1;if(i>o)return ur(n.first+n.size-1,M(n,o).text.length,null,!0,1);t<0&&(t=0);for(var l=M(n,i);;){var s=pr(e,l,i,t,r),a=ue(l),u=a&&a.find(0,!0);if(!a||!(s.ch>u.from.ch||s.ch==u.from.ch&&s.xRel>0))return s;i=W(l=u.to.line)}}function fr(e,t,r,n){n-=nr(t);var i=t.text.length,o=k(function(t){return Yt(e,r,t-1).bottom<=n},i,0);return i=k(function(t){return Yt(e,r,t).top>n},o,i),{begin:o,end:i}}function hr(e,t,r,n){return r||(r=Xt(e,t)),fr(e,t,r,ir(e,t,Yt(e,r,n),"line").top)}function dr(e,t,r,n){return!(e.bottom<=r)&&(e.top>r||(n?e.left:e.right)>t)}function pr(e,t,r,n,i){i-=ye(t);var o=Xt(e,t),l=nr(t),s=0,a=t.text.length,u=!0,c=Se(t,e.doc.direction);if(c){var f=(e.options.lineWrapping?vr:gr)(e,t,r,o,c,n,i);s=(u=1!=f.level)?f.from:f.to-1,a=u?f.to:f.from-1}var h,d,p=null,g=null,v=k(function(t){var r=Yt(e,o,t);return r.top+=l,r.bottom+=l,!!dr(r,n,i,!1)&&(r.top<=i&&r.left<=n&&(p=t,g=r),!0)},s,a),m=!1;if(g){var y=n-g.left<g.right-n,b=y==u;v=p+(b?0:1),d=b?"after":"before",h=y?g.left:g.right}else{u||v!=a&&v!=s||v++,d=0==v?"after":v==t.text.length?"before":Yt(e,o,v-(u?1:0)).bottom+l<=i==u?"after":"before";var w=sr(e,E(r,v,d),"line",t,o);h=w.left,m=i<w.top||i>=w.bottom}return v=L(t.text,v,1),ur(r,v,d,m,n-h)}function gr(e,t,r,n,i,o,l){var s=k(function(s){var a=i[s],u=1!=a.level;return dr(sr(e,E(r,u?a.to:a.from,u?"before":"after"),"line",t,n),o,l,!0)},0,i.length-1),a=i[s];if(s>0){var u=1!=a.level,c=sr(e,E(r,u?a.from:a.to,u?"after":"before"),"line",t,n);dr(c,o,l,!0)&&c.top>l&&(a=i[s-1])}return a}function vr(e,t,r,n,i,o,l){for(var s=fr(e,t,n,l),a=s.begin,u=s.end,c=null,f=null,h=0;h<i.length;h++){var d=i[h];if(!(d.from>=u||d.to<=a)){var p=Yt(e,n,1!=d.level?Math.min(u,d.to)-1:Math.max(a,d.from)).right,g=p<o?o-p+1e9:p-o;(!c||f>g)&&(c=d,f=g)}}return c||(c=i[i.length-1]),c.from<a&&(c={from:a,to:c.to,level:c.level}),c.to>u&&(c={from:c.from,to:u,level:c.level}),c}function mr(e){if(null!=e.cachedTextHeight)return e.cachedTextHeight;if(null==hs){hs=n("pre");for(var i=0;i<49;++i)hs.appendChild(document.createTextNode("x")),hs.appendChild(n("br"));hs.appendChild(document.createTextNode("x"))}r(e.measure,hs);var o=hs.offsetHeight/50;return o>3&&(e.cachedTextHeight=o),t(e.measure),o||1}function yr(e){if(null!=e.cachedCharWidth)return e.cachedCharWidth;var t=n("span","xxxxxxxxxx"),i=n("pre",[t]);r(e.measure,i);var o=t.getBoundingClientRect(),l=(o.right-o.left)/10;return l>2&&(e.cachedCharWidth=l),l||10}function br(e){for(var t=e.display,r={},n={},i=t.gutters.clientLeft,o=t.gutters.firstChild,l=0;o;o=o.nextSibling,++l)r[e.options.gutters[l]]=o.offsetLeft+o.clientLeft+i,n[e.options.gutters[l]]=o.clientWidth;return{fixedPos:wr(t),gutterTotalWidth:t.gutters.offsetWidth,gutterLeft:r,gutterWidth:n,wrapperWidth:t.wrapper.clientWidth}}function wr(e){return e.scroller.getBoundingClientRect().left-e.sizer.getBoundingClientRect().left}function xr(e){var t=mr(e.display),r=e.options.lineWrapping,n=r&&Math.max(5,e.display.scroller.clientWidth/yr(e.display)-3);return function(i){if(ve(e.doc,i))return 0;var o=0;if(i.widgets)for(var l=0;l<i.widgets.length;l++)i.widgets[l].height&&(o+=i.widgets[l].height);return r?o+(Math.ceil(i.text.length/n)||1)*t:o+t}}function Cr(e){var t=e.doc,r=xr(e);t.iter(function(e){var t=r(e);t!=e.height&&A(e,t)})}function Sr(e,t,r,n){var i=e.display;if(!r&&"true"==Ee(t).getAttribute("cm-not-content"))return null;var o,l,s=i.lineSpace.getBoundingClientRect();try{o=t.clientX-s.left,l=t.clientY-s.top}catch(t){return null}var a,u=cr(e,o,l);if(n&&1==u.xRel&&(a=M(e.doc,u.line).text).length==u.ch){var c=f(a,a.length,e.options.tabSize)-a.length;u=E(u.line,Math.max(0,Math.round((o-It(e.display).left)/yr(e.display))-c))}return u}function Lr(e,t){if(t>=e.display.viewTo)return null;if((t-=e.display.viewFrom)<0)return null;for(var r=e.display.view,n=0;n<r.length;n++)if((t-=r[n].size)<0)return n}function kr(e){e.display.input.showSelection(e.display.input.prepareSelection())}function Tr(e,t){void 0===t&&(t=!0);for(var r=e.doc,n={},i=n.cursors=document.createDocumentFragment(),o=n.selection=document.createDocumentFragment(),l=0;l<r.sel.ranges.length;l++)if(t||l!=r.sel.primIndex){var s=r.sel.ranges[l];if(!(s.from().line>=e.display.viewTo||s.to().line<e.display.viewFrom)){var a=s.empty();(a||e.options.showCursorWhenSelecting)&&Mr(e,s.head,i),a||Or(e,s,o)}}return n}function Mr(e,t,r){var i=sr(e,t,"div",null,null,!e.options.singleCursorHeightPerLine),o=r.appendChild(n("div"," ","CodeMirror-cursor"));if(o.style.left=i.left+"px",o.style.top=i.top+"px",o.style.height=Math.max(0,i.bottom-i.top)*e.options.cursorHeight+"px",i.other){var l=r.appendChild(n("div"," ","CodeMirror-cursor CodeMirror-secondarycursor"));l.style.display="",l.style.left=i.other.left+"px",l.style.top=i.other.top+"px",l.style.height=.85*(i.other.bottom-i.other.top)+"px"}}function Nr(e,t){return e.top-t.top||e.left-t.left}function Or(e,t,r){function i(e,t,r,i){t<0&&(t=0),t=Math.round(t),i=Math.round(i),a.appendChild(n("div",null,"CodeMirror-selected","position: absolute; left: "+e+"px;\n                             top: "+t+"px; width: "+(null==r?f-e:r)+"px;\n                             height: "+(i-t)+"px"))}function o(t,r,n){function o(r,n){return lr(e,E(t,r),"div",u,n)}var l,a,u=M(s,t),h=u.text.length,d=Se(u,s.direction);return xe(d,r||0,null==n?h:n,function(t,s,p,g){var v=o(t,"ltr"==p?"left":"right"),m=o(s-1,"ltr"==p?"right":"left");if("ltr"==p){var y=null==r&&0==t?c:v.left,b=null==n&&s==h?f:m.right;m.top-v.top<=3?i(y,m.top,b-y,m.bottom):(i(y,v.top,null,v.bottom),v.bottom<m.top&&i(c,v.bottom,null,m.top),i(c,m.top,m.right,m.bottom))}else if(t<s){var w=null==r&&0==t?f:v.right,x=null==n&&s==h?c:m.left;if(m.top-v.top<=3)i(x,m.top,w-x,m.bottom);else{var C=c;if(g){var S=hr(e,u,null,t).end;C=o(S-(/\s/.test(u.text.charAt(S-1))?2:1),"left").left}i(C,v.top,w-C,v.bottom),v.bottom<m.top&&i(c,v.bottom,null,m.top);var L=null;d.length,L=o(hr(e,u,null,s).begin,"right").right-x,i(x,m.top,L,m.bottom)}}(!l||Nr(v,l)<0)&&(l=v),Nr(m,l)<0&&(l=m),(!a||Nr(v,a)<0)&&(a=v),Nr(m,a)<0&&(a=m)}),{start:l,end:a}}var l=e.display,s=e.doc,a=document.createDocumentFragment(),u=It(e.display),c=u.left,f=Math.max(l.sizerWidth,Rt(e)-l.sizer.offsetLeft)-u.right,h=t.from(),d=t.to();if(h.line==d.line)o(h.line,h.ch,d.ch);else{var p=M(s,h.line),g=M(s,d.line),v=fe(p)==fe(g),m=o(h.line,h.ch,v?p.text.length+1:null).end,y=o(d.line,v?0:null,d.ch).start;v&&(m.top<y.top-2?(i(m.right,m.top,null,m.bottom),i(c,y.top,y.left,y.bottom)):i(m.right,m.top,y.left-m.right,m.bottom)),m.bottom<y.top&&i(c,m.bottom,null,y.top)}r.appendChild(a)}function Ar(e){if(e.state.focused){var t=e.display;clearInterval(t.blinker);var r=!0;t.cursorDiv.style.visibility="",e.options.cursorBlinkRate>0?t.blinker=setInterval(function(){return t.cursorDiv.style.visibility=(r=!r)?"":"hidden"},e.options.cursorBlinkRate):e.options.cursorBlinkRate<0&&(t.cursorDiv.style.visibility="hidden")}}function Wr(e){e.state.focused||(e.display.input.focus(),Hr(e))}function Dr(e){e.state.delayingBlurEvent=!0,setTimeout(function(){e.state.delayingBlurEvent&&(e.state.delayingBlurEvent=!1,Fr(e))},100)}function Hr(e,t){e.state.delayingBlurEvent&&(e.state.delayingBlurEvent=!1),"nocursor"!=e.options.readOnly&&(e.state.focused||(Te(e,"focus",e,t),e.state.focused=!0,s(e.display.wrapper,"CodeMirror-focused"),e.curOp||e.display.selForContextMenu==e.doc.sel||(e.display.input.reset(),ml&&setTimeout(function(){return e.display.input.reset(!0)},20)),e.display.input.receivedFocus()),Ar(e))}function Fr(e,t){e.state.delayingBlurEvent||(e.state.focused&&(Te(e,"blur",e,t),e.state.focused=!1,Fl(e.display.wrapper,"CodeMirror-focused")),clearInterval(e.display.blinker),setTimeout(function(){e.state.focused||(e.display.shift=!1)},150))}function Er(e){for(var t=e.display,r=t.lineDiv.offsetTop,n=0;n<t.view.length;n++){var i=t.view[n],o=void 0;if(!i.hidden){if(gl&&vl<8){var l=i.node.offsetTop+i.node.offsetHeight;o=l-r,r=l}else{var s=i.node.getBoundingClientRect();o=s.bottom-s.top}var a=i.line.height-o;if(o<2&&(o=mr(t)),(a>.005||a<-.005)&&(A(i.line,o),Pr(i.line),i.rest))for(var u=0;u<i.rest.length;u++)Pr(i.rest[u])}}}function Pr(e){if(e.widgets)for(var t=0;t<e.widgets.length;++t)e.widgets[t].height=e.widgets[t].node.parentNode.offsetHeight}function Ir(e,t,r){var n=r&&null!=r.top?Math.max(0,r.top):e.scroller.scrollTop;n=Math.floor(n-Et(e));var i=r&&null!=r.bottom?r.bottom:n+e.wrapper.clientHeight,o=D(t,n),l=D(t,i);if(r&&r.ensure){var s=r.ensure.from.line,a=r.ensure.to.line;s<o?(o=s,l=D(t,ye(M(t,s))+e.wrapper.clientHeight)):Math.min(a,t.lastLine())>=l&&(o=D(t,ye(M(t,a))-e.wrapper.clientHeight),l=a)}return{from:o,to:Math.max(l,o+1)}}function zr(e){var t=e.display,r=t.view;if(t.alignWidgets||t.gutters.firstChild&&e.options.fixedGutter){for(var n=wr(t)-t.scroller.scrollLeft+e.doc.scrollLeft,i=t.gutters.offsetWidth,o=n+"px",l=0;l<r.length;l++)if(!r[l].hidden){e.options.fixedGutter&&(r[l].gutter&&(r[l].gutter.style.left=o),r[l].gutterBackground&&(r[l].gutterBackground.style.left=o));var s=r[l].alignable;if(s)for(var a=0;a<s.length;a++)s[a].style.left=o}e.options.fixedGutter&&(t.gutters.style.left=n+i+"px")}}function Rr(e){if(!e.options.lineNumbers)return!1;var t=e.doc,r=F(e.options,t.first+t.size-1),i=e.display;if(r.length!=i.lineNumChars){var o=i.measure.appendChild(n("div",[n("div",r)],"CodeMirror-linenumber CodeMirror-gutter-elt")),l=o.firstChild.offsetWidth,s=o.offsetWidth-l;return i.lineGutter.style.width="",i.lineNumInnerWidth=Math.max(l,i.lineGutter.offsetWidth-s)+1,i.lineNumWidth=i.lineNumInnerWidth+s,i.lineNumChars=i.lineNumInnerWidth?r.length:-1,i.lineGutter.style.width=i.lineNumWidth+"px",Wn(e),!0}return!1}function Br(e,t){if(!Me(e,"scrollCursorIntoView")){var r=e.display,i=r.sizer.getBoundingClientRect(),o=null;if(t.top+i.top<0?o=!0:t.bottom+i.top>(window.innerHeight||document.documentElement.clientHeight)&&(o=!1),null!=o&&!Sl){var l=n("div","​",null,"position: absolute;\n                         top: "+(t.top-r.viewOffset-Et(e.display))+"px;\n                         height: "+(t.bottom-t.top+zt(e)+r.barHeight)+"px;\n                         left: "+t.left+"px; width: "+Math.max(2,t.right-t.left)+"px;");e.display.lineSpace.appendChild(l),l.scrollIntoView(o),e.display.lineSpace.removeChild(l)}}}function Gr(e,t,r,n){null==n&&(n=0);var i;e.options.lineWrapping||t!=r||(r="before"==(t=t.ch?E(t.line,"before"==t.sticky?t.ch-1:t.ch,"after"):t).sticky?E(t.line,t.ch+1,"before"):t);for(var o=0;o<5;o++){var l=!1,s=sr(e,t),a=r&&r!=t?sr(e,r):s,u=Vr(e,i={left:Math.min(s.left,a.left),top:Math.min(s.top,a.top)-n,right:Math.max(s.left,a.left),bottom:Math.max(s.bottom,a.bottom)+n}),c=e.doc.scrollTop,f=e.doc.scrollLeft;if(null!=u.scrollTop&&(qr(e,u.scrollTop),Math.abs(e.doc.scrollTop-c)>1&&(l=!0)),null!=u.scrollLeft&&(Qr(e,u.scrollLeft),Math.abs(e.doc.scrollLeft-f)>1&&(l=!0)),!l)break}return i}function Ur(e,t){var r=Vr(e,t);null!=r.scrollTop&&qr(e,r.scrollTop),null!=r.scrollLeft&&Qr(e,r.scrollLeft)}function Vr(e,t){var r=e.display,n=mr(e.display);t.top<0&&(t.top=0);var i=e.curOp&&null!=e.curOp.scrollTop?e.curOp.scrollTop:r.scroller.scrollTop,o=Bt(e),l={};t.bottom-t.top>o&&(t.bottom=t.top+o);var s=e.doc.height+Pt(r),a=t.top<n,u=t.bottom>s-n;if(t.top<i)l.scrollTop=a?0:t.top;else if(t.bottom>i+o){var c=Math.min(t.top,(u?s:t.bottom)-o);c!=i&&(l.scrollTop=c)}var f=e.curOp&&null!=e.curOp.scrollLeft?e.curOp.scrollLeft:r.scroller.scrollLeft,h=Rt(e)-(e.options.fixedGutter?r.gutters.offsetWidth:0),d=t.right-t.left>h;return d&&(t.right=t.left+h),t.left<10?l.scrollLeft=0:t.left<f?l.scrollLeft=Math.max(0,t.left-(d?0:10)):t.right>h+f-3&&(l.scrollLeft=t.right+(d?0:10)-h),l}function Kr(e,t){null!=t&&(_r(e),e.curOp.scrollTop=(null==e.curOp.scrollTop?e.doc.scrollTop:e.curOp.scrollTop)+t)}function jr(e){_r(e);var t=e.getCursor();e.curOp.scrollToPos={from:t,to:t,margin:e.options.cursorScrollMargin}}function Xr(e,t,r){null==t&&null==r||_r(e),null!=t&&(e.curOp.scrollLeft=t),null!=r&&(e.curOp.scrollTop=r)}function Yr(e,t){_r(e),e.curOp.scrollToPos=t}function _r(e){var t=e.curOp.scrollToPos;t&&(e.curOp.scrollToPos=null,$r(e,ar(e,t.from),ar(e,t.to),t.margin))}function $r(e,t,r,n){var i=Vr(e,{left:Math.min(t.left,r.left),top:Math.min(t.top,r.top)-n,right:Math.max(t.right,r.right),bottom:Math.max(t.bottom,r.bottom)+n});Xr(e,i.scrollLeft,i.scrollTop)}function qr(e,t){Math.abs(e.doc.scrollTop-t)<2||(fl||On(e,{top:t}),Zr(e,t,!0),fl&&On(e),Cn(e,100))}function Zr(e,t,r){t=Math.min(e.display.scroller.scrollHeight-e.display.scroller.clientHeight,t),(e.display.scroller.scrollTop!=t||r)&&(e.doc.scrollTop=t,e.display.scrollbars.setScrollTop(t),e.display.scroller.scrollTop!=t&&(e.display.scroller.scrollTop=t))}function Qr(e,t,r,n){t=Math.min(t,e.display.scroller.scrollWidth-e.display.scroller.clientWidth),(r?t==e.doc.scrollLeft:Math.abs(e.doc.scrollLeft-t)<2)&&!n||(e.doc.scrollLeft=t,zr(e),e.display.scroller.scrollLeft!=t&&(e.display.scroller.scrollLeft=t),e.display.scrollbars.setScrollLeft(t))}function Jr(e){var t=e.display,r=t.gutters.offsetWidth,n=Math.round(e.doc.height+Pt(e.display));return{clientHeight:t.scroller.clientHeight,viewHeight:t.wrapper.clientHeight,scrollWidth:t.scroller.scrollWidth,clientWidth:t.scroller.clientWidth,viewWidth:t.wrapper.clientWidth,barLeft:e.options.fixedGutter?r:0,docHeight:n,scrollHeight:n+zt(e)+t.barHeight,nativeBarWidth:t.nativeBarWidth,gutterWidth:r}}function en(e,t){t||(t=Jr(e));var r=e.display.barWidth,n=e.display.barHeight;tn(e,t);for(var i=0;i<4&&r!=e.display.barWidth||n!=e.display.barHeight;i++)r!=e.display.barWidth&&e.options.lineWrapping&&Er(e),tn(e,Jr(e)),r=e.display.barWidth,n=e.display.barHeight}function tn(e,t){var r=e.display,n=r.scrollbars.update(t);r.sizer.style.paddingRight=(r.barWidth=n.right)+"px",r.sizer.style.paddingBottom=(r.barHeight=n.bottom)+"px",r.heightForcer.style.borderBottom=n.bottom+"px solid transparent",n.right&&n.bottom?(r.scrollbarFiller.style.display="block",r.scrollbarFiller.style.height=n.bottom+"px",r.scrollbarFiller.style.width=n.right+"px"):r.scrollbarFiller.style.display="",n.bottom&&e.options.coverGutterNextToScrollbar&&e.options.fixedGutter?(r.gutterFiller.style.display="block",r.gutterFiller.style.height=n.bottom+"px",r.gutterFiller.style.width=t.gutterWidth+"px"):r.gutterFiller.style.display=""}function rn(e){e.display.scrollbars&&(e.display.scrollbars.clear(),e.display.scrollbars.addClass&&Fl(e.display.wrapper,e.display.scrollbars.addClass)),e.display.scrollbars=new ws[e.options.scrollbarStyle](function(t){e.display.wrapper.insertBefore(t,e.display.scrollbarFiller),Ql(t,"mousedown",function(){e.state.focused&&setTimeout(function(){return e.display.input.focus()},0)}),t.setAttribute("cm-not-content","true")},function(t,r){"horizontal"==r?Qr(e,t):qr(e,t)},e),e.display.scrollbars.addClass&&s(e.display.wrapper,e.display.scrollbars.addClass)}function nn(e){e.curOp={cm:e,viewChanged:!1,startHeight:e.doc.height,forceUpdate:!1,updateInput:null,typing:!1,changeObjs:null,cursorActivityHandlers:null,cursorActivityCalled:0,selectionChanged:!1,updateMaxLine:!1,scrollLeft:null,scrollTop:null,scrollToPos:null,focus:!1,id:++xs},vt(e.curOp)}function on(e){yt(e.curOp,function(e){for(var t=0;t<e.ops.length;t++)e.ops[t].cm.curOp=null;ln(e)})}function ln(e){for(var t=e.ops,r=0;r<t.length;r++)sn(t[r]);for(var n=0;n<t.length;n++)an(t[n]);for(var i=0;i<t.length;i++)un(t[i]);for(var o=0;o<t.length;o++)cn(t[o]);for(var l=0;l<t.length;l++)fn(t[l])}function sn(e){var t=e.cm,r=t.display;Ln(t),e.updateMaxLine&&we(t),e.mustUpdate=e.viewChanged||e.forceUpdate||null!=e.scrollTop||e.scrollToPos&&(e.scrollToPos.from.line<r.viewFrom||e.scrollToPos.to.line>=r.viewTo)||r.maxLineChanged&&t.options.lineWrapping,e.update=e.mustUpdate&&new Cs(t,e.mustUpdate&&{top:e.scrollTop,ensure:e.scrollToPos},e.forceUpdate)}function an(e){e.updatedDisplay=e.mustUpdate&&Mn(e.cm,e.update)}function un(e){var t=e.cm,r=t.display;e.updatedDisplay&&Er(t),e.barMeasure=Jr(t),r.maxLineChanged&&!t.options.lineWrapping&&(e.adjustWidthTo=Kt(t,r.maxLine,r.maxLine.text.length).left+3,t.display.sizerWidth=e.adjustWidthTo,e.barMeasure.scrollWidth=Math.max(r.scroller.clientWidth,r.sizer.offsetLeft+e.adjustWidthTo+zt(t)+t.display.barWidth),e.maxScrollLeft=Math.max(0,r.sizer.offsetLeft+e.adjustWidthTo-Rt(t))),(e.updatedDisplay||e.selectionChanged)&&(e.preparedSelection=r.input.prepareSelection())}function cn(e){var t=e.cm;null!=e.adjustWidthTo&&(t.display.sizer.style.minWidth=e.adjustWidthTo+"px",e.maxScrollLeft<t.doc.scrollLeft&&Qr(t,Math.min(t.display.scroller.scrollLeft,e.maxScrollLeft),!0),t.display.maxLineChanged=!1);var r=e.focus&&e.focus==l();e.preparedSelection&&t.display.input.showSelection(e.preparedSelection,r),(e.updatedDisplay||e.startHeight!=t.doc.height)&&en(t,e.barMeasure),e.updatedDisplay&&Dn(t,e.barMeasure),e.selectionChanged&&Ar(t),t.state.focused&&e.updateInput&&t.display.input.reset(e.typing),r&&Wr(e.cm)}function fn(e){var t=e.cm,r=t.display,n=t.doc;e.updatedDisplay&&Nn(t,e.update),null==r.wheelStartX||null==e.scrollTop&&null==e.scrollLeft&&!e.scrollToPos||(r.wheelStartX=r.wheelStartY=null),null!=e.scrollTop&&Zr(t,e.scrollTop,e.forceScroll),null!=e.scrollLeft&&Qr(t,e.scrollLeft,!0,!0),e.scrollToPos&&Br(t,Gr(t,U(n,e.scrollToPos.from),U(n,e.scrollToPos.to),e.scrollToPos.margin));var i=e.maybeHiddenMarkers,o=e.maybeUnhiddenMarkers;if(i)for(var l=0;l<i.length;++l)i[l].lines.length||Te(i[l],"hide");if(o)for(var s=0;s<o.length;++s)o[s].lines.length&&Te(o[s],"unhide");r.wrapper.offsetHeight&&(n.scrollTop=t.display.scroller.scrollTop),e.changeObjs&&Te(t,"changes",t,e.changeObjs),e.update&&e.update.finish()}function hn(e,t){if(e.curOp)return t();nn(e);try{return t()}finally{on(e)}}function dn(e,t){return function(){if(e.curOp)return t.apply(e,arguments);nn(e);try{return t.apply(e,arguments)}finally{on(e)}}}function pn(e){return function(){if(this.curOp)return e.apply(this,arguments);nn(this);try{return e.apply(this,arguments)}finally{on(this)}}}function gn(e){return function(){var t=this.cm;if(!t||t.curOp)return e.apply(this,arguments);nn(t);try{return e.apply(this,arguments)}finally{on(t)}}}function vn(e,t,r,n){null==t&&(t=e.doc.first),null==r&&(r=e.doc.first+e.doc.size),n||(n=0);var i=e.display;if(n&&r<i.viewTo&&(null==i.updateLineNumbers||i.updateLineNumbers>t)&&(i.updateLineNumbers=t),e.curOp.viewChanged=!0,t>=i.viewTo)_l&&pe(e.doc,t)<i.viewTo&&yn(e);else if(r<=i.viewFrom)_l&&ge(e.doc,r+n)>i.viewFrom?yn(e):(i.viewFrom+=n,i.viewTo+=n);else if(t<=i.viewFrom&&r>=i.viewTo)yn(e);else if(t<=i.viewFrom){var o=bn(e,r,r+n,1);o?(i.view=i.view.slice(o.index),i.viewFrom=o.lineN,i.viewTo+=n):yn(e)}else if(r>=i.viewTo){var l=bn(e,t,t,-1);l?(i.view=i.view.slice(0,l.index),i.viewTo=l.lineN):yn(e)}else{var s=bn(e,t,t,-1),a=bn(e,r,r+n,1);s&&a?(i.view=i.view.slice(0,s.index).concat(gt(e,s.lineN,a.lineN)).concat(i.view.slice(a.index)),i.viewTo+=n):yn(e)}var u=i.externalMeasured;u&&(r<u.lineN?u.lineN+=n:t<u.lineN+u.size&&(i.externalMeasured=null))}function mn(e,t,r){e.curOp.viewChanged=!0;var n=e.display,i=e.display.externalMeasured;if(i&&t>=i.lineN&&t<i.lineN+i.size&&(n.externalMeasured=null),!(t<n.viewFrom||t>=n.viewTo)){var o=n.view[Lr(e,t)];if(null!=o.node){var l=o.changes||(o.changes=[]);-1==h(l,r)&&l.push(r)}}}function yn(e){e.display.viewFrom=e.display.viewTo=e.doc.first,e.display.view=[],e.display.viewOffset=0}function bn(e,t,r,n){var i,o=Lr(e,t),l=e.display.view;if(!_l||r==e.doc.first+e.doc.size)return{index:o,lineN:r};for(var s=e.display.viewFrom,a=0;a<o;a++)s+=l[a].size;if(s!=t){if(n>0){if(o==l.length-1)return null;i=s+l[o].size-t,o++}else i=s-t;t+=i,r+=i}for(;pe(e.doc,r)!=r;){if(o==(n<0?0:l.length-1))return null;r+=n*l[o-(n<0?1:0)].size,o+=n}return{index:o,lineN:r}}function wn(e,t,r){var n=e.display;0==n.view.length||t>=n.viewTo||r<=n.viewFrom?(n.view=gt(e,t,r),n.viewFrom=t):(n.viewFrom>t?n.view=gt(e,t,n.viewFrom).concat(n.view):n.viewFrom<t&&(n.view=n.view.slice(Lr(e,t))),n.viewFrom=t,n.viewTo<r?n.view=n.view.concat(gt(e,n.viewTo,r)):n.viewTo>r&&(n.view=n.view.slice(0,Lr(e,r)))),n.viewTo=r}function xn(e){for(var t=e.display.view,r=0,n=0;n<t.length;n++){var i=t[n];i.hidden||i.node&&!i.changes||++r}return r}function Cn(e,t){e.doc.highlightFrontier<e.display.viewTo&&e.state.highlight.set(t,u(Sn,e))}function Sn(e){var t=e.doc;if(!(t.highlightFrontier>=e.display.viewTo)){var r=+new Date+e.options.workTime,n=$e(e,t.highlightFrontier),i=[];t.iter(n.line,Math.min(t.first+t.size,e.display.viewTo+500),function(o){if(n.line>=e.display.viewFrom){var l=o.styles,s=o.text.length>e.options.maxHighlightLength?Ke(t.mode,n.state):null,a=Ye(e,o,n,!0);s&&(n.state=s),o.styles=a.styles;var u=o.styleClasses,c=a.classes;c?o.styleClasses=c:u&&(o.styleClasses=null);for(var f=!l||l.length!=o.styles.length||u!=c&&(!u||!c||u.bgClass!=c.bgClass||u.textClass!=c.textClass),h=0;!f&&h<l.length;++h)f=l[h]!=o.styles[h];f&&i.push(n.line),o.stateAfter=n.save(),n.nextLine()}else o.text.length<=e.options.maxHighlightLength&&qe(e,o.text,n),o.stateAfter=n.line%5==0?n.save():null,n.nextLine();if(+new Date>r)return Cn(e,e.options.workDelay),!0}),t.highlightFrontier=n.line,t.modeFrontier=Math.max(t.modeFrontier,n.line),i.length&&hn(e,function(){for(var t=0;t<i.length;t++)mn(e,i[t],"text")})}}function Ln(e){var t=e.display;!t.scrollbarsClipped&&t.scroller.offsetWidth&&(t.nativeBarWidth=t.scroller.offsetWidth-t.scroller.clientWidth,t.heightForcer.style.height=zt(e)+"px",t.sizer.style.marginBottom=-t.nativeBarWidth+"px",t.sizer.style.borderRightWidth=zt(e)+"px",t.scrollbarsClipped=!0)}function kn(e){if(e.hasFocus())return null;var t=l();if(!t||!o(e.display.lineDiv,t))return null;var r={activeElt:t};if(window.getSelection){var n=window.getSelection();n.anchorNode&&n.extend&&o(e.display.lineDiv,n.anchorNode)&&(r.anchorNode=n.anchorNode,r.anchorOffset=n.anchorOffset,r.focusNode=n.focusNode,r.focusOffset=n.focusOffset)}return r}function Tn(e){if(e&&e.activeElt&&e.activeElt!=l()&&(e.activeElt.focus(),e.anchorNode&&o(document.body,e.anchorNode)&&o(document.body,e.focusNode))){var t=window.getSelection(),r=document.createRange();r.setEnd(e.anchorNode,e.anchorOffset),r.collapse(!1),t.removeAllRanges(),t.addRange(r),t.extend(e.focusNode,e.focusOffset)}}function Mn(e,r){var n=e.display,i=e.doc;if(r.editorIsHidden)return yn(e),!1;if(!r.force&&r.visible.from>=n.viewFrom&&r.visible.to<=n.viewTo&&(null==n.updateLineNumbers||n.updateLineNumbers>=n.viewTo)&&n.renderedView==n.view&&0==xn(e))return!1;Rr(e)&&(yn(e),r.dims=br(e));var o=i.first+i.size,l=Math.max(r.visible.from-e.options.viewportMargin,i.first),s=Math.min(o,r.visible.to+e.options.viewportMargin);n.viewFrom<l&&l-n.viewFrom<20&&(l=Math.max(i.first,n.viewFrom)),n.viewTo>s&&n.viewTo-s<20&&(s=Math.min(o,n.viewTo)),_l&&(l=pe(e.doc,l),s=ge(e.doc,s));var a=l!=n.viewFrom||s!=n.viewTo||n.lastWrapHeight!=r.wrapperHeight||n.lastWrapWidth!=r.wrapperWidth;wn(e,l,s),n.viewOffset=ye(M(e.doc,n.viewFrom)),e.display.mover.style.top=n.viewOffset+"px";var u=xn(e);if(!a&&0==u&&!r.force&&n.renderedView==n.view&&(null==n.updateLineNumbers||n.updateLineNumbers>=n.viewTo))return!1;var c=kn(e);return u>4&&(n.lineDiv.style.display="none"),An(e,n.updateLineNumbers,r.dims),u>4&&(n.lineDiv.style.display=""),n.renderedView=n.view,Tn(c),t(n.cursorDiv),t(n.selectionDiv),n.gutters.style.height=n.sizer.style.minHeight=0,a&&(n.lastWrapHeight=r.wrapperHeight,n.lastWrapWidth=r.wrapperWidth,Cn(e,400)),n.updateLineNumbers=null,!0}function Nn(e,t){for(var r=t.viewport,n=!0;(n&&e.options.lineWrapping&&t.oldDisplayWidth!=Rt(e)||(r&&null!=r.top&&(r={top:Math.min(e.doc.height+Pt(e.display)-Bt(e),r.top)}),t.visible=Ir(e.display,e.doc,r),!(t.visible.from>=e.display.viewFrom&&t.visible.to<=e.display.viewTo)))&&Mn(e,t);n=!1){Er(e);var i=Jr(e);kr(e),en(e,i),Dn(e,i),t.force=!1}t.signal(e,"update",e),e.display.viewFrom==e.display.reportedViewFrom&&e.display.viewTo==e.display.reportedViewTo||(t.signal(e,"viewportChange",e,e.display.viewFrom,e.display.viewTo),e.display.reportedViewFrom=e.display.viewFrom,e.display.reportedViewTo=e.display.viewTo)}function On(e,t){var r=new Cs(e,t);if(Mn(e,r)){Er(e),Nn(e,r);var n=Jr(e);kr(e),en(e,n),Dn(e,n),r.finish()}}function An(e,r,n){function i(t){var r=t.nextSibling;return ml&&Ml&&e.display.currentWheelTarget==t?t.style.display="none":t.parentNode.removeChild(t),r}for(var o=e.display,l=e.options.lineNumbers,s=o.lineDiv,a=s.firstChild,u=o.view,c=o.viewFrom,f=0;f<u.length;f++){var d=u[f];if(d.hidden);else if(d.node&&d.node.parentNode==s){for(;a!=d.node;)a=i(a);var p=l&&null!=r&&r<=c&&d.lineNumber;d.changes&&(h(d.changes,"gutter")>-1&&(p=!1),xt(e,d,c,n)),p&&(t(d.lineNumber),d.lineNumber.appendChild(document.createTextNode(F(e.options,c)))),a=d.node.nextSibling}else{var g=Ot(e,d,c,n);s.insertBefore(g,a)}c+=d.size}for(;a;)a=i(a)}function Wn(e){var t=e.display.gutters.offsetWidth;e.display.sizer.style.marginLeft=t+"px"}function Dn(e,t){e.display.sizer.style.minHeight=t.docHeight+"px",e.display.heightForcer.style.top=t.docHeight+"px",e.display.gutters.style.height=t.docHeight+e.display.barHeight+zt(e)+"px"}function Hn(e){var r=e.display.gutters,i=e.options.gutters;t(r);for(var o=0;o<i.length;++o){var l=i[o],s=r.appendChild(n("div",null,"CodeMirror-gutter "+l));"CodeMirror-linenumbers"==l&&(e.display.lineGutter=s,s.style.width=(e.display.lineNumWidth||1)+"px")}r.style.display=o?"":"none",Wn(e)}function Fn(e){var t=h(e.gutters,"CodeMirror-linenumbers");-1==t&&e.lineNumbers?e.gutters=e.gutters.concat(["CodeMirror-linenumbers"]):t>-1&&!e.lineNumbers&&(e.gutters=e.gutters.slice(0),e.gutters.splice(t,1))}function En(e){var t=e.wheelDeltaX,r=e.wheelDeltaY;return null==t&&e.detail&&e.axis==e.HORIZONTAL_AXIS&&(t=e.detail),null==r&&e.detail&&e.axis==e.VERTICAL_AXIS?r=e.detail:null==r&&(r=e.wheelDelta),{x:t,y:r}}function Pn(e){var t=En(e);return t.x*=Ls,t.y*=Ls,t}function In(e,t){var r=En(t),n=r.x,i=r.y,o=e.display,l=o.scroller,s=l.scrollWidth>l.clientWidth,a=l.scrollHeight>l.clientHeight;if(n&&s||i&&a){if(i&&Ml&&ml)e:for(var u=t.target,c=o.view;u!=l;u=u.parentNode)for(var f=0;f<c.length;f++)if(c[f].node==u){e.display.currentWheelTarget=u;break e}if(n&&!fl&&!wl&&null!=Ls)return i&&a&&qr(e,Math.max(0,l.scrollTop+i*Ls)),Qr(e,Math.max(0,l.scrollLeft+n*Ls)),(!i||i&&a)&&We(t),void(o.wheelStartX=null);if(i&&null!=Ls){var h=i*Ls,d=e.doc.scrollTop,p=d+o.wrapper.clientHeight;h<0?d=Math.max(0,d+h-50):p=Math.min(e.doc.height,p+h+50),On(e,{top:d,bottom:p})}Ss<20&&(null==o.wheelStartX?(o.wheelStartX=l.scrollLeft,o.wheelStartY=l.scrollTop,o.wheelDX=n,o.wheelDY=i,setTimeout(function(){if(null!=o.wheelStartX){var e=l.scrollLeft-o.wheelStartX,t=l.scrollTop-o.wheelStartY,r=t&&o.wheelDY&&t/o.wheelDY||e&&o.wheelDX&&e/o.wheelDX;o.wheelStartX=o.wheelStartY=null,r&&(Ls=(Ls*Ss+r)/(Ss+1),++Ss)}},200)):(o.wheelDX+=n,o.wheelDY+=i))}}function zn(e,t){var r=e[t];e.sort(function(e,t){return P(e.from(),t.from())}),t=h(e,r);for(var n=1;n<e.length;n++){var i=e[n],o=e[n-1];if(P(o.to(),i.from())>=0){var l=B(o.from(),i.from()),s=R(o.to(),i.to()),a=o.empty()?i.from()==i.head:o.from()==o.head;n<=t&&--t,e.splice(--n,2,new Ts(a?s:l,a?l:s))}}return new ks(e,t)}function Rn(e,t){return new ks([new Ts(e,t||e)],0)}function Bn(e){return e.text?E(e.from.line+e.text.length-1,g(e.text).length+(1==e.text.length?e.from.ch:0)):e.to}function Gn(e,t){if(P(e,t.from)<0)return e;if(P(e,t.to)<=0)return Bn(t);var r=e.line+t.text.length-(t.to.line-t.from.line)-1,n=e.ch;return e.line==t.to.line&&(n+=Bn(t).ch-t.to.ch),E(r,n)}function Un(e,t){for(var r=[],n=0;n<e.sel.ranges.length;n++){var i=e.sel.ranges[n];r.push(new Ts(Gn(i.anchor,t),Gn(i.head,t)))}return zn(r,e.sel.primIndex)}function Vn(e,t,r){return e.line==t.line?E(r.line,e.ch-t.ch+r.ch):E(r.line+(e.line-t.line),e.ch)}function Kn(e,t,r){for(var n=[],i=E(e.first,0),o=i,l=0;l<t.length;l++){var s=t[l],a=Vn(s.from,i,o),u=Vn(Bn(s),i,o);if(i=s.to,o=u,"around"==r){var c=e.sel.ranges[l],f=P(c.head,c.anchor)<0;n[l]=new Ts(f?u:a,f?a:u)}else n[l]=new Ts(a,a)}return new ks(n,e.sel.primIndex)}function jn(e){e.doc.mode=Ue(e.options,e.doc.modeOption),Xn(e)}function Xn(e){e.doc.iter(function(e){e.stateAfter&&(e.stateAfter=null),e.styles&&(e.styles=null)}),e.doc.modeFrontier=e.doc.highlightFrontier=e.doc.first,Cn(e,100),e.state.modeGen++,e.curOp&&vn(e)}function Yn(e,t){return 0==t.from.ch&&0==t.to.ch&&""==g(t.text)&&(!e.cm||e.cm.options.wholeLineUpdateBefore)}function _n(e,t,r,n){function i(e){return r?r[e]:null}function o(e,r,i){it(e,r,i,n),bt(e,"change",e,t)}function l(e,t){for(var r=[],o=e;o<t;++o)r.push(new fs(u[o],i(o),n));return r}var s=t.from,a=t.to,u=t.text,c=M(e,s.line),f=M(e,a.line),h=g(u),d=i(u.length-1),p=a.line-s.line;if(t.full)e.insert(0,l(0,u.length)),e.remove(u.length,e.size-u.length);else if(Yn(e,t)){var v=l(0,u.length-1);o(f,f.text,d),p&&e.remove(s.line,p),v.length&&e.insert(s.line,v)}else if(c==f)if(1==u.length)o(c,c.text.slice(0,s.ch)+h+c.text.slice(a.ch),d);else{var m=l(1,u.length-1);m.push(new fs(h+c.text.slice(a.ch),d,n)),o(c,c.text.slice(0,s.ch)+u[0],i(0)),e.insert(s.line+1,m)}else if(1==u.length)o(c,c.text.slice(0,s.ch)+u[0]+f.text.slice(a.ch),i(0)),e.remove(s.line+1,p);else{o(c,c.text.slice(0,s.ch)+u[0],i(0)),o(f,h+f.text.slice(a.ch),d);var y=l(1,u.length-1);p>1&&e.remove(s.line+1,p-1),e.insert(s.line+1,y)}bt(e,"change",e,t)}function $n(e,t,r){function n(e,i,o){if(e.linked)for(var l=0;l<e.linked.length;++l){var s=e.linked[l];if(s.doc!=i){var a=o&&s.sharedHist;r&&!a||(t(s.doc,a),n(s.doc,e,a))}}}n(e,null,!0)}function qn(e,t){if(t.cm)throw new Error("This document is already in use.");e.doc=t,t.cm=e,Cr(e),jn(e),Zn(e),e.options.lineWrapping||we(e),e.options.mode=t.modeOption,vn(e)}function Zn(e){("rtl"==e.doc.direction?s:Fl)(e.display.lineDiv,"CodeMirror-rtl")}function Qn(e){hn(e,function(){Zn(e),vn(e)})}function Jn(e){this.done=[],this.undone=[],this.undoDepth=1/0,this.lastModTime=this.lastSelTime=0,this.lastOp=this.lastSelOp=null,this.lastOrigin=this.lastSelOrigin=null,this.generation=this.maxGeneration=e||1}function ei(e,t){var r={from:z(t.from),to:Bn(t),text:N(e,t.from,t.to)};return si(e,r,t.from.line,t.to.line+1),$n(e,function(e){return si(e,r,t.from.line,t.to.line+1)},!0),r}function ti(e){for(;e.length&&g(e).ranges;)e.pop()}function ri(e,t){return t?(ti(e.done),g(e.done)):e.done.length&&!g(e.done).ranges?g(e.done):e.done.length>1&&!e.done[e.done.length-2].ranges?(e.done.pop(),g(e.done)):void 0}function ni(e,t,r,n){var i=e.history;i.undone.length=0;var o,l,s=+new Date;if((i.lastOp==n||i.lastOrigin==t.origin&&t.origin&&("+"==t.origin.charAt(0)&&e.cm&&i.lastModTime>s-e.cm.options.historyEventDelay||"*"==t.origin.charAt(0)))&&(o=ri(i,i.lastOp==n)))l=g(o.changes),0==P(t.from,t.to)&&0==P(t.from,l.to)?l.to=Bn(t):o.changes.push(ei(e,t));else{var a=g(i.done);for(a&&a.ranges||li(e.sel,i.done),o={changes:[ei(e,t)],generation:i.generation},i.done.push(o);i.done.length>i.undoDepth;)i.done.shift(),i.done[0].ranges||i.done.shift()}i.done.push(r),i.generation=++i.maxGeneration,i.lastModTime=i.lastSelTime=s,i.lastOp=i.lastSelOp=n,i.lastOrigin=i.lastSelOrigin=t.origin,l||Te(e,"historyAdded")}function ii(e,t,r,n){var i=t.charAt(0);return"*"==i||"+"==i&&r.ranges.length==n.ranges.length&&r.somethingSelected()==n.somethingSelected()&&new Date-e.history.lastSelTime<=(e.cm?e.cm.options.historyEventDelay:500)}function oi(e,t,r,n){var i=e.history,o=n&&n.origin;r==i.lastSelOp||o&&i.lastSelOrigin==o&&(i.lastModTime==i.lastSelTime&&i.lastOrigin==o||ii(e,o,g(i.done),t))?i.done[i.done.length-1]=t:li(t,i.done),i.lastSelTime=+new Date,i.lastSelOrigin=o,i.lastSelOp=r,n&&!1!==n.clearRedo&&ti(i.undone)}function li(e,t){var r=g(t);r&&r.ranges&&r.equals(e)||t.push(e)}function si(e,t,r,n){var i=t["spans_"+e.id],o=0;e.iter(Math.max(e.first,r),Math.min(e.first+e.size,n),function(r){r.markedSpans&&((i||(i=t["spans_"+e.id]={}))[o]=r.markedSpans),++o})}function ai(e){if(!e)return null;for(var t,r=0;r<e.length;++r)e[r].marker.explicitlyCleared?t||(t=e.slice(0,r)):t&&t.push(e[r]);return t?t.length?t:null:e}function ui(e,t){var r=t["spans_"+e.id];if(!r)return null;for(var n=[],i=0;i<t.text.length;++i)n.push(ai(r[i]));return n}function ci(e,t){var r=ui(e,t),n=J(e,t);if(!r)return n;if(!n)return r;for(var i=0;i<r.length;++i){var o=r[i],l=n[i];if(o&&l)e:for(var s=0;s<l.length;++s){for(var a=l[s],u=0;u<o.length;++u)if(o[u].marker==a.marker)continue e;o.push(a)}else l&&(r[i]=l)}return r}function fi(e,t,r){for(var n=[],i=0;i<e.length;++i){var o=e[i];if(o.ranges)n.push(r?ks.prototype.deepCopy.call(o):o);else{var l=o.changes,s=[];n.push({changes:s});for(var a=0;a<l.length;++a){var u=l[a],c=void 0;if(s.push({from:u.from,to:u.to,text:u.text}),t)for(var f in u)(c=f.match(/^spans_(\d+)$/))&&h(t,Number(c[1]))>-1&&(g(s)[f]=u[f],delete u[f])}}}return n}function hi(e,t,r,n){if(n){var i=e.anchor;if(r){var o=P(t,i)<0;o!=P(r,i)<0?(i=t,t=r):o!=P(t,r)<0&&(t=r)}return new Ts(i,t)}return new Ts(r||t,t)}function di(e,t,r,n,i){null==i&&(i=e.cm&&(e.cm.display.shift||e.extend)),bi(e,new ks([hi(e.sel.primary(),t,r,i)],0),n)}function pi(e,t,r){for(var n=[],i=e.cm&&(e.cm.display.shift||e.extend),o=0;o<e.sel.ranges.length;o++)n[o]=hi(e.sel.ranges[o],t[o],null,i);bi(e,zn(n,e.sel.primIndex),r)}function gi(e,t,r,n){var i=e.sel.ranges.slice(0);i[t]=r,bi(e,zn(i,e.sel.primIndex),n)}function vi(e,t,r,n){bi(e,Rn(t,r),n)}function mi(e,t,r){var n={ranges:t.ranges,update:function(t){var r=this;this.ranges=[];for(var n=0;n<t.length;n++)r.ranges[n]=new Ts(U(e,t[n].anchor),U(e,t[n].head))},origin:r&&r.origin};return Te(e,"beforeSelectionChange",e,n),e.cm&&Te(e.cm,"beforeSelectionChange",e.cm,n),n.ranges!=t.ranges?zn(n.ranges,n.ranges.length-1):t}function yi(e,t,r){var n=e.history.done,i=g(n);i&&i.ranges?(n[n.length-1]=t,wi(e,t,r)):bi(e,t,r)}function bi(e,t,r){wi(e,t,r),oi(e,e.sel,e.cm?e.cm.curOp.id:NaN,r)}function wi(e,t,r){(Oe(e,"beforeSelectionChange")||e.cm&&Oe(e.cm,"beforeSelectionChange"))&&(t=mi(e,t,r)),xi(e,Si(e,t,r&&r.bias||(P(t.primary().head,e.sel.primary().head)<0?-1:1),!0)),r&&!1===r.scroll||!e.cm||jr(e.cm)}function xi(e,t){t.equals(e.sel)||(e.sel=t,e.cm&&(e.cm.curOp.updateInput=e.cm.curOp.selectionChanged=!0,Ne(e.cm)),bt(e,"cursorActivity",e))}function Ci(e){xi(e,Si(e,e.sel,null,!1))}function Si(e,t,r,n){for(var i,o=0;o<t.ranges.length;o++){var l=t.ranges[o],s=t.ranges.length==e.sel.ranges.length&&e.sel.ranges[o],a=ki(e,l.anchor,s&&s.anchor,r,n),u=ki(e,l.head,s&&s.head,r,n);(i||a!=l.anchor||u!=l.head)&&(i||(i=t.ranges.slice(0,o)),i[o]=new Ts(a,u))}return i?zn(i,t.primIndex):t}function Li(e,t,r,n,i){var o=M(e,t.line);if(o.markedSpans)for(var l=0;l<o.markedSpans.length;++l){var s=o.markedSpans[l],a=s.marker;if((null==s.from||(a.inclusiveLeft?s.from<=t.ch:s.from<t.ch))&&(null==s.to||(a.inclusiveRight?s.to>=t.ch:s.to>t.ch))){if(i&&(Te(a,"beforeCursorEnter"),a.explicitlyCleared)){if(o.markedSpans){--l;continue}break}if(!a.atomic)continue;if(r){var u=a.find(n<0?1:-1),c=void 0;if((n<0?a.inclusiveRight:a.inclusiveLeft)&&(u=Ti(e,u,-n,u&&u.line==t.line?o:null)),u&&u.line==t.line&&(c=P(u,r))&&(n<0?c<0:c>0))return Li(e,u,t,n,i)}var f=a.find(n<0?-1:1);return(n<0?a.inclusiveLeft:a.inclusiveRight)&&(f=Ti(e,f,n,f.line==t.line?o:null)),f?Li(e,f,t,n,i):null}}return t}function ki(e,t,r,n,i){var o=n||1,l=Li(e,t,r,o,i)||!i&&Li(e,t,r,o,!0)||Li(e,t,r,-o,i)||!i&&Li(e,t,r,-o,!0);return l||(e.cantEdit=!0,E(e.first,0))}function Ti(e,t,r,n){return r<0&&0==t.ch?t.line>e.first?U(e,E(t.line-1)):null:r>0&&t.ch==(n||M(e,t.line)).text.length?t.line<e.first+e.size-1?E(t.line+1,0):null:new E(t.line,t.ch+r)}function Mi(e){e.setSelection(E(e.firstLine(),0),E(e.lastLine()),Gl)}function Ni(e,t,r){var n={canceled:!1,from:t.from,to:t.to,text:t.text,origin:t.origin,cancel:function(){return n.canceled=!0}};return r&&(n.update=function(t,r,i,o){t&&(n.from=U(e,t)),r&&(n.to=U(e,r)),i&&(n.text=i),void 0!==o&&(n.origin=o)}),Te(e,"beforeChange",e,n),e.cm&&Te(e.cm,"beforeChange",e.cm,n),n.canceled?null:{from:n.from,to:n.to,text:n.text,origin:n.origin}}function Oi(e,t,r){if(e.cm){if(!e.cm.curOp)return dn(e.cm,Oi)(e,t,r);if(e.cm.state.suppressEdits)return}if(!(Oe(e,"beforeChange")||e.cm&&Oe(e.cm,"beforeChange"))||(t=Ni(e,t,!0))){var n=Yl&&!r&&te(e,t.from,t.to);if(n)for(var i=n.length-1;i>=0;--i)Ai(e,{from:n[i].from,to:n[i].to,text:i?[""]:t.text,origin:t.origin});else Ai(e,t)}}function Ai(e,t){if(1!=t.text.length||""!=t.text[0]||0!=P(t.from,t.to)){var r=Un(e,t);ni(e,t,r,e.cm?e.cm.curOp.id:NaN),Hi(e,t,r,J(e,t));var n=[];$n(e,function(e,r){r||-1!=h(n,e.history)||(zi(e.history,t),n.push(e.history)),Hi(e,t,null,J(e,t))})}}function Wi(e,t,r){if(!e.cm||!e.cm.state.suppressEdits||r){for(var n,i=e.history,o=e.sel,l="undo"==t?i.done:i.undone,s="undo"==t?i.undone:i.done,a=0;a<l.length&&(n=l[a],r?!n.ranges||n.equals(e.sel):n.ranges);a++);if(a!=l.length){for(i.lastOrigin=i.lastSelOrigin=null;(n=l.pop()).ranges;){if(li(n,s),r&&!n.equals(e.sel))return void bi(e,n,{clearRedo:!1});o=n}var u=[];li(o,s),s.push({changes:u,generation:i.generation}),i.generation=n.generation||++i.maxGeneration;for(var c=Oe(e,"beforeChange")||e.cm&&Oe(e.cm,"beforeChange"),f=n.changes.length-1;f>=0;--f){var d=function(r){var i=n.changes[r];if(i.origin=t,c&&!Ni(e,i,!1))return l.length=0,{};u.push(ei(e,i));var o=r?Un(e,i):g(l);Hi(e,i,o,ci(e,i)),!r&&e.cm&&e.cm.scrollIntoView({from:i.from,to:Bn(i)});var s=[];$n(e,function(e,t){t||-1!=h(s,e.history)||(zi(e.history,i),s.push(e.history)),Hi(e,i,null,ci(e,i))})}(f);if(d)return d.v}}}}function Di(e,t){if(0!=t&&(e.first+=t,e.sel=new ks(v(e.sel.ranges,function(e){return new Ts(E(e.anchor.line+t,e.anchor.ch),E(e.head.line+t,e.head.ch))}),e.sel.primIndex),e.cm)){vn(e.cm,e.first,e.first-t,t);for(var r=e.cm.display,n=r.viewFrom;n<r.viewTo;n++)mn(e.cm,n,"gutter")}}function Hi(e,t,r,n){if(e.cm&&!e.cm.curOp)return dn(e.cm,Hi)(e,t,r,n);if(t.to.line<e.first)Di(e,t.text.length-1-(t.to.line-t.from.line));else if(!(t.from.line>e.lastLine())){if(t.from.line<e.first){var i=t.text.length-1-(e.first-t.from.line);Di(e,i),t={from:E(e.first,0),to:E(t.to.line+i,t.to.ch),text:[g(t.text)],origin:t.origin}}var o=e.lastLine();t.to.line>o&&(t={from:t.from,to:E(o,M(e,o).text.length),text:[t.text[0]],origin:t.origin}),t.removed=N(e,t.from,t.to),r||(r=Un(e,t)),e.cm?Fi(e.cm,t,n):_n(e,t,n),wi(e,r,Gl)}}function Fi(e,t,r){var n=e.doc,i=e.display,o=t.from,l=t.to,s=!1,a=o.line;e.options.lineWrapping||(a=W(fe(M(n,o.line))),n.iter(a,l.line+1,function(e){if(e==i.maxLine)return s=!0,!0})),n.sel.contains(t.from,t.to)>-1&&Ne(e),_n(n,t,r,xr(e)),e.options.lineWrapping||(n.iter(a,o.line+t.text.length,function(e){var t=be(e);t>i.maxLineLength&&(i.maxLine=e,i.maxLineLength=t,i.maxLineChanged=!0,s=!1)}),s&&(e.curOp.updateMaxLine=!0)),nt(n,o.line),Cn(e,400);var u=t.text.length-(l.line-o.line)-1;t.full?vn(e):o.line!=l.line||1!=t.text.length||Yn(e.doc,t)?vn(e,o.line,l.line+1,u):mn(e,o.line,"text");var c=Oe(e,"changes"),f=Oe(e,"change");if(f||c){var h={from:o,to:l,text:t.text,removed:t.removed,origin:t.origin};f&&bt(e,"change",e,h),c&&(e.curOp.changeObjs||(e.curOp.changeObjs=[])).push(h)}e.display.selForContextMenu=null}function Ei(e,t,r,n,i){if(n||(n=r),P(n,r)<0){var o;r=(o=[n,r])[0],n=o[1]}"string"==typeof t&&(t=e.splitLines(t)),Oi(e,{from:r,to:n,text:t,origin:i})}function Pi(e,t,r,n){r<e.line?e.line+=n:t<e.line&&(e.line=t,e.ch=0)}function Ii(e,t,r,n){for(var i=0;i<e.length;++i){var o=e[i],l=!0;if(o.ranges){o.copied||((o=e[i]=o.deepCopy()).copied=!0);for(var s=0;s<o.ranges.length;s++)Pi(o.ranges[s].anchor,t,r,n),Pi(o.ranges[s].head,t,r,n)}else{for(var a=0;a<o.changes.length;++a){var u=o.changes[a];if(r<u.from.line)u.from=E(u.from.line+n,u.from.ch),u.to=E(u.to.line+n,u.to.ch);else if(t<=u.to.line){l=!1;break}}l||(e.splice(0,i+1),i=0)}}}function zi(e,t){var r=t.from.line,n=t.to.line,i=t.text.length-(n-r)-1;Ii(e.done,r,n,i),Ii(e.undone,r,n,i)}function Ri(e,t,r,n){var i=t,o=t;return"number"==typeof t?o=M(e,G(e,t)):i=W(t),null==i?null:(n(o,i)&&e.cm&&mn(e.cm,i,r),o)}function Bi(e){var t=this;this.lines=e,this.parent=null;for(var r=0,n=0;n<e.length;++n)e[n].parent=t,r+=e[n].height;this.height=r}function Gi(e){var t=this;this.children=e;for(var r=0,n=0,i=0;i<e.length;++i){var o=e[i];r+=o.chunkSize(),n+=o.height,o.parent=t}this.size=r,this.height=n,this.parent=null}function Ui(e,t,r){ye(t)<(e.curOp&&e.curOp.scrollTop||e.doc.scrollTop)&&Kr(e,r)}function Vi(e,t,r,n){var i=new Ms(e,r,n),o=e.cm;return o&&i.noHScroll&&(o.display.alignWidgets=!0),Ri(e,t,"widget",function(t){var r=t.widgets||(t.widgets=[]);if(null==i.insertAt?r.push(i):r.splice(Math.min(r.length-1,Math.max(0,i.insertAt)),0,i),i.line=t,o&&!ve(e,t)){var n=ye(t)<e.scrollTop;A(t,t.height+Ht(i)),n&&Kr(o,i.height),o.curOp.forceUpdate=!0}return!0}),bt(o,"lineWidgetAdded",o,i,"number"==typeof t?t:W(t)),i}function Ki(e,t,r,n,o){if(n&&n.shared)return ji(e,t,r,n,o);if(e.cm&&!e.cm.curOp)return dn(e.cm,Ki)(e,t,r,n,o);var l=new Os(e,o),s=P(t,r);if(n&&c(n,l,!1),s>0||0==s&&!1!==l.clearWhenEmpty)return l;if(l.replacedWith&&(l.collapsed=!0,l.widgetNode=i("span",[l.replacedWith],"CodeMirror-widget"),n.handleMouseEvents||l.widgetNode.setAttribute("cm-ignore-events","true"),n.insertLeft&&(l.widgetNode.insertLeft=!0)),l.collapsed){if(ce(e,t.line,t,r,l)||t.line!=r.line&&ce(e,r.line,t,r,l))throw new Error("Inserting collapsed marker partially overlapping an existing one");X()}l.addToHistory&&ni(e,{from:t,to:r,origin:"markText"},e.sel,NaN);var a,u=t.line,f=e.cm;if(e.iter(u,r.line+1,function(e){f&&l.collapsed&&!f.options.lineWrapping&&fe(e)==f.display.maxLine&&(a=!0),l.collapsed&&u!=t.line&&A(e,0),q(e,new Y(l,u==t.line?t.ch:null,u==r.line?r.ch:null)),++u}),l.collapsed&&e.iter(t.line,r.line+1,function(t){ve(e,t)&&A(t,0)}),l.clearOnEnter&&Ql(l,"beforeCursorEnter",function(){return l.clear()}),l.readOnly&&(j(),(e.history.done.length||e.history.undone.length)&&e.clearHistory()),l.collapsed&&(l.id=++Ns,l.atomic=!0),f){if(a&&(f.curOp.updateMaxLine=!0),l.collapsed)vn(f,t.line,r.line+1);else if(l.className||l.title||l.startStyle||l.endStyle||l.css)for(var h=t.line;h<=r.line;h++)mn(f,h,"text");l.atomic&&Ci(f.doc),bt(f,"markerAdded",f,l)}return l}function ji(e,t,r,n,i){(n=c(n)).shared=!1;var o=[Ki(e,t,r,n,i)],l=o[0],s=n.widgetNode;return $n(e,function(e){s&&(n.widgetNode=s.cloneNode(!0)),o.push(Ki(e,U(e,t),U(e,r),n,i));for(var a=0;a<e.linked.length;++a)if(e.linked[a].isParent)return;l=g(o)}),new As(o,l)}function Xi(e){return e.findMarks(E(e.first,0),e.clipPos(E(e.lastLine())),function(e){return e.parent})}function Yi(e,t){for(var r=0;r<t.length;r++){var n=t[r],i=n.find(),o=e.clipPos(i.from),l=e.clipPos(i.to);if(P(o,l)){var s=Ki(e,o,l,n.primary,n.primary.type);n.markers.push(s),s.parent=n}}}function _i(e){for(var t=0;t<e.length;t++)!function(t){var r=e[t],n=[r.primary.doc];$n(r.primary.doc,function(e){return n.push(e)});for(var i=0;i<r.markers.length;i++){var o=r.markers[i];-1==h(n,o.doc)&&(o.parent=null,r.markers.splice(i--,1))}}(t)}function $i(e){var t=this;if(Qi(t),!Me(t,e)&&!Ft(t.display,e)){We(e),gl&&(Hs=+new Date);var r=Sr(t,e,!0),n=e.dataTransfer.files;if(r&&!t.isReadOnly())if(n&&n.length&&window.FileReader&&window.File)for(var i=n.length,o=Array(i),l=0,s=0;s<i;++s)!function(e,n){if(!t.options.allowDropFileTypes||-1!=h(t.options.allowDropFileTypes,e.type)){var s=new FileReader;s.onload=dn(t,function(){var e=s.result;if(/[\x00-\x08\x0e-\x1f]{2}/.test(e)&&(e=""),o[n]=e,++l==i){var a={from:r=U(t.doc,r),to:r,text:t.doc.splitLines(o.join(t.doc.lineSeparator())),origin:"paste"};Oi(t.doc,a),yi(t.doc,Rn(r,Bn(a)))}}),s.readAsText(e)}}(n[s],s);else{if(t.state.draggingText&&t.doc.sel.contains(r)>-1)return t.state.draggingText(e),void setTimeout(function(){return t.display.input.focus()},20);try{var a=e.dataTransfer.getData("Text");if(a){var u;if(t.state.draggingText&&!t.state.draggingText.copy&&(u=t.listSelections()),wi(t.doc,Rn(r,r)),u)for(var c=0;c<u.length;++c)Ei(t.doc,"",u[c].anchor,u[c].head,"drag");t.replaceSelection(a,"around","paste"),t.display.input.focus()}}catch(e){}}}}function qi(e,t){if(gl&&(!e.state.draggingText||+new Date-Hs<100))Fe(t);else if(!Me(e,t)&&!Ft(e.display,t)&&(t.dataTransfer.setData("Text",e.getSelection()),t.dataTransfer.effectAllowed="copyMove",t.dataTransfer.setDragImage&&!xl)){var r=n("img",null,null,"position: fixed; left: 0; top: 0;");r.src="data:image/gif;base64,R0lGODlhAQABAAAAACH5BAEKAAEALAAAAAABAAEAAAICTAEAOw==",wl&&(r.width=r.height=1,e.display.wrapper.appendChild(r),r._top=r.offsetTop),t.dataTransfer.setDragImage(r,0,0),wl&&r.parentNode.removeChild(r)}}function Zi(e,t){var i=Sr(e,t);if(i){var o=document.createDocumentFragment();Mr(e,i,o),e.display.dragCursor||(e.display.dragCursor=n("div",null,"CodeMirror-cursors CodeMirror-dragcursors"),e.display.lineSpace.insertBefore(e.display.dragCursor,e.display.cursorDiv)),r(e.display.dragCursor,o)}}function Qi(e){e.display.dragCursor&&(e.display.lineSpace.removeChild(e.display.dragCursor),e.display.dragCursor=null)}function Ji(e){if(document.getElementsByClassName)for(var t=document.getElementsByClassName("CodeMirror"),r=0;r<t.length;r++){var n=t[r].CodeMirror;n&&e(n)}}function eo(){Fs||(to(),Fs=!0)}function to(){var e;Ql(window,"resize",function(){null==e&&(e=setTimeout(function(){e=null,Ji(ro)},100))}),Ql(window,"blur",function(){return Ji(Fr)})}function ro(e){var t=e.display;t.lastWrapHeight==t.wrapper.clientHeight&&t.lastWrapWidth==t.wrapper.clientWidth||(t.cachedCharWidth=t.cachedTextHeight=t.cachedPaddingH=null,t.scrollbarsClipped=!1,e.setSize())}function no(e){var t=e.split(/-(?!$)/);e=t[t.length-1];for(var r,n,i,o,l=0;l<t.length-1;l++){var s=t[l];if(/^(cmd|meta|m)$/i.test(s))o=!0;else if(/^a(lt)?$/i.test(s))r=!0;else if(/^(c|ctrl|control)$/i.test(s))n=!0;else{if(!/^s(hift)?$/i.test(s))throw new Error("Unrecognized modifier name: "+s);i=!0}}return r&&(e="Alt-"+e),n&&(e="Ctrl-"+e),o&&(e="Cmd-"+e),i&&(e="Shift-"+e),e}function io(e){var t={};for(var r in e)if(e.hasOwnProperty(r)){var n=e[r];if(/^(name|fallthrough|(de|at)tach)$/.test(r))continue;if("..."==n){delete e[r];continue}for(var i=v(r.split(" "),no),o=0;o<i.length;o++){var l=void 0,s=void 0;o==i.length-1?(s=i.join(" "),l=n):(s=i.slice(0,o+1).join(" "),l="...");var a=t[s];if(a){if(a!=l)throw new Error("Inconsistent bindings for "+s)}else t[s]=l}delete e[r]}for(var u in t)e[u]=t[u];return e}function oo(e,t,r,n){var i=(t=uo(t)).call?t.call(e,n):t[e];if(!1===i)return"nothing";if("..."===i)return"multi";if(null!=i&&r(i))return"handled";if(t.fallthrough){if("[object Array]"!=Object.prototype.toString.call(t.fallthrough))return oo(e,t.fallthrough,r,n);for(var o=0;o<t.fallthrough.length;o++){var l=oo(e,t.fallthrough[o],r,n);if(l)return l}}}function lo(e){var t="string"==typeof e?e:Es[e.keyCode];return"Ctrl"==t||"Alt"==t||"Shift"==t||"Mod"==t}function so(e,t,r){var n=e;return t.altKey&&"Alt"!=n&&(e="Alt-"+e),(Dl?t.metaKey:t.ctrlKey)&&"Ctrl"!=n&&(e="Ctrl-"+e),(Dl?t.ctrlKey:t.metaKey)&&"Cmd"!=n&&(e="Cmd-"+e),!r&&t.shiftKey&&"Shift"!=n&&(e="Shift-"+e),e}function ao(e,t){if(wl&&34==e.keyCode&&e.char)return!1;var r=Es[e.keyCode];return null!=r&&!e.altGraphKey&&so(r,e,t)}function uo(e){return"string"==typeof e?Rs[e]:e}function co(e,t){for(var r=e.doc.sel.ranges,n=[],i=0;i<r.length;i++){for(var o=t(r[i]);n.length&&P(o.from,g(n).to)<=0;){var l=n.pop();if(P(l.from,o.from)<0){o.from=l.from;break}}n.push(o)}hn(e,function(){for(var t=n.length-1;t>=0;t--)Ei(e.doc,"",n[t].from,n[t].to,"+delete");jr(e)})}function fo(e,t,r){var n=L(e.text,t+r,r);return n<0||n>e.text.length?null:n}function ho(e,t,r){var n=fo(e,t.ch,r);return null==n?null:new E(t.line,n,r<0?"after":"before")}function po(e,t,r,n,i){if(e){var o=Se(r,t.doc.direction);if(o){var l,s=i<0?g(o):o[0],a=i<0==(1==s.level)?"after":"before";if(s.level>0){var u=Xt(t,r);l=i<0?r.text.length-1:0;var c=Yt(t,u,l).top;l=k(function(e){return Yt(t,u,e).top==c},i<0==(1==s.level)?s.from:s.to-1,l),"before"==a&&(l=fo(r,l,1))}else l=i<0?s.to:s.from;return new E(n,l,a)}}return new E(n,i<0?r.text.length:0,i<0?"before":"after")}function go(e,t,r,n){var i=Se(t,e.doc.direction);if(!i)return ho(t,r,n);r.ch>=t.text.length?(r.ch=t.text.length,r.sticky="before"):r.ch<=0&&(r.ch=0,r.sticky="after");var o=Ce(i,r.ch,r.sticky),l=i[o];if("ltr"==e.doc.direction&&l.level%2==0&&(n>0?l.to>r.ch:l.from<r.ch))return ho(t,r,n);var s,a=function(e,r){return fo(t,e instanceof E?e.ch:e,r)},u=function(r){return e.options.lineWrapping?(s=s||Xt(e,t),hr(e,t,s,r)):{begin:0,end:t.text.length}},c=u("before"==r.sticky?a(r,-1):r.ch);if("rtl"==e.doc.direction||1==l.level){var f=1==l.level==n<0,h=a(r,f?1:-1);if(null!=h&&(f?h<=l.to&&h<=c.end:h>=l.from&&h>=c.begin)){var d=f?"before":"after";return new E(r.line,h,d)}}var p=function(e,t,n){for(var o=function(e,t){return t?new E(r.line,a(e,1),"before"):new E(r.line,e,"after")};e>=0&&e<i.length;e+=t){var l=i[e],s=t>0==(1!=l.level),u=s?n.begin:a(n.end,-1);if(l.from<=u&&u<l.to)return o(u,s);if(u=s?l.from:a(l.to,-1),n.begin<=u&&u<n.end)return o(u,s)}},g=p(o+n,n,c);if(g)return g;var v=n>0?c.end:a(c.begin,-1);return null==v||n>0&&v==t.text.length||!(g=p(n>0?0:i.length-1,n,u(v)))?null:g}function vo(e,t){var r=M(e.doc,t),n=fe(r);return n!=r&&(t=W(n)),po(!0,e,n,t,1)}function mo(e,t){var r=M(e.doc,t),n=he(r);return n!=r&&(t=W(n)),po(!0,e,r,t,-1)}function yo(e,t){var r=vo(e,t.line),n=M(e.doc,r.line),i=Se(n,e.doc.direction);if(!i||0==i[0].level){var o=Math.max(0,n.text.search(/\S/)),l=t.line==r.line&&t.ch<=o&&t.ch;return E(r.line,l?0:o,r.sticky)}return r}function bo(e,t,r){if("string"==typeof t&&!(t=Bs[t]))return!1;e.display.input.ensurePolled();var n=e.display.shift,i=!1;try{e.isReadOnly()&&(e.state.suppressEdits=!0),r&&(e.display.shift=!1),i=t(e)!=Bl}finally{e.display.shift=n,e.state.suppressEdits=!1}return i}function wo(e,t,r){for(var n=0;n<e.state.keyMaps.length;n++){var i=oo(t,e.state.keyMaps[n],r,e);if(i)return i}return e.options.extraKeys&&oo(t,e.options.extraKeys,r,e)||oo(t,e.options.keyMap,r,e)}function xo(e,t,r,n){var i=e.state.keySeq;if(i){if(lo(t))return"handled";Gs.set(50,function(){e.state.keySeq==i&&(e.state.keySeq=null,e.display.input.reset())}),t=i+" "+t}var o=wo(e,t,n);return"multi"==o&&(e.state.keySeq=t),"handled"==o&&bt(e,"keyHandled",e,t,r),"handled"!=o&&"multi"!=o||(We(r),Ar(e)),i&&!o&&/\'$/.test(t)?(We(r),!0):!!o}function Co(e,t){var r=ao(t,!0);return!!r&&(t.shiftKey&&!e.state.keySeq?xo(e,"Shift-"+r,t,function(t){return bo(e,t,!0)})||xo(e,r,t,function(t){if("string"==typeof t?/^go[A-Z]/.test(t):t.motion)return bo(e,t)}):xo(e,r,t,function(t){return bo(e,t)}))}function So(e,t,r){return xo(e,"'"+r+"'",t,function(t){return bo(e,t,!0)})}function Lo(e){var t=this;if(t.curOp.focus=l(),!Me(t,e)){gl&&vl<11&&27==e.keyCode&&(e.returnValue=!1);var r=e.keyCode;t.display.shift=16==r||e.shiftKey;var n=Co(t,e);wl&&(Us=n?r:null,!n&&88==r&&!rs&&(Ml?e.metaKey:e.ctrlKey)&&t.replaceSelection("",null,"cut")),18!=r||/\bCodeMirror-crosshair\b/.test(t.display.lineDiv.className)||ko(t)}}function ko(e){function t(e){18!=e.keyCode&&e.altKey||(Fl(r,"CodeMirror-crosshair"),ke(document,"keyup",t),ke(document,"mouseover",t))}var r=e.display.lineDiv;s(r,"CodeMirror-crosshair"),Ql(document,"keyup",t),Ql(document,"mouseover",t)}function To(e){16==e.keyCode&&(this.doc.sel.shift=!1),Me(this,e)}function Mo(e){var t=this;if(!(Ft(t.display,e)||Me(t,e)||e.ctrlKey&&!e.altKey||Ml&&e.metaKey)){var r=e.keyCode,n=e.charCode;if(wl&&r==Us)return Us=null,void We(e);if(!wl||e.which&&!(e.which<10)||!Co(t,e)){var i=String.fromCharCode(null==n?r:n);"\b"!=i&&(So(t,e,i)||t.display.input.onKeyPress(e))}}}function No(e,t){var r=+new Date;return js&&js.compare(r,e,t)?(Ks=js=null,"triple"):Ks&&Ks.compare(r,e,t)?(js=new Vs(r,e,t),Ks=null,"double"):(Ks=new Vs(r,e,t),js=null,"single")}function Oo(e){var t=this,r=t.display;if(!(Me(t,e)||r.activeTouch&&r.input.supportsTouch()))if(r.input.ensurePolled(),r.shift=e.shiftKey,Ft(r,e))ml||(r.scroller.draggable=!1,setTimeout(function(){return r.scroller.draggable=!0},100));else if(!zo(t,e)){var n=Sr(t,e),i=Pe(e),o=n?No(n,i):"single";window.focus(),1==i&&t.state.selectingText&&t.state.selectingText(e),n&&Ao(t,i,n,o,e)||(1==i?n?Do(t,n,o,e):Ee(e)==r.scroller&&We(e):2==i?(n&&di(t.doc,n),setTimeout(function(){return r.input.focus()},20)):3==i&&(Hl?Ro(t,e):Dr(t)))}}function Ao(e,t,r,n,i){var o="Click";return"double"==n?o="Double"+o:"triple"==n&&(o="Triple"+o),o=(1==t?"Left":2==t?"Middle":"Right")+o,xo(e,so(o,i),i,function(t){if("string"==typeof t&&(t=Bs[t]),!t)return!1;var n=!1;try{e.isReadOnly()&&(e.state.suppressEdits=!0),n=t(e,r)!=Bl}finally{e.state.suppressEdits=!1}return n})}function Wo(e,t,r){var n=e.getOption("configureMouse"),i=n?n(e,t,r):{};if(null==i.unit){var o=Nl?r.shiftKey&&r.metaKey:r.altKey;i.unit=o?"rectangle":"single"==t?"char":"double"==t?"word":"line"}return(null==i.extend||e.doc.extend)&&(i.extend=e.doc.extend||r.shiftKey),null==i.addNew&&(i.addNew=Ml?r.metaKey:r.ctrlKey),null==i.moveOnDrag&&(i.moveOnDrag=!(Ml?r.altKey:r.ctrlKey)),i}function Do(e,t,r,n){gl?setTimeout(u(Wr,e),0):e.curOp.focus=l();var i,o=Wo(e,r,n),s=e.doc.sel;e.options.dragDrop&&Jl&&!e.isReadOnly()&&"single"==r&&(i=s.contains(t))>-1&&(P((i=s.ranges[i]).from(),t)<0||t.xRel>0)&&(P(i.to(),t)>0||t.xRel<0)?Ho(e,n,t,o):Eo(e,n,t,o)}function Ho(e,t,r,n){var i=e.display,o=!1,l=dn(e,function(t){ml&&(i.scroller.draggable=!1),e.state.draggingText=!1,ke(document,"mouseup",l),ke(document,"mousemove",s),ke(i.scroller,"dragstart",a),ke(i.scroller,"drop",l),o||(We(t),n.addNew||di(e.doc,r,null,null,n.extend),ml||gl&&9==vl?setTimeout(function(){document.body.focus(),i.input.focus()},20):i.input.focus())}),s=function(e){o=o||Math.abs(t.clientX-e.clientX)+Math.abs(t.clientY-e.clientY)>=10},a=function(){return o=!0};ml&&(i.scroller.draggable=!0),e.state.draggingText=l,l.copy=!n.moveOnDrag,i.scroller.dragDrop&&i.scroller.dragDrop(),Ql(document,"mouseup",l),Ql(document,"mousemove",s),Ql(i.scroller,"dragstart",a),Ql(i.scroller,"drop",l),Dr(e),setTimeout(function(){return i.input.focus()},20)}function Fo(e,t,r){if("char"==r)return new Ts(t,t);if("word"==r)return e.findWordAt(t);if("line"==r)return new Ts(E(t.line,0),U(e.doc,E(t.line+1,0)));var n=r(e,t);return new Ts(n.from,n.to)}function Eo(e,t,r,n){function i(t){if(0!=P(m,t))if(m=t,"rectangle"==n.unit){for(var i=[],o=e.options.tabSize,l=f(M(u,r.line).text,r.ch,o),s=f(M(u,t.line).text,t.ch,o),a=Math.min(l,s),g=Math.max(l,s),v=Math.min(r.line,t.line),y=Math.min(e.lastLine(),Math.max(r.line,t.line));v<=y;v++){var b=M(u,v).text,w=d(b,a,o);a==g?i.push(new Ts(E(v,w),E(v,w))):b.length>w&&i.push(new Ts(E(v,w),E(v,d(b,g,o))))}i.length||i.push(new Ts(r,r)),bi(u,zn(p.ranges.slice(0,h).concat(i),h),{origin:"*mouse",scroll:!1}),e.scrollIntoView(t)}else{var x,C=c,S=Fo(e,t,n.unit),L=C.anchor;P(S.anchor,L)>0?(x=S.head,L=B(C.from(),S.anchor)):(x=S.anchor,L=R(C.to(),S.head));var k=p.ranges.slice(0);k[h]=Po(e,new Ts(U(u,L),x)),bi(u,zn(k,h),Ul)}}function o(t){var r=++b,s=Sr(e,t,!0,"rectangle"==n.unit);if(s)if(0!=P(s,m)){e.curOp.focus=l(),i(s);var c=Ir(a,u);(s.line>=c.to||s.line<c.from)&&setTimeout(dn(e,function(){b==r&&o(t)}),150)}else{var f=t.clientY<y.top?-20:t.clientY>y.bottom?20:0;f&&setTimeout(dn(e,function(){b==r&&(a.scroller.scrollTop+=f,o(t))}),50)}}function s(t){e.state.selectingText=!1,b=1/0,We(t),a.input.focus(),ke(document,"mousemove",w),ke(document,"mouseup",x),u.history.lastSelOrigin=null}var a=e.display,u=e.doc;We(t);var c,h,p=u.sel,g=p.ranges;if(n.addNew&&!n.extend?(h=u.sel.contains(r),c=h>-1?g[h]:new Ts(r,r)):(c=u.sel.primary(),h=u.sel.primIndex),"rectangle"==n.unit)n.addNew||(c=new Ts(r,r)),r=Sr(e,t,!0,!0),h=-1;else{var v=Fo(e,r,n.unit);c=n.extend?hi(c,v.anchor,v.head,n.extend):v}n.addNew?-1==h?(h=g.length,bi(u,zn(g.concat([c]),h),{scroll:!1,origin:"*mouse"})):g.length>1&&g[h].empty()&&"char"==n.unit&&!n.extend?(bi(u,zn(g.slice(0,h).concat(g.slice(h+1)),0),{scroll:!1,origin:"*mouse"}),p=u.sel):gi(u,h,c,Ul):(h=0,bi(u,new ks([c],0),Ul),p=u.sel);var m=r,y=a.wrapper.getBoundingClientRect(),b=0,w=dn(e,function(e){Pe(e)?o(e):s(e)}),x=dn(e,s);e.state.selectingText=x,Ql(document,"mousemove",w),Ql(document,"mouseup",x)}function Po(e,t){var r=t.anchor,n=t.head,i=M(e.doc,r.line);if(0==P(r,n)&&r.sticky==n.sticky)return t;var o=Se(i);if(!o)return t;var l=Ce(o,r.ch,r.sticky),s=o[l];if(s.from!=r.ch&&s.to!=r.ch)return t;var a=l+(s.from==r.ch==(1!=s.level)?0:1);if(0==a||a==o.length)return t;var u;if(n.line!=r.line)u=(n.line-r.line)*("ltr"==e.doc.direction?1:-1)>0;else{var c=Ce(o,n.ch,n.sticky),f=c-l||(n.ch-r.ch)*(1==s.level?-1:1);u=c==a-1||c==a?f<0:f>0}var h=o[a+(u?-1:0)],d=u==(1==h.level),p=d?h.from:h.to,g=d?"after":"before";return r.ch==p&&r.sticky==g?t:new Ts(new E(r.line,p,g),n)}function Io(e,t,r,n){var i,o;if(t.touches)i=t.touches[0].clientX,o=t.touches[0].clientY;else try{i=t.clientX,o=t.clientY}catch(t){return!1}if(i>=Math.floor(e.display.gutters.getBoundingClientRect().right))return!1;n&&We(t);var l=e.display,s=l.lineDiv.getBoundingClientRect();if(o>s.bottom||!Oe(e,r))return He(t);o-=s.top-l.viewOffset;for(var a=0;a<e.options.gutters.length;++a){var u=l.gutters.childNodes[a];if(u&&u.getBoundingClientRect().right>=i)return Te(e,r,e,D(e.doc,o),e.options.gutters[a],t),He(t)}}function zo(e,t){return Io(e,t,"gutterClick",!0)}function Ro(e,t){Ft(e.display,t)||Bo(e,t)||Me(e,t,"contextmenu")||e.display.input.onContextMenu(t)}function Bo(e,t){return!!Oe(e,"gutterContextMenu")&&Io(e,t,"gutterContextMenu",!1)}function Go(e){e.display.wrapper.className=e.display.wrapper.className.replace(/\s*cm-s-\S+/g,"")+e.options.theme.replace(/(^|\s)\s*/g," cm-s-"),er(e)}function Uo(e){Hn(e),vn(e),zr(e)}function Vo(e,t,r){if(!t!=!(r&&r!=Xs)){var n=e.display.dragFunctions,i=t?Ql:ke;i(e.display.scroller,"dragstart",n.start),i(e.display.scroller,"dragenter",n.enter),i(e.display.scroller,"dragover",n.over),i(e.display.scroller,"dragleave",n.leave),i(e.display.scroller,"drop",n.drop)}}function Ko(e){e.options.lineWrapping?(s(e.display.wrapper,"CodeMirror-wrap"),e.display.sizer.style.minWidth="",e.display.sizerWidth=null):(Fl(e.display.wrapper,"CodeMirror-wrap"),we(e)),Cr(e),vn(e),er(e),setTimeout(function(){return en(e)},100)}function jo(e,t){var r=this;if(!(this instanceof jo))return new jo(e,t);this.options=t=t?c(t):{},c(Ys,t,!1),Fn(t);var n=t.value;"string"==typeof n&&(n=new Ds(n,t.mode,null,t.lineSeparator,t.direction)),this.doc=n;var i=new jo.inputStyles[t.inputStyle](this),o=this.display=new T(e,n,i);o.wrapper.CodeMirror=this,Hn(this),Go(this),t.lineWrapping&&(this.display.wrapper.className+=" CodeMirror-wrap"),rn(this),this.state={keyMaps:[],overlays:[],modeGen:0,overwrite:!1,delayingBlurEvent:!1,focused:!1,suppressEdits:!1,pasteIncoming:!1,cutIncoming:!1,selectingText:!1,draggingText:!1,highlight:new Pl,keySeq:null,specialChars:null},t.autofocus&&!Tl&&o.input.focus(),gl&&vl<11&&setTimeout(function(){return r.display.input.reset(!0)},20),Xo(this),eo(),nn(this),this.curOp.forceUpdate=!0,qn(this,n),t.autofocus&&!Tl||this.hasFocus()?setTimeout(u(Hr,this),20):Fr(this);for(var l in _s)_s.hasOwnProperty(l)&&_s[l](r,t[l],Xs);Rr(this),t.finishInit&&t.finishInit(this);for(var s=0;s<$s.length;++s)$s[s](r);on(this),ml&&t.lineWrapping&&"optimizelegibility"==getComputedStyle(o.lineDiv).textRendering&&(o.lineDiv.style.textRendering="auto")}function Xo(e){function t(){i.activeTouch&&(o=setTimeout(function(){return i.activeTouch=null},1e3),(l=i.activeTouch).end=+new Date)}function r(e){if(1!=e.touches.length)return!1;var t=e.touches[0];return t.radiusX<=1&&t.radiusY<=1}function n(e,t){if(null==t.left)return!0;var r=t.left-e.left,n=t.top-e.top;return r*r+n*n>400}var i=e.display;Ql(i.scroller,"mousedown",dn(e,Oo)),gl&&vl<11?Ql(i.scroller,"dblclick",dn(e,function(t){if(!Me(e,t)){var r=Sr(e,t);if(r&&!zo(e,t)&&!Ft(e.display,t)){We(t);var n=e.findWordAt(r);di(e.doc,n.anchor,n.head)}}})):Ql(i.scroller,"dblclick",function(t){return Me(e,t)||We(t)}),Hl||Ql(i.scroller,"contextmenu",function(t){return Ro(e,t)});var o,l={end:0};Ql(i.scroller,"touchstart",function(t){if(!Me(e,t)&&!r(t)&&!zo(e,t)){i.input.ensurePolled(),clearTimeout(o);var n=+new Date;i.activeTouch={start:n,moved:!1,prev:n-l.end<=300?l:null},1==t.touches.length&&(i.activeTouch.left=t.touches[0].pageX,i.activeTouch.top=t.touches[0].pageY)}}),Ql(i.scroller,"touchmove",function(){i.activeTouch&&(i.activeTouch.moved=!0)}),Ql(i.scroller,"touchend",function(r){var o=i.activeTouch;if(o&&!Ft(i,r)&&null!=o.left&&!o.moved&&new Date-o.start<300){var l,s=e.coordsChar(i.activeTouch,"page");l=!o.prev||n(o,o.prev)?new Ts(s,s):!o.prev.prev||n(o,o.prev.prev)?e.findWordAt(s):new Ts(E(s.line,0),U(e.doc,E(s.line+1,0))),e.setSelection(l.anchor,l.head),e.focus(),We(r)}t()}),Ql(i.scroller,"touchcancel",t),Ql(i.scroller,"scroll",function(){i.scroller.clientHeight&&(qr(e,i.scroller.scrollTop),Qr(e,i.scroller.scrollLeft,!0),Te(e,"scroll",e))}),Ql(i.scroller,"mousewheel",function(t){return In(e,t)}),Ql(i.scroller,"DOMMouseScroll",function(t){return In(e,t)}),Ql(i.wrapper,"scroll",function(){return i.wrapper.scrollTop=i.wrapper.scrollLeft=0}),i.dragFunctions={enter:function(t){Me(e,t)||Fe(t)},over:function(t){Me(e,t)||(Zi(e,t),Fe(t))},start:function(t){return qi(e,t)},drop:dn(e,$i),leave:function(t){Me(e,t)||Qi(e)}};var s=i.input.getField();Ql(s,"keyup",function(t){return To.call(e,t)}),Ql(s,"keydown",dn(e,Lo)),Ql(s,"keypress",dn(e,Mo)),Ql(s,"focus",function(t){return Hr(e,t)}),Ql(s,"blur",function(t){return Fr(e,t)})}function Yo(e,t,r,n){var i,o=e.doc;null==r&&(r="add"),"smart"==r&&(o.mode.indent?i=$e(e,t).state:r="prev");var l=e.options.tabSize,s=M(o,t),a=f(s.text,null,l);s.stateAfter&&(s.stateAfter=null);var u,c=s.text.match(/^\s*/)[0];if(n||/\S/.test(s.text)){if("smart"==r&&((u=o.mode.indent(i,s.text.slice(c.length),s.text))==Bl||u>150)){if(!n)return;r="prev"}}else u=0,r="not";"prev"==r?u=t>o.first?f(M(o,t-1).text,null,l):0:"add"==r?u=a+e.options.indentUnit:"subtract"==r?u=a-e.options.indentUnit:"number"==typeof r&&(u=a+r),u=Math.max(0,u);var h="",d=0;if(e.options.indentWithTabs)for(var g=Math.floor(u/l);g;--g)d+=l,h+="\t";if(d<u&&(h+=p(u-d)),h!=c)return Ei(o,h,E(t,0),E(t,c.length),"+input"),s.stateAfter=null,!0;for(var v=0;v<o.sel.ranges.length;v++){var m=o.sel.ranges[v];if(m.head.line==t&&m.head.ch<c.length){var y=E(t,c.length);gi(o,v,new Ts(y,y));break}}}function _o(e){qs=e}function $o(e,t,r,n,i){var o=e.doc;e.display.shift=!1,n||(n=o.sel);var l=e.state.pasteIncoming||"paste"==i,s=es(t),a=null;if(l&&n.ranges.length>1)if(qs&&qs.text.join("\n")==t){if(n.ranges.length%qs.text.length==0){a=[];for(var u=0;u<qs.text.length;u++)a.push(o.splitLines(qs.text[u]))}}else s.length==n.ranges.length&&e.options.pasteLinesPerSelection&&(a=v(s,function(e){return[e]}));for(var c,f=n.ranges.length-1;f>=0;f--){var h=n.ranges[f],d=h.from(),p=h.to();h.empty()&&(r&&r>0?d=E(d.line,d.ch-r):e.state.overwrite&&!l?p=E(p.line,Math.min(M(o,p.line).text.length,p.ch+g(s).length)):qs&&qs.lineWise&&qs.text.join("\n")==t&&(d=p=E(d.line,0))),c=e.curOp.updateInput;var m={from:d,to:p,text:a?a[f%a.length]:s,origin:i||(l?"paste":e.state.cutIncoming?"cut":"+input")};Oi(e.doc,m),bt(e,"inputRead",e,m)}t&&!l&&Zo(e,t),jr(e),e.curOp.updateInput=c,e.curOp.typing=!0,e.state.pasteIncoming=e.state.cutIncoming=!1}function qo(e,t){var r=e.clipboardData&&e.clipboardData.getData("Text");if(r)return e.preventDefault(),t.isReadOnly()||t.options.disableInput||hn(t,function(){return $o(t,r,0,null,"paste")}),!0}function Zo(e,t){if(e.options.electricChars&&e.options.smartIndent)for(var r=e.doc.sel,n=r.ranges.length-1;n>=0;n--){var i=r.ranges[n];if(!(i.head.ch>100||n&&r.ranges[n-1].head.line==i.head.line)){var o=e.getModeAt(i.head),l=!1;if(o.electricChars){for(var s=0;s<o.electricChars.length;s++)if(t.indexOf(o.electricChars.charAt(s))>-1){l=Yo(e,i.head.line,"smart");break}}else o.electricInput&&o.electricInput.test(M(e.doc,i.head.line).text.slice(0,i.head.ch))&&(l=Yo(e,i.head.line,"smart"));l&&bt(e,"electricInput",e,i.head.line)}}}function Qo(e){for(var t=[],r=[],n=0;n<e.doc.sel.ranges.length;n++){var i=e.doc.sel.ranges[n].head.line,o={anchor:E(i,0),head:E(i+1,0)};r.push(o),t.push(e.getRange(o.anchor,o.head))}return{text:t,ranges:r}}function Jo(e,t){e.setAttribute("autocorrect","off"),e.setAttribute("autocapitalize","off"),e.setAttribute("spellcheck",!!t)}function el(){var e=n("textarea",null,null,"position: absolute; bottom: -1em; padding: 0; width: 1px; height: 1em; outline: none"),t=n("div",[e],null,"overflow: hidden; position: relative; width: 3px; height: 0px;");return ml?e.style.width="1000px":e.setAttribute("wrap","off"),Ll&&(e.style.border="1px solid black"),Jo(e),t}function tl(e,t,r,n,i){function o(){var n=t.line+r;return!(n<e.first||n>=e.first+e.size)&&(t=new E(n,t.ch,t.sticky),u=M(e,n))}function l(n){var l;if(null==(l=i?go(e.cm,u,t,r):ho(u,t,r))){if(n||!o())return!1;t=po(i,e.cm,u,t.line,r)}else t=l;return!0}var s=t,a=r,u=M(e,t.line);if("char"==n)l();else if("column"==n)l(!0);else if("word"==n||"group"==n)for(var c=null,f="group"==n,h=e.cm&&e.cm.getHelper(t,"wordChars"),d=!0;!(r<0)||l(!d);d=!1){var p=u.text.charAt(t.ch)||"\n",g=x(p,h)?"w":f&&"\n"==p?"n":!f||/\s/.test(p)?null:"p";if(!f||d||g||(g="s"),c&&c!=g){r<0&&(r=1,l(),t.sticky="after");break}if(g&&(c=g),r>0&&!l(!d))break}var v=ki(e,t,s,a,!0);return I(s,v)&&(v.hitSide=!0),v}function rl(e,t,r,n){var i,o=e.doc,l=t.left;if("page"==n){var s=Math.min(e.display.wrapper.clientHeight,window.innerHeight||document.documentElement.clientHeight),a=Math.max(s-.5*mr(e.display),3);i=(r>0?t.bottom:t.top)+r*a}else"line"==n&&(i=r>0?t.bottom+3:t.top-3);for(var u;(u=cr(e,l,i)).outside;){if(r<0?i<=0:i>=o.height){u.hitSide=!0;break}i+=5*r}return u}function nl(e,t){var r=jt(e,t.line);if(!r||r.hidden)return null;var n=M(e.doc,t.line),i=Ut(r,n,t.line),o=Se(n,e.doc.direction),l="left";o&&(l=Ce(o,t.ch)%2?"right":"left");var s=_t(i.map,t.ch,l);return s.offset="right"==s.collapse?s.end:s.start,s}function il(e){for(var t=e;t;t=t.parentNode)if(/CodeMirror-gutter-wrapper/.test(t.className))return!0;return!1}function ol(e,t){return t&&(e.bad=!0),e}function ll(e,t,r,n,i){function o(e){return function(t){return t.id==e}}function l(){c&&(u+=f,c=!1)}function s(e){e&&(l(),u+=e)}function a(t){if(1==t.nodeType){var r=t.getAttribute("cm-text");if(null!=r)return void s(r||t.textContent.replace(/\u200b/g,""));var u,h=t.getAttribute("cm-marker");if(h){var d=e.findMarks(E(n,0),E(i+1,0),o(+h));return void(d.length&&(u=d[0].find(0))&&s(N(e.doc,u.from,u.to).join(f)))}if("false"==t.getAttribute("contenteditable"))return;var p=/^(pre|div|p)$/i.test(t.nodeName);p&&l();for(var g=0;g<t.childNodes.length;g++)a(t.childNodes[g]);p&&(c=!0)}else 3==t.nodeType&&s(t.nodeValue)}for(var u="",c=!1,f=e.doc.lineSeparator();a(t),t!=r;)t=t.nextSibling;return u}function sl(e,t,r){var n;if(t==e.display.lineDiv){if(!(n=e.display.lineDiv.childNodes[r]))return ol(e.clipPos(E(e.display.viewTo-1)),!0);t=null,r=0}else for(n=t;;n=n.parentNode){if(!n||n==e.display.lineDiv)return null;if(n.parentNode&&n.parentNode==e.display.lineDiv)break}for(var i=0;i<e.display.view.length;i++){var o=e.display.view[i];if(o.node==n)return al(o,t,r)}}function al(e,t,r){function n(t,r,n){for(var i=-1;i<(f?f.length:0);i++)for(var o=i<0?c.map:f[i],l=0;l<o.length;l+=3){var s=o[l+2];if(s==t||s==r){var a=W(i<0?e.line:e.rest[i]),u=o[l]+n;return(n<0||s!=t)&&(u=o[l+(n?1:0)]),E(a,u)}}}var i=e.text.firstChild,l=!1;if(!t||!o(i,t))return ol(E(W(e.line),0),!0);if(t==i&&(l=!0,t=i.childNodes[r],r=0,!t)){var s=e.rest?g(e.rest):e.line;return ol(E(W(s),s.text.length),l)}var a=3==t.nodeType?t:null,u=t;for(a||1!=t.childNodes.length||3!=t.firstChild.nodeType||(a=t.firstChild,r&&(r=a.nodeValue.length));u.parentNode!=i;)u=u.parentNode;var c=e.measure,f=c.maps,h=n(a,u,r);if(h)return ol(h,l);for(var d=u.nextSibling,p=a?a.nodeValue.length-r:0;d;d=d.nextSibling){if(h=n(d,d.firstChild,0))return ol(E(h.line,h.ch-p),l);p+=d.textContent.length}for(var v=u.previousSibling,m=r;v;v=v.previousSibling){if(h=n(v,v.firstChild,-1))return ol(E(h.line,h.ch+m),l);m+=v.textContent.length}}var ul=navigator.userAgent,cl=navigator.platform,fl=/gecko\/\d/i.test(ul),hl=/MSIE \d/.test(ul),dl=/Trident\/(?:[7-9]|\d{2,})\..*rv:(\d+)/.exec(ul),pl=/Edge\/(\d+)/.exec(ul),gl=hl||dl||pl,vl=gl&&(hl?document.documentMode||6:+(pl||dl)[1]),ml=!pl&&/WebKit\//.test(ul),yl=ml&&/Qt\/\d+\.\d+/.test(ul),bl=!pl&&/Chrome\//.test(ul),wl=/Opera\//.test(ul),xl=/Apple Computer/.test(navigator.vendor),Cl=/Mac OS X 1\d\D([8-9]|\d\d)\D/.test(ul),Sl=/PhantomJS/.test(ul),Ll=!pl&&/AppleWebKit/.test(ul)&&/Mobile\/\w+/.test(ul),kl=/Android/.test(ul),Tl=Ll||kl||/webOS|BlackBerry|Opera Mini|Opera Mobi|IEMobile/i.test(ul),Ml=Ll||/Mac/.test(cl),Nl=/\bCrOS\b/.test(ul),Ol=/win/i.test(cl),Al=wl&&ul.match(/Version\/(\d*\.\d*)/);Al&&(Al=Number(Al[1])),Al&&Al>=15&&(wl=!1,ml=!0);var Wl,Dl=Ml&&(yl||wl&&(null==Al||Al<12.11)),Hl=fl||gl&&vl>=9,Fl=function(t,r){var n=t.className,i=e(r).exec(n);if(i){var o=n.slice(i.index+i[0].length);t.className=n.slice(0,i.index)+(o?i[1]+o:"")}};Wl=document.createRange?function(e,t,r,n){var i=document.createRange();return i.setEnd(n||e,r),i.setStart(e,t),i}:function(e,t,r){var n=document.body.createTextRange();try{n.moveToElementText(e.parentNode)}catch(e){return n}return n.collapse(!0),n.moveEnd("character",r),n.moveStart("character",t),n};var El=function(e){e.select()};Ll?El=function(e){e.selectionStart=0,e.selectionEnd=e.value.length}:gl&&(El=function(e){try{e.select()}catch(e){}});var Pl=function(){this.id=null};Pl.prototype.set=function(e,t){clearTimeout(this.id),this.id=setTimeout(t,e)};var Il,zl,Rl=30,Bl={toString:function(){return"CodeMirror.Pass"}},Gl={scroll:!1},Ul={origin:"*mouse"},Vl={origin:"+move"},Kl=[""],jl=/[\u00df\u0587\u0590-\u05f4\u0600-\u06ff\u3040-\u309f\u30a0-\u30ff\u3400-\u4db5\u4e00-\u9fcc\uac00-\ud7af]/,Xl=/[\u0300-\u036f\u0483-\u0489\u0591-\u05bd\u05bf\u05c1\u05c2\u05c4\u05c5\u05c7\u0610-\u061a\u064b-\u065e\u0670\u06d6-\u06dc\u06de-\u06e4\u06e7\u06e8\u06ea-\u06ed\u0711\u0730-\u074a\u07a6-\u07b0\u07eb-\u07f3\u0816-\u0819\u081b-\u0823\u0825-\u0827\u0829-\u082d\u0900-\u0902\u093c\u0941-\u0948\u094d\u0951-\u0955\u0962\u0963\u0981\u09bc\u09be\u09c1-\u09c4\u09cd\u09d7\u09e2\u09e3\u0a01\u0a02\u0a3c\u0a41\u0a42\u0a47\u0a48\u0a4b-\u0a4d\u0a51\u0a70\u0a71\u0a75\u0a81\u0a82\u0abc\u0ac1-\u0ac5\u0ac7\u0ac8\u0acd\u0ae2\u0ae3\u0b01\u0b3c\u0b3e\u0b3f\u0b41-\u0b44\u0b4d\u0b56\u0b57\u0b62\u0b63\u0b82\u0bbe\u0bc0\u0bcd\u0bd7\u0c3e-\u0c40\u0c46-\u0c48\u0c4a-\u0c4d\u0c55\u0c56\u0c62\u0c63\u0cbc\u0cbf\u0cc2\u0cc6\u0ccc\u0ccd\u0cd5\u0cd6\u0ce2\u0ce3\u0d3e\u0d41-\u0d44\u0d4d\u0d57\u0d62\u0d63\u0dca\u0dcf\u0dd2-\u0dd4\u0dd6\u0ddf\u0e31\u0e34-\u0e3a\u0e47-\u0e4e\u0eb1\u0eb4-\u0eb9\u0ebb\u0ebc\u0ec8-\u0ecd\u0f18\u0f19\u0f35\u0f37\u0f39\u0f71-\u0f7e\u0f80-\u0f84\u0f86\u0f87\u0f90-\u0f97\u0f99-\u0fbc\u0fc6\u102d-\u1030\u1032-\u1037\u1039\u103a\u103d\u103e\u1058\u1059\u105e-\u1060\u1071-\u1074\u1082\u1085\u1086\u108d\u109d\u135f\u1712-\u1714\u1732-\u1734\u1752\u1753\u1772\u1773\u17b7-\u17bd\u17c6\u17c9-\u17d3\u17dd\u180b-\u180d\u18a9\u1920-\u1922\u1927\u1928\u1932\u1939-\u193b\u1a17\u1a18\u1a56\u1a58-\u1a5e\u1a60\u1a62\u1a65-\u1a6c\u1a73-\u1a7c\u1a7f\u1b00-\u1b03\u1b34\u1b36-\u1b3a\u1b3c\u1b42\u1b6b-\u1b73\u1b80\u1b81\u1ba2-\u1ba5\u1ba8\u1ba9\u1c2c-\u1c33\u1c36\u1c37\u1cd0-\u1cd2\u1cd4-\u1ce0\u1ce2-\u1ce8\u1ced\u1dc0-\u1de6\u1dfd-\u1dff\u200c\u200d\u20d0-\u20f0\u2cef-\u2cf1\u2de0-\u2dff\u302a-\u302f\u3099\u309a\ua66f-\ua672\ua67c\ua67d\ua6f0\ua6f1\ua802\ua806\ua80b\ua825\ua826\ua8c4\ua8e0-\ua8f1\ua926-\ua92d\ua947-\ua951\ua980-\ua982\ua9b3\ua9b6-\ua9b9\ua9bc\uaa29-\uaa2e\uaa31\uaa32\uaa35\uaa36\uaa43\uaa4c\uaab0\uaab2-\uaab4\uaab7\uaab8\uaabe\uaabf\uaac1\uabe5\uabe8\uabed\udc00-\udfff\ufb1e\ufe00-\ufe0f\ufe20-\ufe26\uff9e\uff9f]/,Yl=!1,_l=!1,$l=null,ql=function(){function e(e){return e<=247?r.charAt(e):1424<=e&&e<=1524?"R":1536<=e&&e<=1785?n.charAt(e-1536):1774<=e&&e<=2220?"r":8192<=e&&e<=8203?"w":8204==e?"b":"L"}function t(e,t,r){this.level=e,this.from=t,this.to=r}var r="bbbbbbbbbtstwsbbbbbbbbbbbbbbssstwNN%%%NNNNNN,N,N1111111111NNNNNNNLLLLLLLLLLLLLLLLLLLLLLLLLLNNNNNNLLLLLLLLLLLLLLLLLLLLLLLLLLNNNNbbbbbbsbbbbbbbbbbbbbbbbbbbbbbbbbb,N%%%%NNNNLNNNNN%%11NLNNN1LNNNNNLLLLLLLLLLLLLLLLLLLLLLLNLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLN",n="nnnnnnNNr%%r,rNNmmmmmmmmmmmrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrmmmmmmmmmmmmmmmmmmmmmnnnnnnnnnn%nnrrrmrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrmmmmmmmnNmmmmmmrrmmNmmmmrr1111111111",i=/[\u0590-\u05f4\u0600-\u06ff\u0700-\u08ac]/,o=/[stwN]/,l=/[LRr]/,s=/[Lb1n]/,a=/[1n]/;return function(r,n){var u="ltr"==n?"L":"R";if(0==r.length||"ltr"==n&&!i.test(r))return!1;for(var c=r.length,f=[],h=0;h<c;++h)f.push(e(r.charCodeAt(h)));for(var d=0,p=u;d<c;++d){var v=f[d];"m"==v?f[d]=p:p=v}for(var m=0,y=u;m<c;++m){var b=f[m];"1"==b&&"r"==y?f[m]="n":l.test(b)&&(y=b,"r"==b&&(f[m]="R"))}for(var w=1,x=f[0];w<c-1;++w){var C=f[w];"+"==C&&"1"==x&&"1"==f[w+1]?f[w]="1":","!=C||x!=f[w+1]||"1"!=x&&"n"!=x||(f[w]=x),x=C}for(var S=0;S<c;++S){var L=f[S];if(","==L)f[S]="N";else if("%"==L){var k=void 0;for(k=S+1;k<c&&"%"==f[k];++k);for(var T=S&&"!"==f[S-1]||k<c&&"1"==f[k]?"1":"N",M=S;M<k;++M)f[M]=T;S=k-1}}for(var N=0,O=u;N<c;++N){var A=f[N];"L"==O&&"1"==A?f[N]="L":l.test(A)&&(O=A)}for(var W=0;W<c;++W)if(o.test(f[W])){var D=void 0;for(D=W+1;D<c&&o.test(f[D]);++D);for(var H="L"==(W?f[W-1]:u),F=H==("L"==(D<c?f[D]:u))?H?"L":"R":u,E=W;E<D;++E)f[E]=F;W=D-1}for(var P,I=[],z=0;z<c;)if(s.test(f[z])){var R=z;for(++z;z<c&&s.test(f[z]);++z);I.push(new t(0,R,z))}else{var B=z,G=I.length;for(++z;z<c&&"L"!=f[z];++z);for(var U=B;U<z;)if(a.test(f[U])){B<U&&I.splice(G,0,new t(1,B,U));var V=U;for(++U;U<z&&a.test(f[U]);++U);I.splice(G,0,new t(2,V,U)),B=U}else++U;B<z&&I.splice(G,0,new t(1,B,z))}return 1==I[0].level&&(P=r.match(/^\s+/))&&(I[0].from=P[0].length,I.unshift(new t(0,0,P[0].length))),1==g(I).level&&(P=r.match(/\s+$/))&&(g(I).to-=P[0].length,I.push(new t(0,c-P[0].length,c))),"rtl"==n?I.reverse():I}}(),Zl=[],Ql=function(e,t,r){if(e.addEventListener)e.addEventListener(t,r,!1);else if(e.attachEvent)e.attachEvent("on"+t,r);else{var n=e._handlers||(e._handlers={});n[t]=(n[t]||Zl).concat(r)}},Jl=function(){if(gl&&vl<9)return!1;var e=n("div");return"draggable"in e||"dragDrop"in e}(),es=3!="\n\nb".split(/\n/).length?function(e){for(var t=0,r=[],n=e.length;t<=n;){var i=e.indexOf("\n",t);-1==i&&(i=e.length);var o=e.slice(t,"\r"==e.charAt(i-1)?i-1:i),l=o.indexOf("\r");-1!=l?(r.push(o.slice(0,l)),t+=l+1):(r.push(o),t=i+1)}return r}:function(e){return e.split(/\r\n?|\n/)},ts=window.getSelection?function(e){try{return e.selectionStart!=e.selectionEnd}catch(e){return!1}}:function(e){var t;try{t=e.ownerDocument.selection.createRange()}catch(e){}return!(!t||t.parentElement()!=e)&&0!=t.compareEndPoints("StartToEnd",t)},rs=function(){var e=n("div");return"oncopy"in e||(e.setAttribute("oncopy","return;"),"function"==typeof e.oncopy)}(),ns=null,is={},os={},ls={},ss=function(e,t,r){this.pos=this.start=0,this.string=e,this.tabSize=t||8,this.lastColumnPos=this.lastColumnValue=0,this.lineStart=0,this.lineOracle=r};ss.prototype.eol=function(){return this.pos>=this.string.length},ss.prototype.sol=function(){return this.pos==this.lineStart},ss.prototype.peek=function(){return this.string.charAt(this.pos)||void 0},ss.prototype.next=function(){if(this.pos<this.string.length)return this.string.charAt(this.pos++)},ss.prototype.eat=function(e){var t=this.string.charAt(this.pos);if("string"==typeof e?t==e:t&&(e.test?e.test(t):e(t)))return++this.pos,t},ss.prototype.eatWhile=function(e){for(var t=this.pos;this.eat(e););return this.pos>t},ss.prototype.eatSpace=function(){for(var e=this,t=this.pos;/[\s\u00a0]/.test(this.string.charAt(this.pos));)++e.pos;return this.pos>t},ss.prototype.skipToEnd=function(){this.pos=this.string.length},ss.prototype.skipTo=function(e){var t=this.string.indexOf(e,this.pos);if(t>-1)return this.pos=t,!0},ss.prototype.backUp=function(e){this.pos-=e},ss.prototype.column=function(){return this.lastColumnPos<this.start&&(this.lastColumnValue=f(this.string,this.start,this.tabSize,this.lastColumnPos,this.lastColumnValue),this.lastColumnPos=this.start),this.lastColumnValue-(this.lineStart?f(this.string,this.lineStart,this.tabSize):0)},ss.prototype.indentation=function(){return f(this.string,null,this.tabSize)-(this.lineStart?f(this.string,this.lineStart,this.tabSize):0)},ss.prototype.match=function(e,t,r){if("string"!=typeof e){var n=this.string.slice(this.pos).match(e);return n&&n.index>0?null:(n&&!1!==t&&(this.pos+=n[0].length),n)}var i=function(e){return r?e.toLowerCase():e};if(i(this.string.substr(this.pos,e.length))==i(e))return!1!==t&&(this.pos+=e.length),!0},ss.prototype.current=function(){return this.string.slice(this.start,this.pos)},ss.prototype.hideFirstChars=function(e,t){this.lineStart+=e;try{return t()}finally{this.lineStart-=e}},ss.prototype.lookAhead=function(e){var t=this.lineOracle;return t&&t.lookAhead(e)};var as=function(e,t){this.state=e,this.lookAhead=t},us=function(e,t,r,n){this.state=t,this.doc=e,this.line=r,this.maxLookAhead=n||0};us.prototype.lookAhead=function(e){var t=this.doc.getLine(this.line+e);return null!=t&&e>this.maxLookAhead&&(this.maxLookAhead=e),t},us.prototype.nextLine=function(){this.line++,this.maxLookAhead>0&&this.maxLookAhead--},us.fromSaved=function(e,t,r){return t instanceof as?new us(e,Ke(e.mode,t.state),r,t.lookAhead):new us(e,Ke(e.mode,t),r)},us.prototype.save=function(e){var t=!1!==e?Ke(this.doc.mode,this.state):this.state;return this.maxLookAhead>0?new as(t,this.maxLookAhead):t};var cs=function(e,t,r){this.start=e.start,this.end=e.pos,this.string=e.current(),this.type=t||null,this.state=r},fs=function(e,t,r){this.text=e,ne(this,t),this.height=r?r(this):1};fs.prototype.lineNo=function(){return W(this)},Ae(fs);var hs,ds={},ps={},gs=null,vs=null,ms={left:0,right:0,top:0,bottom:0},ys=function(e,t,r){this.cm=r;var i=this.vert=n("div",[n("div",null,null,"min-width: 1px")],"CodeMirror-vscrollbar"),o=this.horiz=n("div",[n("div",null,null,"height: 100%; min-height: 1px")],"CodeMirror-hscrollbar");e(i),e(o),Ql(i,"scroll",function(){i.clientHeight&&t(i.scrollTop,"vertical")}),Ql(o,"scroll",function(){o.clientWidth&&t(o.scrollLeft,"horizontal")}),this.checkedZeroWidth=!1,gl&&vl<8&&(this.horiz.style.minHeight=this.vert.style.minWidth="18px")};ys.prototype.update=function(e){var t=e.scrollWidth>e.clientWidth+1,r=e.scrollHeight>e.clientHeight+1,n=e.nativeBarWidth;if(r){this.vert.style.display="block",this.vert.style.bottom=t?n+"px":"0";var i=e.viewHeight-(t?n:0);this.vert.firstChild.style.height=Math.max(0,e.scrollHeight-e.clientHeight+i)+"px"}else this.vert.style.display="",this.vert.firstChild.style.height="0";if(t){this.horiz.style.display="block",this.horiz.style.right=r?n+"px":"0",this.horiz.style.left=e.barLeft+"px";var o=e.viewWidth-e.barLeft-(r?n:0);this.horiz.firstChild.style.width=Math.max(0,e.scrollWidth-e.clientWidth+o)+"px"}else this.horiz.style.display="",this.horiz.firstChild.style.width="0";return!this.checkedZeroWidth&&e.clientHeight>0&&(0==n&&this.zeroWidthHack(),this.checkedZeroWidth=!0),{right:r?n:0,bottom:t?n:0}},ys.prototype.setScrollLeft=function(e){this.horiz.scrollLeft!=e&&(this.horiz.scrollLeft=e),this.disableHoriz&&this.enableZeroWidthBar(this.horiz,this.disableHoriz,"horiz")},ys.prototype.setScrollTop=function(e){this.vert.scrollTop!=e&&(this.vert.scrollTop=e),this.disableVert&&this.enableZeroWidthBar(this.vert,this.disableVert,"vert")},ys.prototype.zeroWidthHack=function(){var e=Ml&&!Cl?"12px":"18px";this.horiz.style.height=this.vert.style.width=e,this.horiz.style.pointerEvents=this.vert.style.pointerEvents="none",this.disableHoriz=new Pl,this.disableVert=new Pl},ys.prototype.enableZeroWidthBar=function(e,t,r){function n(){var i=e.getBoundingClientRect();("vert"==r?document.elementFromPoint(i.right-1,(i.top+i.bottom)/2):document.elementFromPoint((i.right+i.left)/2,i.bottom-1))!=e?e.style.pointerEvents="none":t.set(1e3,n)}e.style.pointerEvents="auto",t.set(1e3,n)},ys.prototype.clear=function(){var e=this.horiz.parentNode;e.removeChild(this.horiz),e.removeChild(this.vert)};var bs=function(){};bs.prototype.update=function(){return{bottom:0,right:0}},bs.prototype.setScrollLeft=function(){},bs.prototype.setScrollTop=function(){},bs.prototype.clear=function(){};var ws={native:ys,null:bs},xs=0,Cs=function(e,t,r){var n=e.display;this.viewport=t,this.visible=Ir(n,e.doc,t),this.editorIsHidden=!n.wrapper.offsetWidth,this.wrapperHeight=n.wrapper.clientHeight,this.wrapperWidth=n.wrapper.clientWidth,this.oldDisplayWidth=Rt(e),this.force=r,this.dims=br(e),this.events=[]};Cs.prototype.signal=function(e,t){Oe(e,t)&&this.events.push(arguments)},Cs.prototype.finish=function(){for(var e=this,t=0;t<this.events.length;t++)Te.apply(null,e.events[t])};var Ss=0,Ls=null;gl?Ls=-.53:fl?Ls=15:bl?Ls=-.7:xl&&(Ls=-1/3);var ks=function(e,t){this.ranges=e,this.primIndex=t};ks.prototype.primary=function(){return this.ranges[this.primIndex]},ks.prototype.equals=function(e){var t=this;if(e==this)return!0;if(e.primIndex!=this.primIndex||e.ranges.length!=this.ranges.length)return!1;for(var r=0;r<this.ranges.length;r++){var n=t.ranges[r],i=e.ranges[r];if(!I(n.anchor,i.anchor)||!I(n.head,i.head))return!1}return!0},ks.prototype.deepCopy=function(){for(var e=this,t=[],r=0;r<this.ranges.length;r++)t[r]=new Ts(z(e.ranges[r].anchor),z(e.ranges[r].head));return new ks(t,this.primIndex)},ks.prototype.somethingSelected=function(){for(var e=this,t=0;t<this.ranges.length;t++)if(!e.ranges[t].empty())return!0;return!1},ks.prototype.contains=function(e,t){var r=this;t||(t=e);for(var n=0;n<this.ranges.length;n++){var i=r.ranges[n];if(P(t,i.from())>=0&&P(e,i.to())<=0)return n}return-1};var Ts=function(e,t){this.anchor=e,this.head=t};Ts.prototype.from=function(){return B(this.anchor,this.head)},Ts.prototype.to=function(){return R(this.anchor,this.head)},Ts.prototype.empty=function(){return this.head.line==this.anchor.line&&this.head.ch==this.anchor.ch},Bi.prototype={chunkSize:function(){return this.lines.length},removeInner:function(e,t){for(var r=this,n=e,i=e+t;n<i;++n){var o=r.lines[n];r.height-=o.height,ot(o),bt(o,"delete")}this.lines.splice(e,t)},collapse:function(e){e.push.apply(e,this.lines)},insertInner:function(e,t,r){var n=this;this.height+=r,this.lines=this.lines.slice(0,e).concat(t).concat(this.lines.slice(e));for(var i=0;i<t.length;++i)t[i].parent=n},iterN:function(e,t,r){for(var n=this,i=e+t;e<i;++e)if(r(n.lines[e]))return!0}},Gi.prototype={chunkSize:function(){return this.size},removeInner:function(e,t){var r=this;this.size-=t;for(var n=0;n<this.children.length;++n){var i=r.children[n],o=i.chunkSize();if(e<o){var l=Math.min(t,o-e),s=i.height;if(i.removeInner(e,l),r.height-=s-i.height,o==l&&(r.children.splice(n--,1),i.parent=null),0==(t-=l))break;e=0}else e-=o}if(this.size-t<25&&(this.children.length>1||!(this.children[0]instanceof Bi))){var a=[];this.collapse(a),this.children=[new Bi(a)],this.children[0].parent=this}},collapse:function(e){for(var t=this,r=0;r<this.children.length;++r)t.children[r].collapse(e)},insertInner:function(e,t,r){var n=this;this.size+=t.length,this.height+=r;for(var i=0;i<this.children.length;++i){var o=n.children[i],l=o.chunkSize();if(e<=l){if(o.insertInner(e,t,r),o.lines&&o.lines.length>50){for(var s=o.lines.length%25+25,a=s;a<o.lines.length;){var u=new Bi(o.lines.slice(a,a+=25));o.height-=u.height,n.children.splice(++i,0,u),u.parent=n}o.lines=o.lines.slice(0,s),n.maybeSpill()}break}e-=l}},maybeSpill:function(){if(!(this.children.length<=10)){var e=this;do{var t=new Gi(e.children.splice(e.children.length-5,5));if(e.parent){e.size-=t.size,e.height-=t.height;var r=h(e.parent.children,e);e.parent.children.splice(r+1,0,t)}else{var n=new Gi(e.children);n.parent=e,e.children=[n,t],e=n}t.parent=e.parent}while(e.children.length>10);e.parent.maybeSpill()}},iterN:function(e,t,r){for(var n=this,i=0;i<this.children.length;++i){var o=n.children[i],l=o.chunkSize();if(e<l){var s=Math.min(t,l-e);if(o.iterN(e,s,r))return!0;if(0==(t-=s))break;e=0}else e-=l}}};var Ms=function(e,t,r){var n=this;if(r)for(var i in r)r.hasOwnProperty(i)&&(n[i]=r[i]);this.doc=e,this.node=t};Ms.prototype.clear=function(){var e=this,t=this.doc.cm,r=this.line.widgets,n=this.line,i=W(n);if(null!=i&&r){for(var o=0;o<r.length;++o)r[o]==e&&r.splice(o--,1);r.length||(n.widgets=null);var l=Ht(this);A(n,Math.max(0,n.height-l)),t&&(hn(t,function(){Ui(t,n,-l),mn(t,i,"widget")}),bt(t,"lineWidgetCleared",t,this,i))}},Ms.prototype.changed=function(){var e=this,t=this.height,r=this.doc.cm,n=this.line;this.height=null;var i=Ht(this)-t;i&&(A(n,n.height+i),r&&hn(r,function(){r.curOp.forceUpdate=!0,Ui(r,n,i),bt(r,"lineWidgetChanged",r,e,W(n))}))},Ae(Ms);var Ns=0,Os=function(e,t){this.lines=[],this.type=t,this.doc=e,this.id=++Ns};Os.prototype.clear=function(){var e=this;if(!this.explicitlyCleared){var t=this.doc.cm,r=t&&!t.curOp;if(r&&nn(t),Oe(this,"clear")){var n=this.find();n&&bt(this,"clear",n.from,n.to)}for(var i=null,o=null,l=0;l<this.lines.length;++l){var s=e.lines[l],a=_(s.markedSpans,e);t&&!e.collapsed?mn(t,W(s),"text"):t&&(null!=a.to&&(o=W(s)),null!=a.from&&(i=W(s))),s.markedSpans=$(s.markedSpans,a),null==a.from&&e.collapsed&&!ve(e.doc,s)&&t&&A(s,mr(t.display))}if(t&&this.collapsed&&!t.options.lineWrapping)for(var u=0;u<this.lines.length;++u){var c=fe(e.lines[u]),f=be(c);f>t.display.maxLineLength&&(t.display.maxLine=c,t.display.maxLineLength=f,t.display.maxLineChanged=!0)}null!=i&&t&&this.collapsed&&vn(t,i,o+1),this.lines.length=0,this.explicitlyCleared=!0,this.atomic&&this.doc.cantEdit&&(this.doc.cantEdit=!1,t&&Ci(t.doc)),t&&bt(t,"markerCleared",t,this,i,o),r&&on(t),this.parent&&this.parent.clear()}},Os.prototype.find=function(e,t){var r=this;null==e&&"bookmark"==this.type&&(e=1);for(var n,i,o=0;o<this.lines.length;++o){var l=r.lines[o],s=_(l.markedSpans,r);if(null!=s.from&&(n=E(t?l:W(l),s.from),-1==e))return n;if(null!=s.to&&(i=E(t?l:W(l),s.to),1==e))return i}return n&&{from:n,to:i}},Os.prototype.changed=function(){var e=this,t=this.find(-1,!0),r=this,n=this.doc.cm;t&&n&&hn(n,function(){var i=t.line,o=W(t.line),l=jt(n,o);if(l&&(Qt(l),n.curOp.selectionChanged=n.curOp.forceUpdate=!0),n.curOp.updateMaxLine=!0,!ve(r.doc,i)&&null!=r.height){var s=r.height;r.height=null;var a=Ht(r)-s;a&&A(i,i.height+a)}bt(n,"markerChanged",n,e)})},Os.prototype.attachLine=function(e){if(!this.lines.length&&this.doc.cm){var t=this.doc.cm.curOp;t.maybeHiddenMarkers&&-1!=h(t.maybeHiddenMarkers,this)||(t.maybeUnhiddenMarkers||(t.maybeUnhiddenMarkers=[])).push(this)}this.lines.push(e)},Os.prototype.detachLine=function(e){if(this.lines.splice(h(this.lines,e),1),!this.lines.length&&this.doc.cm){var t=this.doc.cm.curOp;(t.maybeHiddenMarkers||(t.maybeHiddenMarkers=[])).push(this)}},Ae(Os);var As=function(e,t){var r=this;this.markers=e,this.primary=t;for(var n=0;n<e.length;++n)e[n].parent=r};As.prototype.clear=function(){var e=this;if(!this.explicitlyCleared){this.explicitlyCleared=!0;for(var t=0;t<this.markers.length;++t)e.markers[t].clear();bt(this,"clear")}},As.prototype.find=function(e,t){return this.primary.find(e,t)},Ae(As);var Ws=0,Ds=function(e,t,r,n,i){if(!(this instanceof Ds))return new Ds(e,t,r,n,i);null==r&&(r=0),Gi.call(this,[new Bi([new fs("",null)])]),this.first=r,this.scrollTop=this.scrollLeft=0,this.cantEdit=!1,this.cleanGeneration=1,this.modeFrontier=this.highlightFrontier=r;var o=E(r,0);this.sel=Rn(o),this.history=new Jn(null),this.id=++Ws,this.modeOption=t,this.lineSep=n,this.direction="rtl"==i?"rtl":"ltr",this.extend=!1,"string"==typeof e&&(e=this.splitLines(e)),_n(this,{from:o,to:o,text:e}),bi(this,Rn(o),Gl)};Ds.prototype=b(Gi.prototype,{constructor:Ds,iter:function(e,t,r){r?this.iterN(e-this.first,t-e,r):this.iterN(this.first,this.first+this.size,e)},insert:function(e,t){for(var r=0,n=0;n<t.length;++n)r+=t[n].height;this.insertInner(e-this.first,t,r)},remove:function(e,t){this.removeInner(e-this.first,t)},getValue:function(e){var t=O(this,this.first,this.first+this.size);return!1===e?t:t.join(e||this.lineSeparator())},setValue:gn(function(e){var t=E(this.first,0),r=this.first+this.size-1;Oi(this,{from:t,to:E(r,M(this,r).text.length),text:this.splitLines(e),origin:"setValue",full:!0},!0),this.cm&&Xr(this.cm,0,0),bi(this,Rn(t),Gl)}),replaceRange:function(e,t,r,n){Ei(this,e,t=U(this,t),r=r?U(this,r):t,n)},getRange:function(e,t,r){var n=N(this,U(this,e),U(this,t));return!1===r?n:n.join(r||this.lineSeparator())},getLine:function(e){var t=this.getLineHandle(e);return t&&t.text},getLineHandle:function(e){if(H(this,e))return M(this,e)},getLineNumber:function(e){return W(e)},getLineHandleVisualStart:function(e){return"number"==typeof e&&(e=M(this,e)),fe(e)},lineCount:function(){return this.size},firstLine:function(){return this.first},lastLine:function(){return this.first+this.size-1},clipPos:function(e){return U(this,e)},getCursor:function(e){var t=this.sel.primary();return null==e||"head"==e?t.head:"anchor"==e?t.anchor:"end"==e||"to"==e||!1===e?t.to():t.from()},listSelections:function(){return this.sel.ranges},somethingSelected:function(){return this.sel.somethingSelected()},setCursor:gn(function(e,t,r){vi(this,U(this,"number"==typeof e?E(e,t||0):e),null,r)}),setSelection:gn(function(e,t,r){vi(this,U(this,e),U(this,t||e),r)}),extendSelection:gn(function(e,t,r){di(this,U(this,e),t&&U(this,t),r)}),extendSelections:gn(function(e,t){pi(this,K(this,e),t)}),extendSelectionsBy:gn(function(e,t){pi(this,K(this,v(this.sel.ranges,e)),t)}),setSelections:gn(function(e,t,r){var n=this;if(e.length){for(var i=[],o=0;o<e.length;o++)i[o]=new Ts(U(n,e[o].anchor),U(n,e[o].head));null==t&&(t=Math.min(e.length-1,this.sel.primIndex)),bi(this,zn(i,t),r)}}),addSelection:gn(function(e,t,r){var n=this.sel.ranges.slice(0);n.push(new Ts(U(this,e),U(this,t||e))),bi(this,zn(n,n.length-1),r)}),getSelection:function(e){for(var t,r=this,n=this.sel.ranges,i=0;i<n.length;i++){var o=N(r,n[i].from(),n[i].to());t=t?t.concat(o):o}return!1===e?t:t.join(e||this.lineSeparator())},getSelections:function(e){for(var t=this,r=[],n=this.sel.ranges,i=0;i<n.length;i++){var o=N(t,n[i].from(),n[i].to());!1!==e&&(o=o.join(e||t.lineSeparator())),r[i]=o}return r},replaceSelection:function(e,t,r){for(var n=[],i=0;i<this.sel.ranges.length;i++)n[i]=e;this.replaceSelections(n,t,r||"+input")},replaceSelections:gn(function(e,t,r){for(var n=this,i=[],o=this.sel,l=0;l<o.ranges.length;l++){var s=o.ranges[l];i[l]={from:s.from(),to:s.to(),text:n.splitLines(e[l]),origin:r}}for(var a=t&&"end"!=t&&Kn(this,i,t),u=i.length-1;u>=0;u--)Oi(n,i[u]);a?yi(this,a):this.cm&&jr(this.cm)}),undo:gn(function(){Wi(this,"undo")}),redo:gn(function(){Wi(this,"redo")}),undoSelection:gn(function(){Wi(this,"undo",!0)}),redoSelection:gn(function(){Wi(this,"redo",!0)}),setExtending:function(e){this.extend=e},getExtending:function(){return this.extend},historySize:function(){for(var e=this.history,t=0,r=0,n=0;n<e.done.length;n++)e.done[n].ranges||++t;for(var i=0;i<e.undone.length;i++)e.undone[i].ranges||++r;return{undo:t,redo:r}},clearHistory:function(){this.history=new Jn(this.history.maxGeneration)},markClean:function(){this.cleanGeneration=this.changeGeneration(!0)},changeGeneration:function(e){return e&&(this.history.lastOp=this.history.lastSelOp=this.history.lastOrigin=null),this.history.generation},isClean:function(e){return this.history.generation==(e||this.cleanGeneration)},getHistory:function(){return{done:fi(this.history.done),undone:fi(this.history.undone)}},setHistory:function(e){var t=this.history=new Jn(this.history.maxGeneration);t.done=fi(e.done.slice(0),null,!0),t.undone=fi(e.undone.slice(0),null,!0)},setGutterMarker:gn(function(e,t,r){return Ri(this,e,"gutter",function(e){var n=e.gutterMarkers||(e.gutterMarkers={});return n[t]=r,!r&&C(n)&&(e.gutterMarkers=null),!0})}),clearGutter:gn(function(e){var t=this;this.iter(function(r){r.gutterMarkers&&r.gutterMarkers[e]&&Ri(t,r,"gutter",function(){return r.gutterMarkers[e]=null,C(r.gutterMarkers)&&(r.gutterMarkers=null),!0})})}),lineInfo:function(e){var t;if("number"==typeof e){if(!H(this,e))return null;if(t=e,!(e=M(this,e)))return null}else if(null==(t=W(e)))return null;return{line:t,handle:e,text:e.text,gutterMarkers:e.gutterMarkers,textClass:e.textClass,bgClass:e.bgClass,wrapClass:e.wrapClass,widgets:e.widgets}},addLineClass:gn(function(t,r,n){return Ri(this,t,"gutter"==r?"gutter":"class",function(t){var i="text"==r?"textClass":"background"==r?"bgClass":"gutter"==r?"gutterClass":"wrapClass";if(t[i]){if(e(n).test(t[i]))return!1;t[i]+=" "+n}else t[i]=n;return!0})}),removeLineClass:gn(function(t,r,n){return Ri(this,t,"gutter"==r?"gutter":"class",function(t){var i="text"==r?"textClass":"background"==r?"bgClass":"gutter"==r?"gutterClass":"wrapClass",o=t[i];if(!o)return!1;if(null==n)t[i]=null;else{var l=o.match(e(n));if(!l)return!1;var s=l.index+l[0].length;t[i]=o.slice(0,l.index)+(l.index&&s!=o.length?" ":"")+o.slice(s)||null}return!0})}),addLineWidget:gn(function(e,t,r){return Vi(this,e,t,r)}),removeLineWidget:function(e){e.clear()},markText:function(e,t,r){return Ki(this,U(this,e),U(this,t),r,r&&r.type||"range")},setBookmark:function(e,t){var r={replacedWith:t&&(null==t.nodeType?t.widget:t),insertLeft:t&&t.insertLeft,clearWhenEmpty:!1,shared:t&&t.shared,handleMouseEvents:t&&t.handleMouseEvents};return e=U(this,e),Ki(this,e,e,r,"bookmark")},findMarksAt:function(e){var t=[],r=M(this,(e=U(this,e)).line).markedSpans;if(r)for(var n=0;n<r.length;++n){var i=r[n];(null==i.from||i.from<=e.ch)&&(null==i.to||i.to>=e.ch)&&t.push(i.marker.parent||i.marker)}return t},findMarks:function(e,t,r){e=U(this,e),t=U(this,t);var n=[],i=e.line;return this.iter(e.line,t.line+1,function(o){var l=o.markedSpans;if(l)for(var s=0;s<l.length;s++){var a=l[s];null!=a.to&&i==e.line&&e.ch>=a.to||null==a.from&&i!=e.line||null!=a.from&&i==t.line&&a.from>=t.ch||r&&!r(a.marker)||n.push(a.marker.parent||a.marker)}++i}),n},getAllMarks:function(){var e=[];return this.iter(function(t){var r=t.markedSpans;if(r)for(var n=0;n<r.length;++n)null!=r[n].from&&e.push(r[n].marker)}),e},posFromIndex:function(e){var t,r=this.first,n=this.lineSeparator().length;return this.iter(function(i){var o=i.text.length+n;if(o>e)return t=e,!0;e-=o,++r}),U(this,E(r,t))},indexFromPos:function(e){var t=(e=U(this,e)).ch;if(e.line<this.first||e.ch<0)return 0;var r=this.lineSeparator().length;return this.iter(this.first,e.line,function(e){t+=e.text.length+r}),t},copy:function(e){var t=new Ds(O(this,this.first,this.first+this.size),this.modeOption,this.first,this.lineSep,this.direction);return t.scrollTop=this.scrollTop,t.scrollLeft=this.scrollLeft,t.sel=this.sel,t.extend=!1,e&&(t.history.undoDepth=this.history.undoDepth,t.setHistory(this.getHistory())),t},linkedDoc:function(e){e||(e={});var t=this.first,r=this.first+this.size;null!=e.from&&e.from>t&&(t=e.from),null!=e.to&&e.to<r&&(r=e.to);var n=new Ds(O(this,t,r),e.mode||this.modeOption,t,this.lineSep,this.direction);return e.sharedHist&&(n.history=this.history),(this.linked||(this.linked=[])).push({doc:n,sharedHist:e.sharedHist}),n.linked=[{doc:this,isParent:!0,sharedHist:e.sharedHist}],Yi(n,Xi(this)),n},unlinkDoc:function(e){var t=this;if(e instanceof jo&&(e=e.doc),this.linked)for(var r=0;r<this.linked.length;++r)if(t.linked[r].doc==e){t.linked.splice(r,1),e.unlinkDoc(t),_i(Xi(t));break}if(e.history==this.history){var n=[e.id];$n(e,function(e){return n.push(e.id)},!0),e.history=new Jn(null),e.history.done=fi(this.history.done,n),e.history.undone=fi(this.history.undone,n)}},iterLinkedDocs:function(e){$n(this,e)},getMode:function(){return this.mode},getEditor:function(){return this.cm},splitLines:function(e){return this.lineSep?e.split(this.lineSep):es(e)},lineSeparator:function(){return this.lineSep||"\n"},setDirection:gn(function(e){"rtl"!=e&&(e="ltr"),e!=this.direction&&(this.direction=e,this.iter(function(e){return e.order=null}),this.cm&&Qn(this.cm))})}),Ds.prototype.eachLine=Ds.prototype.iter;for(var Hs=0,Fs=!1,Es={3:"Enter",8:"Backspace",9:"Tab",13:"Enter",16:"Shift",17:"Ctrl",18:"Alt",19:"Pause",20:"CapsLock",27:"Esc",32:"Space",33:"PageUp",34:"PageDown",35:"End",36:"Home",37:"Left",38:"Up",39:"Right",40:"Down",44:"PrintScrn",45:"Insert",46:"Delete",59:";",61:"=",91:"Mod",92:"Mod",93:"Mod",106:"*",107:"=",109:"-",110:".",111:"/",127:"Delete",173:"-",186:";",187:"=",188:",",189:"-",190:".",191:"/",192:"`",219:"[",220:"\\",221:"]",222:"'",63232:"Up",63233:"Down",63234:"Left",63235:"Right",63272:"Delete",63273:"Home",63275:"End",63276:"PageUp",63277:"PageDown",63302:"Insert"},Ps=0;Ps<10;Ps++)Es[Ps+48]=Es[Ps+96]=String(Ps);for(var Is=65;Is<=90;Is++)Es[Is]=String.fromCharCode(Is);for(var zs=1;zs<=12;zs++)Es[zs+111]=Es[zs+63235]="F"+zs;var Rs={};Rs.basic={Left:"goCharLeft",Right:"goCharRight",Up:"goLineUp",Down:"goLineDown",End:"goLineEnd",Home:"goLineStartSmart",PageUp:"goPageUp",PageDown:"goPageDown",Delete:"delCharAfter",Backspace:"delCharBefore","Shift-Backspace":"delCharBefore",Tab:"defaultTab","Shift-Tab":"indentAuto",Enter:"newlineAndIndent",Insert:"toggleOverwrite",Esc:"singleSelection"},Rs.pcDefault={"Ctrl-A":"selectAll","Ctrl-D":"deleteLine","Ctrl-Z":"undo","Shift-Ctrl-Z":"redo","Ctrl-Y":"redo","Ctrl-Home":"goDocStart","Ctrl-End":"goDocEnd","Ctrl-Up":"goLineUp","Ctrl-Down":"goLineDown","Ctrl-Left":"goGroupLeft","Ctrl-Right":"goGroupRight","Alt-Left":"goLineStart","Alt-Right":"goLineEnd","Ctrl-Backspace":"delGroupBefore","Ctrl-Delete":"delGroupAfter","Ctrl-S":"save","Ctrl-F":"find","Ctrl-G":"findNext","Shift-Ctrl-G":"findPrev","Shift-Ctrl-F":"replace","Shift-Ctrl-R":"replaceAll","Ctrl-[":"indentLess","Ctrl-]":"indentMore","Ctrl-U":"undoSelection","Shift-Ctrl-U":"redoSelection","Alt-U":"redoSelection",fallthrough:"basic"},Rs.emacsy={"Ctrl-F":"goCharRight","Ctrl-B":"goCharLeft","Ctrl-P":"goLineUp","Ctrl-N":"goLineDown","Alt-F":"goWordRight","Alt-B":"goWordLeft","Ctrl-A":"goLineStart","Ctrl-E":"goLineEnd","Ctrl-V":"goPageDown","Shift-Ctrl-V":"goPageUp","Ctrl-D":"delCharAfter","Ctrl-H":"delCharBefore","Alt-D":"delWordAfter","Alt-Backspace":"delWordBefore","Ctrl-K":"killLine","Ctrl-T":"transposeChars","Ctrl-O":"openLine"},Rs.macDefault={"Cmd-A":"selectAll","Cmd-D":"deleteLine","Cmd-Z":"undo","Shift-Cmd-Z":"redo","Cmd-Y":"redo","Cmd-Home":"goDocStart","Cmd-Up":"goDocStart","Cmd-End":"goDocEnd","Cmd-Down":"goDocEnd","Alt-Left":"goGroupLeft","Alt-Right":"goGroupRight","Cmd-Left":"goLineLeft","Cmd-Right":"goLineRight","Alt-Backspace":"delGroupBefore","Ctrl-Alt-Backspace":"delGroupAfter","Alt-Delete":"delGroupAfter","Cmd-S":"save","Cmd-F":"find","Cmd-G":"findNext","Shift-Cmd-G":"findPrev","Cmd-Alt-F":"replace","Shift-Cmd-Alt-F":"replaceAll","Cmd-[":"indentLess","Cmd-]":"indentMore","Cmd-Backspace":"delWrappedLineLeft","Cmd-Delete":"delWrappedLineRight","Cmd-U":"undoSelection","Shift-Cmd-U":"redoSelection","Ctrl-Up":"goDocStart","Ctrl-Down":"goDocEnd",fallthrough:["basic","emacsy"]},Rs.default=Ml?Rs.macDefault:Rs.pcDefault;var Bs={selectAll:Mi,singleSelection:function(e){return e.setSelection(e.getCursor("anchor"),e.getCursor("head"),Gl)},killLine:function(e){return co(e,function(t){if(t.empty()){var r=M(e.doc,t.head.line).text.length;return t.head.ch==r&&t.head.line<e.lastLine()?{from:t.head,to:E(t.head.line+1,0)}:{from:t.head,to:E(t.head.line,r)}}return{from:t.from(),to:t.to()}})},deleteLine:function(e){return co(e,function(t){return{from:E(t.from().line,0),to:U(e.doc,E(t.to().line+1,0))}})},delLineLeft:function(e){return co(e,function(e){return{from:E(e.from().line,0),to:e.from()}})},delWrappedLineLeft:function(e){return co(e,function(t){var r=e.charCoords(t.head,"div").top+5;return{from:e.coordsChar({left:0,top:r},"div"),to:t.from()}})},delWrappedLineRight:function(e){return co(e,function(t){var r=e.charCoords(t.head,"div").top+5,n=e.coordsChar({left:e.display.lineDiv.offsetWidth+100,top:r},"div");return{from:t.from(),to:n}})},undo:function(e){return e.undo()},redo:function(e){return e.redo()},undoSelection:function(e){return e.undoSelection()},redoSelection:function(e){return e.redoSelection()},goDocStart:function(e){return e.extendSelection(E(e.firstLine(),0))},goDocEnd:function(e){return e.extendSelection(E(e.lastLine()))},goLineStart:function(e){return e.extendSelectionsBy(function(t){return vo(e,t.head.line)},{origin:"+move",bias:1})},goLineStartSmart:function(e){return e.extendSelectionsBy(function(t){return yo(e,t.head)},{origin:"+move",bias:1})},goLineEnd:function(e){return e.extendSelectionsBy(function(t){return mo(e,t.head.line)},{origin:"+move",bias:-1})},goLineRight:function(e){return e.extendSelectionsBy(function(t){var r=e.cursorCoords(t.head,"div").top+5;return e.coordsChar({left:e.display.lineDiv.offsetWidth+100,top:r},"div")},Vl)},goLineLeft:function(e){return e.extendSelectionsBy(function(t){var r=e.cursorCoords(t.head,"div").top+5;return e.coordsChar({left:0,top:r},"div")},Vl)},goLineLeftSmart:function(e){return e.extendSelectionsBy(function(t){var r=e.cursorCoords(t.head,"div").top+5,n=e.coordsChar({left:0,top:r},"div");return n.ch<e.getLine(n.line).search(/\S/)?yo(e,t.head):n},Vl)},goLineUp:function(e){return e.moveV(-1,"line")},goLineDown:function(e){return e.moveV(1,"line")},goPageUp:function(e){return e.moveV(-1,"page")},goPageDown:function(e){return e.moveV(1,"page")},goCharLeft:function(e){return e.moveH(-1,"char")},goCharRight:function(e){return e.moveH(1,"char")},goColumnLeft:function(e){return e.moveH(-1,"column")},goColumnRight:function(e){return e.moveH(1,"column")},goWordLeft:function(e){return e.moveH(-1,"word")},goGroupRight:function(e){return e.moveH(1,"group")},goGroupLeft:function(e){return e.moveH(-1,"group")},goWordRight:function(e){return e.moveH(1,"word")},delCharBefore:function(e){return e.deleteH(-1,"char")},delCharAfter:function(e){return e.deleteH(1,"char")},delWordBefore:function(e){return e.deleteH(-1,"word")},delWordAfter:function(e){return e.deleteH(1,"word")},delGroupBefore:function(e){return e.deleteH(-1,"group")},delGroupAfter:function(e){return e.deleteH(1,"group")},indentAuto:function(e){return e.indentSelection("smart")},indentMore:function(e){return e.indentSelection("add")},indentLess:function(e){return e.indentSelection("subtract")},insertTab:function(e){return e.replaceSelection("\t")},insertSoftTab:function(e){for(var t=[],r=e.listSelections(),n=e.options.tabSize,i=0;i<r.length;i++){var o=r[i].from(),l=f(e.getLine(o.line),o.ch,n);t.push(p(n-l%n))}e.replaceSelections(t)},defaultTab:function(e){e.somethingSelected()?e.indentSelection("add"):e.execCommand("insertTab")},transposeChars:function(e){return hn(e,function(){for(var t=e.listSelections(),r=[],n=0;n<t.length;n++)if(t[n].empty()){var i=t[n].head,o=M(e.doc,i.line).text;if(o)if(i.ch==o.length&&(i=new E(i.line,i.ch-1)),i.ch>0)i=new E(i.line,i.ch+1),e.replaceRange(o.charAt(i.ch-1)+o.charAt(i.ch-2),E(i.line,i.ch-2),i,"+transpose");else if(i.line>e.doc.first){var l=M(e.doc,i.line-1).text;l&&(i=new E(i.line,1),e.replaceRange(o.charAt(0)+e.doc.lineSeparator()+l.charAt(l.length-1),E(i.line-1,l.length-1),i,"+transpose"))}r.push(new Ts(i,i))}e.setSelections(r)})},newlineAndIndent:function(e){return hn(e,function(){for(var t=e.listSelections(),r=t.length-1;r>=0;r--)e.replaceRange(e.doc.lineSeparator(),t[r].anchor,t[r].head,"+input");t=e.listSelections();for(var n=0;n<t.length;n++)e.indentLine(t[n].from().line,null,!0);jr(e)})},openLine:function(e){return e.replaceSelection("\n","start")},toggleOverwrite:function(e){return e.toggleOverwrite()}},Gs=new Pl,Us=null,Vs=function(e,t,r){this.time=e,this.pos=t,this.button=r};Vs.prototype.compare=function(e,t,r){return this.time+400>e&&0==P(t,this.pos)&&r==this.button};var Ks,js,Xs={toString:function(){return"CodeMirror.Init"}},Ys={},_s={};jo.defaults=Ys,jo.optionHandlers=_s;var $s=[];jo.defineInitHook=function(e){return $s.push(e)};var qs=null,Zs=function(e){this.cm=e,this.lastAnchorNode=this.lastAnchorOffset=this.lastFocusNode=this.lastFocusOffset=null,this.polling=new Pl,this.composing=null,this.gracePeriod=!1,this.readDOMTimeout=null};Zs.prototype.init=function(e){function t(e){if(!Me(i,e)){if(i.somethingSelected())_o({lineWise:!1,text:i.getSelections()}),"cut"==e.type&&i.replaceSelection("",null,"cut");else{if(!i.options.lineWiseCopyCut)return;var t=Qo(i);_o({lineWise:!0,text:t.text}),"cut"==e.type&&i.operation(function(){i.setSelections(t.ranges,0,Gl),i.replaceSelection("",null,"cut")})}if(e.clipboardData){e.clipboardData.clearData();var r=qs.text.join("\n");if(e.clipboardData.setData("Text",r),e.clipboardData.getData("Text")==r)return void e.preventDefault()}var l=el(),s=l.firstChild;i.display.lineSpace.insertBefore(l,i.display.lineSpace.firstChild),s.value=qs.text.join("\n");var a=document.activeElement;El(s),setTimeout(function(){i.display.lineSpace.removeChild(l),a.focus(),a==o&&n.showPrimarySelection()},50)}}var r=this,n=this,i=n.cm,o=n.div=e.lineDiv;Jo(o,i.options.spellcheck),Ql(o,"paste",function(e){Me(i,e)||qo(e,i)||vl<=11&&setTimeout(dn(i,function(){return r.updateFromDOM()}),20)}),Ql(o,"compositionstart",function(e){r.composing={data:e.data,done:!1}}),Ql(o,"compositionupdate",function(e){r.composing||(r.composing={data:e.data,done:!1})}),Ql(o,"compositionend",function(e){r.composing&&(e.data!=r.composing.data&&r.readFromDOMSoon(),r.composing.done=!0)}),Ql(o,"touchstart",function(){return n.forceCompositionEnd()}),Ql(o,"input",function(){r.composing||r.readFromDOMSoon()}),Ql(o,"copy",t),Ql(o,"cut",t)},Zs.prototype.prepareSelection=function(){var e=Tr(this.cm,!1);return e.focus=this.cm.state.focused,e},Zs.prototype.showSelection=function(e,t){e&&this.cm.display.view.length&&((e.focus||t)&&this.showPrimarySelection(),this.showMultipleSelections(e))},Zs.prototype.showPrimarySelection=function(){var e=window.getSelection(),t=this.cm,r=t.doc.sel.primary(),n=r.from(),i=r.to();if(t.display.viewTo==t.display.viewFrom||n.line>=t.display.viewTo||i.line<t.display.viewFrom)e.removeAllRanges();else{var o=sl(t,e.anchorNode,e.anchorOffset),l=sl(t,e.focusNode,e.focusOffset);if(!o||o.bad||!l||l.bad||0!=P(B(o,l),n)||0!=P(R(o,l),i)){var s=t.display.view,a=n.line>=t.display.viewFrom&&nl(t,n)||{node:s[0].measure.map[2],offset:0},u=i.line<t.display.viewTo&&nl(t,i);if(!u){var c=s[s.length-1].measure,f=c.maps?c.maps[c.maps.length-1]:c.map;u={node:f[f.length-1],offset:f[f.length-2]-f[f.length-3]}}if(a&&u){var h,d=e.rangeCount&&e.getRangeAt(0);try{h=Wl(a.node,a.offset,u.offset,u.node)}catch(e){}h&&(!fl&&t.state.focused?(e.collapse(a.node,a.offset),h.collapsed||(e.removeAllRanges(),e.addRange(h))):(e.removeAllRanges(),e.addRange(h)),d&&null==e.anchorNode?e.addRange(d):fl&&this.startGracePeriod()),this.rememberSelection()}else e.removeAllRanges()}}},Zs.prototype.startGracePeriod=function(){var e=this;clearTimeout(this.gracePeriod),this.gracePeriod=setTimeout(function(){e.gracePeriod=!1,e.selectionChanged()&&e.cm.operation(function(){return e.cm.curOp.selectionChanged=!0})},20)},Zs.prototype.showMultipleSelections=function(e){r(this.cm.display.cursorDiv,e.cursors),r(this.cm.display.selectionDiv,e.selection)},Zs.prototype.rememberSelection=function(){var e=window.getSelection();this.lastAnchorNode=e.anchorNode,this.lastAnchorOffset=e.anchorOffset,this.lastFocusNode=e.focusNode,this.lastFocusOffset=e.focusOffset},Zs.prototype.selectionInEditor=function(){var e=window.getSelection();if(!e.rangeCount)return!1;var t=e.getRangeAt(0).commonAncestorContainer;return o(this.div,t)},Zs.prototype.focus=function(){"nocursor"!=this.cm.options.readOnly&&(this.selectionInEditor()||this.showSelection(this.prepareSelection(),!0),this.div.focus())},Zs.prototype.blur=function(){this.div.blur()},Zs.prototype.getField=function(){return this.div},Zs.prototype.supportsTouch=function(){return!0},Zs.prototype.receivedFocus=function(){function e(){t.cm.state.focused&&(t.pollSelection(),t.polling.set(t.cm.options.pollInterval,e))}var t=this;this.selectionInEditor()?this.pollSelection():hn(this.cm,function(){return t.cm.curOp.selectionChanged=!0}),this.polling.set(this.cm.options.pollInterval,e)},Zs.prototype.selectionChanged=function(){var e=window.getSelection();return e.anchorNode!=this.lastAnchorNode||e.anchorOffset!=this.lastAnchorOffset||e.focusNode!=this.lastFocusNode||e.focusOffset!=this.lastFocusOffset},Zs.prototype.pollSelection=function(){if(null==this.readDOMTimeout&&!this.gracePeriod&&this.selectionChanged()){var e=window.getSelection(),t=this.cm;if(kl&&bl&&this.cm.options.gutters.length&&il(e.anchorNode))return this.cm.triggerOnKeyDown({type:"keydown",keyCode:8,preventDefault:Math.abs}),this.blur(),void this.focus();if(!this.composing){this.rememberSelection();var r=sl(t,e.anchorNode,e.anchorOffset),n=sl(t,e.focusNode,e.focusOffset);r&&n&&hn(t,function(){bi(t.doc,Rn(r,n),Gl),(r.bad||n.bad)&&(t.curOp.selectionChanged=!0)})}}},Zs.prototype.pollContent=function(){null!=this.readDOMTimeout&&(clearTimeout(this.readDOMTimeout),this.readDOMTimeout=null);var e=this.cm,t=e.display,r=e.doc.sel.primary(),n=r.from(),i=r.to();if(0==n.ch&&n.line>e.firstLine()&&(n=E(n.line-1,M(e.doc,n.line-1).length)),i.ch==M(e.doc,i.line).text.length&&i.line<e.lastLine()&&(i=E(i.line+1,0)),n.line<t.viewFrom||i.line>t.viewTo-1)return!1;var o,l,s;n.line==t.viewFrom||0==(o=Lr(e,n.line))?(l=W(t.view[0].line),s=t.view[0].node):(l=W(t.view[o].line),s=t.view[o-1].node.nextSibling);var a,u,c=Lr(e,i.line);if(c==t.view.length-1?(a=t.viewTo-1,u=t.lineDiv.lastChild):(a=W(t.view[c+1].line)-1,u=t.view[c+1].node.previousSibling),!s)return!1;for(var f=e.doc.splitLines(ll(e,s,u,l,a)),h=N(e.doc,E(l,0),E(a,M(e.doc,a).text.length));f.length>1&&h.length>1;)if(g(f)==g(h))f.pop(),h.pop(),a--;else{if(f[0]!=h[0])break;f.shift(),h.shift(),l++}for(var d=0,p=0,v=f[0],m=h[0],y=Math.min(v.length,m.length);d<y&&v.charCodeAt(d)==m.charCodeAt(d);)++d;for(var b=g(f),w=g(h),x=Math.min(b.length-(1==f.length?d:0),w.length-(1==h.length?d:0));p<x&&b.charCodeAt(b.length-p-1)==w.charCodeAt(w.length-p-1);)++p;if(1==f.length&&1==h.length&&l==n.line)for(;d&&d>n.ch&&b.charCodeAt(b.length-p-1)==w.charCodeAt(w.length-p-1);)d--,p++;f[f.length-1]=b.slice(0,b.length-p).replace(/^\u200b+/,""),f[0]=f[0].slice(d).replace(/\u200b+$/,"");var C=E(l,d),S=E(a,h.length?g(h).length-p:0);return f.length>1||f[0]||P(C,S)?(Ei(e.doc,f,C,S,"+input"),!0):void 0},Zs.prototype.ensurePolled=function(){this.forceCompositionEnd()},Zs.prototype.reset=function(){this.forceCompositionEnd()},Zs.prototype.forceCompositionEnd=function(){this.composing&&(clearTimeout(this.readDOMTimeout),this.composing=null,this.updateFromDOM(),this.div.blur(),this.div.focus())},Zs.prototype.readFromDOMSoon=function(){var e=this;null==this.readDOMTimeout&&(this.readDOMTimeout=setTimeout(function(){if(e.readDOMTimeout=null,e.composing){if(!e.composing.done)return;e.composing=null}e.updateFromDOM()},80))},Zs.prototype.updateFromDOM=function(){var e=this;!this.cm.isReadOnly()&&this.pollContent()||hn(this.cm,function(){return vn(e.cm)})},Zs.prototype.setUneditable=function(e){e.contentEditable="false"},Zs.prototype.onKeyPress=function(e){0!=e.charCode&&(e.preventDefault(),this.cm.isReadOnly()||dn(this.cm,$o)(this.cm,String.fromCharCode(null==e.charCode?e.keyCode:e.charCode),0))},Zs.prototype.readOnlyChanged=function(e){this.div.contentEditable=String("nocursor"!=e)},Zs.prototype.onContextMenu=function(){},Zs.prototype.resetPosition=function(){},Zs.prototype.needsContentAttribute=!0;var Qs=function(e){this.cm=e,this.prevInput="",this.pollingFast=!1,this.polling=new Pl,this.hasSelection=!1,this.composing=null};Qs.prototype.init=function(e){function t(e){if(!Me(i,e)){if(i.somethingSelected())_o({lineWise:!1,text:i.getSelections()});else{if(!i.options.lineWiseCopyCut)return;var t=Qo(i);_o({lineWise:!0,text:t.text}),"cut"==e.type?i.setSelections(t.ranges,null,Gl):(n.prevInput="",l.value=t.text.join("\n"),El(l))}"cut"==e.type&&(i.state.cutIncoming=!0)}}var r=this,n=this,i=this.cm,o=this.wrapper=el(),l=this.textarea=o.firstChild;e.wrapper.insertBefore(o,e.wrapper.firstChild),Ll&&(l.style.width="0px"),Ql(l,"input",function(){gl&&vl>=9&&r.hasSelection&&(r.hasSelection=null),n.poll()}),Ql(l,"paste",function(e){Me(i,e)||qo(e,i)||(i.state.pasteIncoming=!0,n.fastPoll())}),Ql(l,"cut",t),Ql(l,"copy",t),Ql(e.scroller,"paste",function(t){Ft(e,t)||Me(i,t)||(i.state.pasteIncoming=!0,n.focus())}),Ql(e.lineSpace,"selectstart",function(t){Ft(e,t)||We(t)}),Ql(l,"compositionstart",function(){var e=i.getCursor("from");n.composing&&n.composing.range.clear(),n.composing={start:e,range:i.markText(e,i.getCursor("to"),{className:"CodeMirror-composing"})}}),Ql(l,"compositionend",function(){n.composing&&(n.poll(),n.composing.range.clear(),n.composing=null)})},Qs.prototype.prepareSelection=function(){var e=this.cm,t=e.display,r=e.doc,n=Tr(e);if(e.options.moveInputWithCursor){var i=sr(e,r.sel.primary().head,"div"),o=t.wrapper.getBoundingClientRect(),l=t.lineDiv.getBoundingClientRect();n.teTop=Math.max(0,Math.min(t.wrapper.clientHeight-10,i.top+l.top-o.top)),n.teLeft=Math.max(0,Math.min(t.wrapper.clientWidth-10,i.left+l.left-o.left))}return n},Qs.prototype.showSelection=function(e){var t=this.cm.display;r(t.cursorDiv,e.cursors),r(t.selectionDiv,e.selection),null!=e.teTop&&(this.wrapper.style.top=e.teTop+"px",this.wrapper.style.left=e.teLeft+"px")},Qs.prototype.reset=function(e){if(!this.contextMenuPending&&!this.composing){var t=this.cm;if(t.somethingSelected()){this.prevInput="";var r=t.getSelection();this.textarea.value=r,t.state.focused&&El(this.textarea),gl&&vl>=9&&(this.hasSelection=r)}else e||(this.prevInput=this.textarea.value="",gl&&vl>=9&&(this.hasSelection=null))}},Qs.prototype.getField=function(){return this.textarea},Qs.prototype.supportsTouch=function(){return!1},Qs.prototype.focus=function(){if("nocursor"!=this.cm.options.readOnly&&(!Tl||l()!=this.textarea))try{this.textarea.focus()}catch(e){}},Qs.prototype.blur=function(){this.textarea.blur()},Qs.prototype.resetPosition=function(){this.wrapper.style.top=this.wrapper.style.left=0},Qs.prototype.receivedFocus=function(){this.slowPoll()},Qs.prototype.slowPoll=function(){var e=this;this.pollingFast||this.polling.set(this.cm.options.pollInterval,function(){e.poll(),e.cm.state.focused&&e.slowPoll()})},Qs.prototype.fastPoll=function(){function e(){r.poll()||t?(r.pollingFast=!1,r.slowPoll()):(t=!0,r.polling.set(60,e))}var t=!1,r=this;r.pollingFast=!0,r.polling.set(20,e)},Qs.prototype.poll=function(){var e=this,t=this.cm,r=this.textarea,n=this.prevInput;if(this.contextMenuPending||!t.state.focused||ts(r)&&!n&&!this.composing||t.isReadOnly()||t.options.disableInput||t.state.keySeq)return!1;var i=r.value;if(i==n&&!t.somethingSelected())return!1;if(gl&&vl>=9&&this.hasSelection===i||Ml&&/[\uf700-\uf7ff]/.test(i))return t.display.input.reset(),!1;if(t.doc.sel==t.display.selForContextMenu){var o=i.charCodeAt(0);if(8203!=o||n||(n="​"),8666==o)return this.reset(),this.cm.execCommand("undo")}for(var l=0,s=Math.min(n.length,i.length);l<s&&n.charCodeAt(l)==i.charCodeAt(l);)++l;return hn(t,function(){$o(t,i.slice(l),n.length-l,null,e.composing?"*compose":null),i.length>1e3||i.indexOf("\n")>-1?r.value=e.prevInput="":e.prevInput=i,e.composing&&(e.composing.range.clear(),e.composing.range=t.markText(e.composing.start,t.getCursor("to"),{className:"CodeMirror-composing"}))}),!0},Qs.prototype.ensurePolled=function(){this.pollingFast&&this.poll()&&(this.pollingFast=!1)},Qs.prototype.onKeyPress=function(){gl&&vl>=9&&(this.hasSelection=null),this.fastPoll()},Qs.prototype.onContextMenu=function(e){function t(){if(null!=l.selectionStart){var e=i.somethingSelected(),t="​"+(e?l.value:"");l.value="⇚",l.value=t,n.prevInput=e?"":"​",l.selectionStart=1,l.selectionEnd=t.length,o.selForContextMenu=i.doc.sel}}function r(){if(n.contextMenuPending=!1,n.wrapper.style.cssText=c,l.style.cssText=u,gl&&vl<9&&o.scrollbars.setScrollTop(o.scroller.scrollTop=a),null!=l.selectionStart){(!gl||gl&&vl<9)&&t();var e=0,r=function(){o.selForContextMenu==i.doc.sel&&0==l.selectionStart&&l.selectionEnd>0&&"​"==n.prevInput?dn(i,Mi)(i):e++<10?o.detectingSelectAll=setTimeout(r,500):(o.selForContextMenu=null,o.input.reset())};o.detectingSelectAll=setTimeout(r,200)}}var n=this,i=n.cm,o=i.display,l=n.textarea,s=Sr(i,e),a=o.scroller.scrollTop;if(s&&!wl){i.options.resetSelectionOnContextMenu&&-1==i.doc.sel.contains(s)&&dn(i,bi)(i.doc,Rn(s),Gl);var u=l.style.cssText,c=n.wrapper.style.cssText;n.wrapper.style.cssText="position: absolute";var f=n.wrapper.getBoundingClientRect();l.style.cssText="position: absolute; width: 30px; height: 30px;\n      top: "+(e.clientY-f.top-5)+"px; left: "+(e.clientX-f.left-5)+"px;\n      z-index: 1000; background: "+(gl?"rgba(255, 255, 255, .05)":"transparent")+";\n      outline: none; border-width: 0; outline: none; overflow: hidden; opacity: .05; filter: alpha(opacity=5);";var h;if(ml&&(h=window.scrollY),o.input.focus(),ml&&window.scrollTo(null,h),o.input.reset(),i.somethingSelected()||(l.value=n.prevInput=" "),n.contextMenuPending=!0,o.selForContextMenu=i.doc.sel,clearTimeout(o.detectingSelectAll),gl&&vl>=9&&t(),Hl){Fe(e);var d=function(){ke(window,"mouseup",d),setTimeout(r,20)};Ql(window,"mouseup",d)}else setTimeout(r,50)}},Qs.prototype.readOnlyChanged=function(e){e||this.reset(),this.textarea.disabled="nocursor"==e},Qs.prototype.setUneditable=function(){},Qs.prototype.needsContentAttribute=!1,function(e){function t(t,n,i,o){e.defaults[t]=n,i&&(r[t]=o?function(e,t,r){r!=Xs&&i(e,t,r)}:i)}var r=e.optionHandlers;e.defineOption=t,e.Init=Xs,t("value","",function(e,t){return e.setValue(t)},!0),t("mode",null,function(e,t){e.doc.modeOption=t,jn(e)},!0),t("indentUnit",2,jn,!0),t("indentWithTabs",!1),t("smartIndent",!0),t("tabSize",4,function(e){Xn(e),er(e),vn(e)},!0),t("lineSeparator",null,function(e,t){if(e.doc.lineSep=t,t){var r=[],n=e.doc.first;e.doc.iter(function(e){for(var i=0;;){var o=e.text.indexOf(t,i);if(-1==o)break;i=o+t.length,r.push(E(n,o))}n++});for(var i=r.length-1;i>=0;i--)Ei(e.doc,t,r[i],E(r[i].line,r[i].ch+t.length))}}),t("specialChars",/[\u0000-\u001f\u007f-\u009f\u00ad\u061c\u200b-\u200f\u2028\u2029\ufeff]/g,function(e,t,r){e.state.specialChars=new RegExp(t.source+(t.test("\t")?"":"|\t"),"g"),r!=Xs&&e.refresh()}),t("specialCharPlaceholder",at,function(e){return e.refresh()},!0),t("electricChars",!0),t("inputStyle",Tl?"contenteditable":"textarea",function(){throw new Error("inputStyle can not (yet) be changed in a running editor")},!0),t("spellcheck",!1,function(e,t){return e.getInputField().spellcheck=t},!0),t("rtlMoveVisually",!Ol),t("wholeLineUpdateBefore",!0),t("theme","default",function(e){Go(e),Uo(e)},!0),t("keyMap","default",function(e,t,r){var n=uo(t),i=r!=Xs&&uo(r);i&&i.detach&&i.detach(e,n),n.attach&&n.attach(e,i||null)}),t("extraKeys",null),t("configureMouse",null),t("lineWrapping",!1,Ko,!0),t("gutters",[],function(e){Fn(e.options),Uo(e)},!0),t("fixedGutter",!0,function(e,t){e.display.gutters.style.left=t?wr(e.display)+"px":"0",e.refresh()},!0),t("coverGutterNextToScrollbar",!1,function(e){return en(e)},!0),t("scrollbarStyle","native",function(e){rn(e),en(e),e.display.scrollbars.setScrollTop(e.doc.scrollTop),e.display.scrollbars.setScrollLeft(e.doc.scrollLeft)},!0),t("lineNumbers",!1,function(e){Fn(e.options),Uo(e)},!0),t("firstLineNumber",1,Uo,!0),t("lineNumberFormatter",function(e){return e},Uo,!0),t("showCursorWhenSelecting",!1,kr,!0),t("resetSelectionOnContextMenu",!0),t("lineWiseCopyCut",!0),t("pasteLinesPerSelection",!0),t("readOnly",!1,function(e,t){"nocursor"==t&&(Fr(e),e.display.input.blur()),e.display.input.readOnlyChanged(t)}),t("disableInput",!1,function(e,t){t||e.display.input.reset()},!0),t("dragDrop",!0,Vo),t("allowDropFileTypes",null),t("cursorBlinkRate",530),t("cursorScrollMargin",0),t("cursorHeight",1,kr,!0),t("singleCursorHeightPerLine",!0,kr,!0),t("workTime",100),t("workDelay",100),t("flattenSpans",!0,Xn,!0),t("addModeClass",!1,Xn,!0),t("pollInterval",100),t("undoDepth",200,function(e,t){return e.doc.history.undoDepth=t}),t("historyEventDelay",1250),t("viewportMargin",10,function(e){return e.refresh()},!0),t("maxHighlightLength",1e4,Xn,!0),t("moveInputWithCursor",!0,function(e,t){t||e.display.input.resetPosition()}),t("tabindex",null,function(e,t){return e.display.input.getField().tabIndex=t||""}),t("autofocus",null),t("direction","ltr",function(e,t){return e.doc.setDirection(t)},!0)}(jo),function(e){var t=e.optionHandlers,r=e.helpers={};e.prototype={constructor:e,focus:function(){window.focus(),this.display.input.focus()},setOption:function(e,r){var n=this.options,i=n[e];n[e]==r&&"mode"!=e||(n[e]=r,t.hasOwnProperty(e)&&dn(this,t[e])(this,r,i),Te(this,"optionChange",this,e))},getOption:function(e){return this.options[e]},getDoc:function(){return this.doc},addKeyMap:function(e,t){this.state.keyMaps[t?"push":"unshift"](uo(e))},removeKeyMap:function(e){for(var t=this.state.keyMaps,r=0;r<t.length;++r)if(t[r]==e||t[r].name==e)return t.splice(r,1),!0},addOverlay:pn(function(t,r){var n=t.token?t:e.getMode(this.options,t);if(n.startState)throw new Error("Overlays may not be stateful.");m(this.state.overlays,{mode:n,modeSpec:t,opaque:r&&r.opaque,priority:r&&r.priority||0},function(e){return e.priority}),this.state.modeGen++,vn(this)}),removeOverlay:pn(function(e){for(var t=this,r=this.state.overlays,n=0;n<r.length;++n){var i=r[n].modeSpec;if(i==e||"string"==typeof e&&i.name==e)return r.splice(n,1),t.state.modeGen++,void vn(t)}}),indentLine:pn(function(e,t,r){"string"!=typeof t&&"number"!=typeof t&&(t=null==t?this.options.smartIndent?"smart":"prev":t?"add":"subtract"),H(this.doc,e)&&Yo(this,e,t,r)}),indentSelection:pn(function(e){for(var t=this,r=this.doc.sel.ranges,n=-1,i=0;i<r.length;i++){var o=r[i];if(o.empty())o.head.line>n&&(Yo(t,o.head.line,e,!0),n=o.head.line,i==t.doc.sel.primIndex&&jr(t));else{var l=o.from(),s=o.to(),a=Math.max(n,l.line);n=Math.min(t.lastLine(),s.line-(s.ch?0:1))+1;for(var u=a;u<n;++u)Yo(t,u,e);var c=t.doc.sel.ranges;0==l.ch&&r.length==c.length&&c[i].from().ch>0&&gi(t.doc,i,new Ts(l,c[i].to()),Gl)}}}),getTokenAt:function(e,t){return Je(this,e,t)},getLineTokens:function(e,t){return Je(this,E(e),t,!0)},getTokenTypeAt:function(e){e=U(this.doc,e);var t,r=_e(this,M(this.doc,e.line)),n=0,i=(r.length-1)/2,o=e.ch;if(0==o)t=r[2];else for(;;){var l=n+i>>1;if((l?r[2*l-1]:0)>=o)i=l;else{if(!(r[2*l+1]<o)){t=r[2*l+2];break}n=l+1}}var s=t?t.indexOf("overlay "):-1;return s<0?t:0==s?null:t.slice(0,s-1)},getModeAt:function(t){var r=this.doc.mode;return r.innerMode?e.innerMode(r,this.getTokenAt(t).state).mode:r},getHelper:function(e,t){return this.getHelpers(e,t)[0]},getHelpers:function(e,t){var n=this,i=[];if(!r.hasOwnProperty(t))return i;var o=r[t],l=this.getModeAt(e);if("string"==typeof l[t])o[l[t]]&&i.push(o[l[t]]);else if(l[t])for(var s=0;s<l[t].length;s++){var a=o[l[t][s]];a&&i.push(a)}else l.helperType&&o[l.helperType]?i.push(o[l.helperType]):o[l.name]&&i.push(o[l.name]);for(var u=0;u<o._global.length;u++){var c=o._global[u];c.pred(l,n)&&-1==h(i,c.val)&&i.push(c.val)}return i},getStateAfter:function(e,t){var r=this.doc;return e=G(r,null==e?r.first+r.size-1:e),$e(this,e+1,t).state},cursorCoords:function(e,t){var r,n=this.doc.sel.primary();return r=null==e?n.head:"object"==typeof e?U(this.doc,e):e?n.from():n.to(),sr(this,r,t||"page")},charCoords:function(e,t){return lr(this,U(this.doc,e),t||"page")},coordsChar:function(e,t){return e=or(this,e,t||"page"),cr(this,e.left,e.top)},lineAtHeight:function(e,t){return e=or(this,{top:e,left:0},t||"page").top,D(this.doc,e+this.display.viewOffset)},heightAtLine:function(e,t,r){var n,i=!1;if("number"==typeof e){var o=this.doc.first+this.doc.size-1;e<this.doc.first?e=this.doc.first:e>o&&(e=o,i=!0),n=M(this.doc,e)}else n=e;return ir(this,n,{top:0,left:0},t||"page",r||i).top+(i?this.doc.height-ye(n):0)},defaultTextHeight:function(){return mr(this.display)},defaultCharWidth:function(){return yr(this.display)},getViewport:function(){return{from:this.display.viewFrom,to:this.display.viewTo}},addWidget:function(e,t,r,n,i){var o=this.display,l=(e=sr(this,U(this.doc,e))).bottom,s=e.left;if(t.style.position="absolute",t.setAttribute("cm-ignore-events","true"),this.display.input.setUneditable(t),o.sizer.appendChild(t),"over"==n)l=e.top;else if("above"==n||"near"==n){var a=Math.max(o.wrapper.clientHeight,this.doc.height),u=Math.max(o.sizer.clientWidth,o.lineSpace.clientWidth);("above"==n||e.bottom+t.offsetHeight>a)&&e.top>t.offsetHeight?l=e.top-t.offsetHeight:e.bottom+t.offsetHeight<=a&&(l=e.bottom),s+t.offsetWidth>u&&(s=u-t.offsetWidth)}t.style.top=l+"px",t.style.left=t.style.right="","right"==i?(s=o.sizer.clientWidth-t.offsetWidth,t.style.right="0px"):("left"==i?s=0:"middle"==i&&(s=(o.sizer.clientWidth-t.offsetWidth)/2),t.style.left=s+"px"),r&&Ur(this,{left:s,top:l,right:s+t.offsetWidth,bottom:l+t.offsetHeight})},triggerOnKeyDown:pn(Lo),triggerOnKeyPress:pn(Mo),triggerOnKeyUp:To,triggerOnMouseDown:pn(Oo),execCommand:function(e){if(Bs.hasOwnProperty(e))return Bs[e].call(null,this)},triggerElectric:pn(function(e){Zo(this,e)}),findPosH:function(e,t,r,n){var i=this,o=1;t<0&&(o=-1,t=-t);for(var l=U(this.doc,e),s=0;s<t&&!(l=tl(i.doc,l,o,r,n)).hitSide;++s);return l},moveH:pn(function(e,t){var r=this;this.extendSelectionsBy(function(n){return r.display.shift||r.doc.extend||n.empty()?tl(r.doc,n.head,e,t,r.options.rtlMoveVisually):e<0?n.from():n.to()},Vl)}),deleteH:pn(function(e,t){var r=this.doc.sel,n=this.doc;r.somethingSelected()?n.replaceSelection("",null,"+delete"):co(this,function(r){var i=tl(n,r.head,e,t,!1);return e<0?{from:i,to:r.head}:{from:r.head,to:i}})}),findPosV:function(e,t,r,n){var i=this,o=1,l=n;t<0&&(o=-1,t=-t);for(var s=U(this.doc,e),a=0;a<t;++a){var u=sr(i,s,"div");if(null==l?l=u.left:u.left=l,(s=rl(i,u,o,r)).hitSide)break}return s},moveV:pn(function(e,t){var r=this,n=this.doc,i=[],o=!this.display.shift&&!n.extend&&n.sel.somethingSelected();if(n.extendSelectionsBy(function(l){if(o)return e<0?l.from():l.to();var s=sr(r,l.head,"div");null!=l.goalColumn&&(s.left=l.goalColumn),i.push(s.left);var a=rl(r,s,e,t);return"page"==t&&l==n.sel.primary()&&Kr(r,lr(r,a,"div").top-s.top),a},Vl),i.length)for(var l=0;l<n.sel.ranges.length;l++)n.sel.ranges[l].goalColumn=i[l]}),findWordAt:function(e){var t=M(this.doc,e.line).text,r=e.ch,n=e.ch;if(t){var i=this.getHelper(e,"wordChars");"before"!=e.sticky&&n!=t.length||!r?++n:--r;for(var o=t.charAt(r),l=x(o,i)?function(e){return x(e,i)}:/\s/.test(o)?function(e){return/\s/.test(e)}:function(e){return!/\s/.test(e)&&!x(e)};r>0&&l(t.charAt(r-1));)--r;for(;n<t.length&&l(t.charAt(n));)++n}return new Ts(E(e.line,r),E(e.line,n))},toggleOverwrite:function(e){null!=e&&e==this.state.overwrite||((this.state.overwrite=!this.state.overwrite)?s(this.display.cursorDiv,"CodeMirror-overwrite"):Fl(this.display.cursorDiv,"CodeMirror-overwrite"),Te(this,"overwriteToggle",this,this.state.overwrite))},hasFocus:function(){return this.display.input.getField()==l()},isReadOnly:function(){return!(!this.options.readOnly&&!this.doc.cantEdit)},scrollTo:pn(function(e,t){Xr(this,e,t)}),getScrollInfo:function(){var e=this.display.scroller;return{left:e.scrollLeft,top:e.scrollTop,height:e.scrollHeight-zt(this)-this.display.barHeight,width:e.scrollWidth-zt(this)-this.display.barWidth,clientHeight:Bt(this),clientWidth:Rt(this)}},scrollIntoView:pn(function(e,t){null==e?(e={from:this.doc.sel.primary().head,to:null},null==t&&(t=this.options.cursorScrollMargin)):"number"==typeof e?e={from:E(e,0),to:null}:null==e.from&&(e={from:e,to:null}),e.to||(e.to=e.from),e.margin=t||0,null!=e.from.line?Yr(this,e):$r(this,e.from,e.to,e.margin)}),setSize:pn(function(e,t){var r=this,n=function(e){return"number"==typeof e||/^\d+$/.test(String(e))?e+"px":e};null!=e&&(this.display.wrapper.style.width=n(e)),null!=t&&(this.display.wrapper.style.height=n(t)),this.options.lineWrapping&&Jt(this);var i=this.display.viewFrom;this.doc.iter(i,this.display.viewTo,function(e){if(e.widgets)for(var t=0;t<e.widgets.length;t++)if(e.widgets[t].noHScroll){mn(r,i,"widget");break}++i}),this.curOp.forceUpdate=!0,Te(this,"refresh",this)}),operation:function(e){return hn(this,e)},startOperation:function(){return nn(this)},endOperation:function(){return on(this)},refresh:pn(function(){var e=this.display.cachedTextHeight;vn(this),this.curOp.forceUpdate=!0,er(this),Xr(this,this.doc.scrollLeft,this.doc.scrollTop),Wn(this),(null==e||Math.abs(e-mr(this.display))>.5)&&Cr(this),Te(this,"refresh",this)}),swapDoc:pn(function(e){var t=this.doc;return t.cm=null,qn(this,e),er(this),this.display.input.reset(),Xr(this,e.scrollLeft,e.scrollTop),this.curOp.forceScroll=!0,bt(this,"swapDoc",this,t),t}),getInputField:function(){return this.display.input.getField()},getWrapperElement:function(){return this.display.wrapper},getScrollerElement:function(){return this.display.scroller},getGutterElement:function(){return this.display.gutters}},Ae(e),e.registerHelper=function(t,n,i){r.hasOwnProperty(t)||(r[t]=e[t]={_global:[]}),r[t][n]=i},e.registerGlobalHelper=function(t,n,i,o){e.registerHelper(t,n,o),r[t]._global.push({pred:i,val:o})}}(jo);var Js="iter insert remove copy getEditor constructor".split(" ");for(var ea in Ds.prototype)Ds.prototype.hasOwnProperty(ea)&&h(Js,ea)<0&&(jo.prototype[ea]=function(e){return function(){return e.apply(this.doc,arguments)}}(Ds.prototype[ea]));return Ae(Ds),jo.inputStyles={textarea:Qs,contenteditable:Zs},jo.defineMode=function(e){jo.defaults.mode||"null"==e||(jo.defaults.mode=e),Be.apply(this,arguments)},jo.defineMIME=function(e,t){os[e]=t},jo.defineMode("null",function(){return{token:function(e){return e.skipToEnd()}}}),jo.defineMIME("text/plain","null"),jo.defineExtension=function(e,t){jo.prototype[e]=t},jo.defineDocExtension=function(e,t){Ds.prototype[e]=t},jo.fromTextArea=function(e,t){function r(){e.value=a.getValue()}if(t=t?c(t):{},t.value=e.value,!t.tabindex&&e.tabIndex&&(t.tabindex=e.tabIndex),!t.placeholder&&e.placeholder&&(t.placeholder=e.placeholder),null==t.autofocus){var n=l();t.autofocus=n==e||null!=e.getAttribute("autofocus")&&n==document.body}var i;if(e.form&&(Ql(e.form,"submit",r),!t.leaveSubmitMethodAlone)){var o=e.form;i=o.submit;try{var s=o.submit=function(){r(),o.submit=i,o.submit(),o.submit=s}}catch(e){}}t.finishInit=function(t){t.save=r,t.getTextArea=function(){return e},t.toTextArea=function(){t.toTextArea=isNaN,r(),e.parentNode.removeChild(t.getWrapperElement()),e.style.display="",e.form&&(ke(e.form,"submit",r),"function"==typeof e.form.submit&&(e.form.submit=i))}},e.style.display="none";var a=jo(function(t){return e.parentNode.insertBefore(t,e.nextSibling)},t);return a},function(e){e.off=ke,e.on=Ql,e.wheelEventPixels=Pn,e.Doc=Ds,e.splitLines=es,e.countColumn=f,e.findColumn=d,e.isWordChar=w,e.Pass=Bl,e.signal=Te,e.Line=fs,e.changeEnd=Bn,e.scrollbarModel=ws,e.Pos=E,e.cmpPos=P,e.modes=is,e.mimeModes=os,e.resolveMode=Ge,e.getMode=Ue,e.modeExtensions=ls,e.extendMode=Ve,e.copyState=Ke,e.startState=Xe,e.innerMode=je,e.commands=Bs,e.keyMap=Rs,e.keyName=ao,e.isModifierKey=lo,e.lookupKey=oo,e.normalizeKeyMap=io,e.StringStream=ss,e.SharedTextMarker=As,e.TextMarker=Os,e.LineWidget=Ms,e.e_preventDefault=We,e.e_stopPropagation=De,e.e_stop=Fe,e.addClass=s,e.contains=o,e.rmClass=Fl,e.keyNames=Es}(jo),jo.version="5.30.0",jo});
      !function(e){"object"==typeof exports&&"object"==typeof module?e(require("../../lib/codemirror")):"function"==typeof define&&define.amd?define(["../../lib/codemirror"],e):e(CodeMirror)}(function(e){"use strict";function t(e,t,n,r,o,a){this.indented=e,this.column=t,this.type=n,this.info=r,this.align=o,this.prev=a}function n(e,n,r,o){var a=e.indented;return e.context&&"statement"==e.context.type&&"statement"!=r&&(a=e.context.indented),e.context=new t(a,n,r,o,null,e.context)}function r(e){var t=e.context.type;return")"!=t&&"]"!=t&&"}"!=t||(e.indented=e.context.indented),e.context=e.context.prev}function o(e,t,n){return"variable"==t.prevToken||"type"==t.prevToken||(!!/\S(?:[^- ]>|[*\]])\s*$|\*$/.test(e.string.slice(0,n))||(!(!t.typeAtEndOfLine||e.column()!=e.indentation())||void 0))}function a(e){for(;;){if(!e||"top"==e.type)return!0;if("}"==e.type&&"namespace"!=e.prev.info)return!1;e=e.prev}}function i(e){for(var t={},n=e.split(" "),r=0;r<n.length;++r)t[n[r]]=!0;return t}function l(e,t){return"function"==typeof e?e(t):e.propertyIsEnumerable(t)}function s(e,t){if(!t.startOfLine)return!1;for(var n,r=null;n=e.peek();){if("\\"==n&&e.match(/^.$/)){r=s;break}if("/"==n&&e.match(/^\/[\/\*]/,!1))break;e.next()}return t.tokenize=r,"meta"}function c(e,t){return"type"==t.prevToken&&"type"}function u(e){return e.eatWhile(/[\w\.']/),"number"}function d(e,t){if(e.backUp(1),e.match(/(R|u8R|uR|UR|LR)/)){var n=e.match(/"([^\s\\()]{0,16})\(/);return!!n&&(t.cpp11RawStringDelim=n[1],t.tokenize=m,m(e,t))}return e.match(/(u8|u|U|L)/)?!!e.match(/["']/,!1)&&"string":(e.next(),!1)}function f(e){var t=/(\w+)::~?(\w+)$/.exec(e);return t&&t[1]==t[2]}function p(e,t){for(var n;null!=(n=e.next());)if('"'==n&&!e.eat('"')){t.tokenize=null;break}return"string"}function m(e,t){var n=t.cpp11RawStringDelim.replace(/[^\w\s]/g,"\\$&");return e.match(new RegExp(".*?\\)"+n+'"'))?t.tokenize=null:e.skipToEnd(),"string"}function h(t,n){function r(e){if(e)for(var t in e)e.hasOwnProperty(t)&&o.push(t)}"string"==typeof t&&(t=[t]);var o=[];r(n.keywords),r(n.types),r(n.builtin),r(n.atoms),o.length&&(n.helperType=t[0],e.registerHelper("hintWords",t[0],o));for(var a=0;a<t.length;++a)e.defineMIME(t[a],n)}function g(e,t){for(var n=!1;!e.eol();){if(!n&&e.match('"""')){t.tokenize=null;break}n="\\"==e.next()&&!n}return"string"}function y(e){return function(t,n){for(var r,o=!1,a=!1;!t.eol();){if(!e&&!o&&t.match('"')){a=!0;break}if(e&&t.match('"""')){a=!0;break}r=t.next(),!o&&"$"==r&&t.match("{")&&t.skipTo("}"),o=!o&&"\\"==r&&!e}return!a&&e||(n.tokenize=null),"string"}}function x(e){return function(t,n){for(var r,o=!1,a=!1;!t.eol();){if(!o&&t.match('"')&&("single"==e||t.match('""'))){a=!0;break}if(!o&&t.match("``")){w=x(e),a=!0;break}r=t.next(),o="single"==e&&!o&&"\\"==r}return a&&(n.tokenize=null),"string"}}e.defineMode("clike",function(i,s){function c(e,t){var n=e.next();if(S[n]){var r=S[n](e,t);if(!1!==r)return r}if('"'==n||"'"==n)return t.tokenize=u(n),t.tokenize(e,t);if(D.test(n))return p=n,null;if(L.test(n)){if(e.backUp(1),e.match(I))return"number";e.next()}if("/"==n){if(e.eat("*"))return t.tokenize=d,d(e,t);if(e.eat("/"))return e.skipToEnd(),"comment"}if(F.test(n)){for(;!e.match(/^\/[\/*]/,!1)&&e.eat(F););return"operator"}if(e.eatWhile(z),P)for(;e.match(P);)e.eatWhile(z);var o=e.current();return l(x,o)?(l(w,o)&&(p="newstatement"),l(v,o)&&(m=!0),"keyword"):l(b,o)?"type":l(k,o)?(l(w,o)&&(p="newstatement"),"builtin"):l(_,o)?"atom":"variable"}function u(e){return function(t,n){for(var r,o=!1,a=!1;null!=(r=t.next());){if(r==e&&!o){a=!0;break}o=!o&&"\\"==r}return(a||!o&&!C)&&(n.tokenize=null),"string"}}function d(e,t){for(var n,r=!1;n=e.next();){if("/"==n&&r){t.tokenize=null;break}r="*"==n}return"comment"}function f(e,t){s.typeFirstDefinitions&&e.eol()&&a(t.context)&&(t.typeAtEndOfLine=o(e,t,e.pos))}var p,m,h=i.indentUnit,g=s.statementIndentUnit||h,y=s.dontAlignCalls,x=s.keywords||{},b=s.types||{},k=s.builtin||{},w=s.blockKeywords||{},v=s.defKeywords||{},_=s.atoms||{},S=s.hooks||{},C=s.multiLineStrings,T=!1!==s.indentStatements,M=!1!==s.indentSwitch,P=s.namespaceSeparator,D=s.isPunctuationChar||/[\[\]{}\(\),;\:\.]/,L=s.numberStart||/[\d\.]/,I=s.number||/^(?:0x[a-f\d]+|0b[01]+|(?:\d+\.?\d*|\.\d+)(?:e[-+]?\d+)?)(u|ll?|l|f)?/i,F=s.isOperatorChar||/[+\-*&%=<>!?|\/]/,z=s.isIdentifierChar||/[\w\$_\xa1-\uffff]/;return{startState:function(e){return{tokenize:null,context:new t((e||0)-h,0,"top",null,!1),indented:0,startOfLine:!0,prevToken:null}},token:function(e,t){var i=t.context;if(e.sol()&&(null==i.align&&(i.align=!1),t.indented=e.indentation(),t.startOfLine=!0),e.eatSpace())return f(e,t),null;p=m=null;var l=(t.tokenize||c)(e,t);if("comment"==l||"meta"==l)return l;if(null==i.align&&(i.align=!0),";"==p||":"==p||","==p&&e.match(/^\s*(?:\/\/.*)?$/,!1))for(;"statement"==t.context.type;)r(t);else if("{"==p)n(t,e.column(),"}");else if("["==p)n(t,e.column(),"]");else if("("==p)n(t,e.column(),")");else if("}"==p){for(;"statement"==i.type;)i=r(t);for("}"==i.type&&(i=r(t));"statement"==i.type;)i=r(t)}else p==i.type?r(t):T&&(("}"==i.type||"top"==i.type)&&";"!=p||"statement"==i.type&&"newstatement"==p)&&n(t,e.column(),"statement",e.current());if("variable"==l&&("def"==t.prevToken||s.typeFirstDefinitions&&o(e,t,e.start)&&a(t.context)&&e.match(/^\s*\(/,!1))&&(l="def"),S.token){var u=S.token(e,t,l);void 0!==u&&(l=u)}return"def"==l&&!1===s.styleDefs&&(l="variable"),t.startOfLine=!1,t.prevToken=m?"def":l||p,f(e,t),l},indent:function(t,n){if(t.tokenize!=c&&null!=t.tokenize||t.typeAtEndOfLine)return e.Pass;var r=t.context,o=n&&n.charAt(0);if("statement"==r.type&&"}"==o&&(r=r.prev),s.dontIndentStatements)for(;"statement"==r.type&&s.dontIndentStatements.test(r.info);)r=r.prev;if(S.indent){var a=S.indent(t,r,n);if("number"==typeof a)return a}var i=o==r.type,l=r.prev&&"switch"==r.prev.info;if(s.allmanIndentation&&/[{(]/.test(o)){for(;"top"!=r.type&&"}"!=r.type;)r=r.prev;return r.indented}return"statement"==r.type?r.indented+("{"==o?0:g):!r.align||y&&")"==r.type?")"!=r.type||i?r.indented+(i?0:h)+(i||!l||/^(?:case|default)\b/.test(n)?0:h):r.indented+g:r.column+(i?0:1)},electricInput:M?/^\s*(?:case .*?:|default:|\{\}?|\})$/:/^\s*[{}]$/,blockCommentStart:"/*",blockCommentEnd:"*/",lineComment:"//",fold:"brace"}});var b="auto if break case register continue return default do sizeof static else struct switch extern typedef union for goto while enum const volatile",k="int long char short double float unsigned signed void size_t ptrdiff_t";h(["text/x-csrc","text/x-c","text/x-chdr"],{name:"clike",keywords:i(b),types:i(k+" bool _Complex _Bool float_t double_t intptr_t intmax_t int8_t int16_t int32_t int64_t uintptr_t uintmax_t uint8_t uint16_t uint32_t uint64_t"),blockKeywords:i("case do else for if switch while struct"),defKeywords:i("struct"),typeFirstDefinitions:!0,atoms:i("null true false"),hooks:{"#":s,"*":c},modeProps:{fold:["brace","include"]}}),h(["text/x-c++src","text/x-c++hdr"],{name:"clike",keywords:i(b+" asm dynamic_cast namespace reinterpret_cast try explicit new static_cast typeid catch operator template typename class friend private this using const_cast inline public throw virtual delete mutable protected alignas alignof constexpr decltype nullptr noexcept thread_local final static_assert override"),types:i(k+" bool wchar_t"),blockKeywords:i("catch class do else finally for if struct switch try while"),defKeywords:i("class namespace struct enum union"),typeFirstDefinitions:!0,atoms:i("true false null"),dontIndentStatements:/^template$/,isIdentifierChar:/[\w\$_~\xa1-\uffff]/,hooks:{"#":s,"*":c,u:d,U:d,L:d,R:d,0:u,1:u,2:u,3:u,4:u,5:u,6:u,7:u,8:u,9:u,token:function(e,t,n){if("variable"==n&&"("==e.peek()&&(";"==t.prevToken||null==t.prevToken||"}"==t.prevToken)&&f(e.current()))return"def"}},namespaceSeparator:"::",modeProps:{fold:["brace","include"]}}),h("text/x-java",{name:"clike",keywords:i("abstract assert break case catch class const continue default do else enum extends final finally float for goto if implements import instanceof interface native new package private protected public return static strictfp super switch synchronized this throw throws transient try volatile while @interface"),types:i("byte short int long float double boolean char void Boolean Byte Character Double Float Integer Long Number Object Short String StringBuffer StringBuilder Void"),blockKeywords:i("catch class do else finally for if switch try while"),defKeywords:i("class interface package enum @interface"),typeFirstDefinitions:!0,atoms:i("true false null"),number:/^(?:0x[a-f\d_]+|0b[01_]+|(?:[\d_]+\.?\d*|\.\d+)(?:e[-+]?[\d_]+)?)(u|ll?|l|f)?/i,hooks:{"@":function(e){return!e.match("interface",!1)&&(e.eatWhile(/[\w\$_]/),"meta")}},modeProps:{fold:["brace","import"]}}),h("text/x-csharp",{name:"clike",keywords:i("abstract as async await base break case catch checked class const continue default delegate do else enum event explicit extern finally fixed for foreach goto if implicit in interface internal is lock namespace new operator out override params private protected public readonly ref return sealed sizeof stackalloc static struct switch this throw try typeof unchecked unsafe using virtual void volatile while add alias ascending descending dynamic from get global group into join let orderby partial remove select set value var yield"),types:i("Action Boolean Byte Char DateTime DateTimeOffset Decimal Double Func Guid Int16 Int32 Int64 Object SByte Single String Task TimeSpan UInt16 UInt32 UInt64 bool byte char decimal double short int long object sbyte float string ushort uint ulong"),blockKeywords:i("catch class do else finally for foreach if struct switch try while"),defKeywords:i("class interface namespace struct var"),typeFirstDefinitions:!0,atoms:i("true false null"),hooks:{"@":function(e,t){return e.eat('"')?(t.tokenize=p,p(e,t)):(e.eatWhile(/[\w\$_]/),"meta")}}}),h("text/x-scala",{name:"clike",keywords:i("abstract case catch class def do else extends final finally for forSome if implicit import lazy match new null object override package private protected return sealed super this throw trait try type val var while with yield _ assert assume require print println printf readLine readBoolean readByte readShort readChar readInt readLong readFloat readDouble"),types:i("AnyVal App Application Array BufferedIterator BigDecimal BigInt Char Console Either Enumeration Equiv Error Exception Fractional Function IndexedSeq Int Integral Iterable Iterator List Map Numeric Nil NotNull Option Ordered Ordering PartialFunction PartialOrdering Product Proxy Range Responder Seq Serializable Set Specializable Stream StringBuilder StringContext Symbol Throwable Traversable TraversableOnce Tuple Unit Vector Boolean Byte Character CharSequence Class ClassLoader Cloneable Comparable Compiler Double Exception Float Integer Long Math Number Object Package Pair Process Runtime Runnable SecurityManager Short StackTraceElement StrictMath String StringBuffer System Thread ThreadGroup ThreadLocal Throwable Triple Void"),multiLineStrings:!0,blockKeywords:i("catch class enum do else finally for forSome if match switch try while"),defKeywords:i("class enum def object package trait type val var"),atoms:i("true false null"),indentStatements:!1,indentSwitch:!1,isOperatorChar:/[+\-*&%=<>!?|\/#:@]/,hooks:{"@":function(e){return e.eatWhile(/[\w\$_]/),"meta"},'"':function(e,t){return!!e.match('""')&&(t.tokenize=g,t.tokenize(e,t))},"'":function(e){return e.eatWhile(/[\w\$_\xa1-\uffff]/),"atom"},"=":function(e,n){var r=n.context;return!("}"!=r.type||!r.align||!e.eat(">"))&&(n.context=new t(r.indented,r.column,r.type,r.info,null,r.prev),"operator")}},modeProps:{closeBrackets:{triples:'"'}}}),h("text/x-kotlin",{name:"clike",keywords:i("package as typealias class interface this super val var fun for is in This throw return break continue object if else while do try when !in !is as? file import where by get set abstract enum open inner override private public internal protected catch finally out final vararg reified dynamic companion constructor init sealed field property receiver param sparam lateinit data inline noinline tailrec external annotation crossinline const operator infix suspend"),types:i("Boolean Byte Character CharSequence Class ClassLoader Cloneable Comparable Compiler Double Exception Float Integer Long Math Number Object Package Pair Process Runtime Runnable SecurityManager Short StackTraceElement StrictMath String StringBuffer System Thread ThreadGroup ThreadLocal Throwable Triple Void"),intendSwitch:!1,indentStatements:!1,multiLineStrings:!0,number:/^(?:0x[a-f\d_]+|0b[01_]+|(?:[\d_]+\.?\d*|\.\d+)(?:e[-+]?[\d_]+)?)(u|ll?|l|f)?/i,blockKeywords:i("catch class do else finally for if where try while enum"),defKeywords:i("class val var object package interface fun"),atoms:i("true false null this"),hooks:{'"':function(e,t){return t.tokenize=y(e.match('""')),t.tokenize(e,t)}},modeProps:{closeBrackets:{triples:'"'}}}),h(["x-shader/x-vertex","x-shader/x-fragment"],{name:"clike",keywords:i("sampler1D sampler2D sampler3D samplerCube sampler1DShadow sampler2DShadow const attribute uniform varying break continue discard return for while do if else struct in out inout"),types:i("float int bool void vec2 vec3 vec4 ivec2 ivec3 ivec4 bvec2 bvec3 bvec4 mat2 mat3 mat4"),blockKeywords:i("for while do if else struct"),builtin:i("radians degrees sin cos tan asin acos atan pow exp log exp2 sqrt inversesqrt abs sign floor ceil fract mod min max clamp mix step smoothstep length distance dot cross normalize ftransform faceforward reflect refract matrixCompMult lessThan lessThanEqual greaterThan greaterThanEqual equal notEqual any all not texture1D texture1DProj texture1DLod texture1DProjLod texture2D texture2DProj texture2DLod texture2DProjLod texture3D texture3DProj texture3DLod texture3DProjLod textureCube textureCubeLod shadow1D shadow2D shadow1DProj shadow2DProj shadow1DLod shadow2DLod shadow1DProjLod shadow2DProjLod dFdx dFdy fwidth noise1 noise2 noise3 noise4"),atoms:i("true false gl_FragColor gl_SecondaryColor gl_Normal gl_Vertex gl_MultiTexCoord0 gl_MultiTexCoord1 gl_MultiTexCoord2 gl_MultiTexCoord3 gl_MultiTexCoord4 gl_MultiTexCoord5 gl_MultiTexCoord6 gl_MultiTexCoord7 gl_FogCoord gl_PointCoord gl_Position gl_PointSize gl_ClipVertex gl_FrontColor gl_BackColor gl_FrontSecondaryColor gl_BackSecondaryColor gl_TexCoord gl_FogFragCoord gl_FragCoord gl_FrontFacing gl_FragData gl_FragDepth gl_ModelViewMatrix gl_ProjectionMatrix gl_ModelViewProjectionMatrix gl_TextureMatrix gl_NormalMatrix gl_ModelViewMatrixInverse gl_ProjectionMatrixInverse gl_ModelViewProjectionMatrixInverse gl_TexureMatrixTranspose gl_ModelViewMatrixInverseTranspose gl_ProjectionMatrixInverseTranspose gl_ModelViewProjectionMatrixInverseTranspose gl_TextureMatrixInverseTranspose gl_NormalScale gl_DepthRange gl_ClipPlane gl_Point gl_FrontMaterial gl_BackMaterial gl_LightSource gl_LightModel gl_FrontLightModelProduct gl_BackLightModelProduct gl_TextureColor gl_EyePlaneS gl_EyePlaneT gl_EyePlaneR gl_EyePlaneQ gl_FogParameters gl_MaxLights gl_MaxClipPlanes gl_MaxTextureUnits gl_MaxTextureCoords gl_MaxVertexAttribs gl_MaxVertexUniformComponents gl_MaxVaryingFloats gl_MaxVertexTextureImageUnits gl_MaxTextureImageUnits gl_MaxFragmentUniformComponents gl_MaxCombineTextureImageUnits gl_MaxDrawBuffers"),indentSwitch:!1,hooks:{"#":s},modeProps:{fold:["brace","include"]}}),h("text/x-nesc",{name:"clike",keywords:i(b+"as atomic async call command component components configuration event generic implementation includes interface module new norace nx_struct nx_union post provides signal task uses abstract extends"),types:i(k),blockKeywords:i("case do else for if switch while struct"),atoms:i("null true false"),hooks:{"#":s},modeProps:{fold:["brace","include"]}}),h("text/x-objectivec",{name:"clike",keywords:i(b+"inline restrict _Bool _Complex _Imaginary BOOL Class bycopy byref id IMP in inout nil oneway out Protocol SEL self super atomic nonatomic retain copy readwrite readonly"),types:i(k),atoms:i("YES NO NULL NILL ON OFF true false"),hooks:{"@":function(e){return e.eatWhile(/[\w\$]/),"keyword"},"#":s,indent:function(e,t,n){if("statement"==t.type&&/^@\w/.test(n))return t.indented}},modeProps:{fold:"brace"}}),h("text/x-squirrel",{name:"clike",keywords:i("base break clone continue const default delete enum extends function in class foreach local resume return this throw typeof yield constructor instanceof static"),types:i(k),blockKeywords:i("case catch class else for foreach if switch try while"),defKeywords:i("function local class"),typeFirstDefinitions:!0,atoms:i("true false null"),hooks:{"#":s},modeProps:{fold:["brace","include"]}});var w=null;h("text/x-ceylon",{name:"clike",keywords:i("abstracts alias assembly assert assign break case catch class continue dynamic else exists extends finally for function given if import in interface is let module new nonempty object of out outer package return satisfies super switch then this throw try value void while"),types:function(e){var t=e.charAt(0);return t===t.toUpperCase()&&t!==t.toLowerCase()},blockKeywords:i("case catch class dynamic else finally for function if interface module new object switch try while"),defKeywords:i("class dynamic function interface module object package value"),builtin:i("abstract actual aliased annotation by default deprecated doc final formal late license native optional sealed see serializable shared suppressWarnings tagged throws variable"),isPunctuationChar:/[\[\]{}\(\),;\:\.`]/,isOperatorChar:/[+\-*&%=<>!?|^~:\/]/,numberStart:/[\d#$]/,number:/^(?:#[\da-fA-F_]+|\$[01_]+|[\d_]+[kMGTPmunpf]?|[\d_]+\.[\d_]+(?:[eE][-+]?\d+|[kMGTPmunpf]|)|)/i,multiLineStrings:!0,typeFirstDefinitions:!0,atoms:i("true false null larger smaller equal empty finished"),indentSwitch:!1,styleDefs:!1,hooks:{"@":function(e){return e.eatWhile(/[\w\$_]/),"meta"},'"':function(e,t){return t.tokenize=x(e.match('""')?"triple":"single"),t.tokenize(e,t)},"`":function(e,t){return!(!w||!e.match("`"))&&(t.tokenize=w,w=null,t.tokenize(e,t))},"'":function(e){return e.eatWhile(/[\w\$_\xa1-\uffff]/),"atom"},token:function(e,t,n){if(("variable"==n||"type"==n)&&"."==t.prevToken)return"variable-2"}},modeProps:{fold:["brace","import"],closeBrackets:{triples:'"'}}})});
      // -------------------------------------------------------------------------
//  Part of the CodeChecker project, under the Apache License v2.0 with
//  LLVM Exceptions. See LICENSE for license information.
//  SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
// -------------------------------------------------------------------------

var BugViewer = {
  _files : [],
  _reports : [],
  _lineWidgets : [],
  _navigationMenuItems : [],
  _sourceFileData : null,
  _currentReport : null,
  _lastBugEvent  : null,

  init : function (files, reports) {
    this._files = files;
    this._reports = reports;

    this.initEscapeChars();
  },

  initEscapeChars : function () {
    this.escapeChars = {
      ' ' : 'nbsp',
      '<' : 'lt',
      '>' : 'gt',
      '"' : 'quot',
      '&' : 'amp'
    };

    var regexString = '[';
    for (var key in this.escapeChars) {
      regexString += key;
    }
    regexString += ']';

    this.escapeRegExp = new RegExp( regexString, 'g');
  },

  escapeHTML : function (str) {
    var that = this;

    return str.replace(this.escapeRegExp, function (m) {
      return '&' + that.escapeChars[m] + ';';
    });
  },

  initByUrl : function () {
    if (!this._reports) return;

    var state = {};
    window.location.hash.substr(1).split('&').forEach(function (s) {
      var parts = s.split('=');
      state[parts[0]] = parts[1];
    });

    for (var key in this._reports) {
      var report = this._reports[key];
      if (report.reportHash === state['reportHash']) {
        this.navigate(report);
        return;
      }
    }

    this.navigate(this._reports[0]);
  },

  create : function () {
    this._content = document.getElementById('editor-wrapper');
    this._filepath = document.getElementById('file-path');
    this._checkerName = document.getElementById('checker-name');
    this._reviewStatusWrapper =
      document.getElementById('review-status-wrapper');
    this._reviewStatus = document.getElementById('review-status');
    this._editor = document.getElementById('editor');

    this._codeMirror = CodeMirror(this._editor, {
      mode: 'text/x-c++src',
      matchBrackets : true,
      lineNumbers : true,
      readOnly : true,
      foldGutter : true,
      extraKeys : {},
      viewportMargin : 100
    });

    this._createNavigationMenu();
  },

  navigate : function (report, item) {
    if (!item) {
      var items = this._navigationMenuItems.filter(function (navItem) {
        return navItem.report.reportHash === report.reportHash;
      });

      if (!items.length) return;

      item = items[0].widget;
    }

    this._selectedReport.classList.remove('active');
    this._selectedReport = item;
    this._selectedReport.classList.add('active');
    this.setReport(report);
  },

  _createNavigationMenu : function () {
    var that = this;

    var nav = document.getElementById('report-nav');
    var list = document.createElement('ul');
    this._reports.forEach(function (report) {
      var events = report['events'];
      var lastBugEvent = events[events.length - 1];
      var item = document.createElement('li');

      var severity = document.createElement('i');
      severity.className = 'severity-' + report.severity.toLowerCase();

      item.appendChild(severity);
      item.appendChild(document.createTextNode(lastBugEvent.message));

      item.addEventListener('click', function () {
        that.navigate(report, item);
      })
      list.appendChild(item);
      that._navigationMenuItems.push({ report : report, widget : item });
    });

    if (!this._selectedReport && list.childNodes.length) {
      this._selectedReport = list.childNodes[0];
      this._selectedReport.classList.add('active');
    }

    nav.appendChild(list);
  },

  setReport : function (report) {
    this._currentReport = report;
    var events = report['events'];
    var lastBugEvent = events[events.length - 1];
    this.setCurrentBugEvent(lastBugEvent, events.length - 1);
    this.setCheckerName(report.checkerName);
    this.setReviewStatus(report.reviewStatus);

    window.location.hash = '#reportHash=' + report.reportHash;
  },

  setCurrentBugEvent : function (event, idx) {
    this._currentBugEvent = event;
    this.setSourceFileData(this._files[event.location.file]);
    this.drawBugPath();

    this.jumpTo(event.location.line, 0);
    this.highlightBugEvent(event, idx);
  },

  highlightBugEvent : function (event, idx) {
    this._lineWidgets.forEach(function (widget) {
      var lineIdx = widget.node.getAttribute('idx');
      if (parseInt(lineIdx) === idx) {
        widget.node.classList.add('current');
      }
    });
  },

  setCheckerName : function (checkerName) {
    this._checkerName.innerHTML = checkerName;
  },

  setReviewStatus : function (status) {
    if (status) {
      var className =
        'review-status-' + status.toLowerCase().split(' ').join('-');
      this._reviewStatus.className = "review-status " + className;

      this._reviewStatus.innerHTML = status;
      this._reviewStatusWrapper.style.display = 'block';
    } else {
      this._reviewStatusWrapper.style.display = 'none';
    }
  },

  setSourceFileData : function (file) {
    if (this._sourceFileData && file.id === this._sourceFileData.id) {
      return;
    }

    this._sourceFileData = file;
    this._filepath.innerHTML = file.path;
    this._codeMirror.doc.setValue(file.content);
    this._refresh();
  },

  _refresh : function () {
    var that = this;
    setTimeout(function () {
      var fullHeight = parseInt(that._content.clientHeight);
      var headerHeight = that._filepath.clientHeight;

      that._codeMirror.setSize('auto', fullHeight - headerHeight);
      that._codeMirror.refresh();
    }, 200);
  },

  clearBubbles : function () {
    this._lineWidgets.forEach(function (widget) { widget.clear(); });
    this._lineWidgets = [];
  },

  getMessage : function (event, kind) {
    if (kind === 'macro') {
      var name = 'macro expansion' + (event.name ? ': ' + event.name : '');

      return '<span class="tag macro">' + name + '</span>'
        + this.escapeHTML(event.expansion).replace(/(?:\r\n|\r|\n)/g, '<br>');
    } else if (kind === 'note') {
      return '<span class="tag note">note</span>'
        +  this.escapeHTML(event.message).replace(/(?:\r\n|\r|\n)/g, '<br>');
    }
  },

  addExtraPathEvents : function (events, kind) {
    var that = this;

    if (!events) {
      return;
    }

    events.forEach(function (event) {
      if (event.location.file !== that._currentBugEvent.location.file) {
        return;
      }

      var left =
        that._codeMirror.defaultCharWidth() * event.location.col + 'px';

      var element = document.createElement('div');
      element.setAttribute('style', 'margin-left: ' + left);
      element.setAttribute('class', 'check-msg ' + kind);

      var msg = document.createElement('span');
      msg.innerHTML = that.getMessage(event, kind);
      element.appendChild(msg);

      that._lineWidgets.push(that._codeMirror.addLineWidget(
        event.location.line - 1, element));
    });
  },

  drawBugPath : function () {
    var that = this;

    this.clearBubbles();

    this.addExtraPathEvents(this._currentReport.macros, 'macro');
    this.addExtraPathEvents(this._currentReport.notes, 'note');

    // Processing bug path events.
    var currentEvents = this._currentReport.events;
    currentEvents.forEach(function (event, step) {
      if (event.location.file !== that._currentBugEvent.location.file)
        return;

      var left =
        that._codeMirror.defaultCharWidth() * event.location.col + 'px';
      var type = step === currentEvents.length - 1 ? 'error' : 'info';

      var element = document.createElement('div');
      element.setAttribute('style', 'margin-left: ' + left);
      element.setAttribute('class', 'check-msg ' + type);
      element.setAttribute('idx', step);

      var enumeration = document.createElement('span');
      enumeration.setAttribute('class', 'checker-enum ' + type);
      enumeration.innerHTML = step + 1;

      if (currentEvents.length > 1)
        element.appendChild(enumeration);

      var prevBugEvent = step - 1;
      if (step > 0) {
        var prevBug = document.createElement('span');
        prevBug.setAttribute('class', 'arrow left-arrow');
        prevBug.addEventListener('click', function () {
          var event = currentEvents[prevBugEvent];
          that.setCurrentBugEvent(event, prevBugEvent);
        });
        element.appendChild(prevBug);
      }

      var msg = document.createElement('span');
      msg.innerHTML = that.escapeHTML(event.message)
        .replace(/(?:\r\n|\r|\n)/g, '<br>');

      element.appendChild(msg);

      var nextBugEvent = step + 1;
      if (nextBugEvent < currentEvents.length) {
        var nextBug = document.createElement('span');
        nextBug.setAttribute('class', 'arrow right-arrow');
        nextBug.addEventListener('click', function () {
          var event = currentEvents[nextBugEvent];
          that.setCurrentBugEvent(event, nextBugEvent);
        });
        element.appendChild(nextBug);
      }


      that._lineWidgets.push(that._codeMirror.addLineWidget(
        event.location.line - 1, element));
    });
  },

  jumpTo : function (line, column) {
    var that = this;

    setTimeout(function () {
      var selPosPixel
        = that._codeMirror.charCoords({ line : line, ch : column }, 'local');
      var editorSize = {
        width  : that._editor.clientWidth,
        height : that._editor.clientHeight
      };

      that._codeMirror.scrollIntoView({
        top    : selPosPixel.top - 100,
        bottom : selPosPixel.top + editorSize.height - 150,
        left   : selPosPixel.left < editorSize.width - 100
               ? 0
               : selPosPixel.left - 50,
        right  : selPosPixel.left < editorSize.width - 100
               ? 10
               : selPosPixel.left + editorSize.width - 100
      });
    }, 0);
  }
}


      var data = {"files": {"0": {"id": 0, "path": "/src/drivers/net/ethernet/qlogic/qed/qed_hsi.h", "content": "/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */\n/* QLogic qed NIC Driver\n * Copyright (c) 2015-2017  QLogic Corporation\n * Copyright (c) 2019-2020 Marvell International Ltd.\n */\n\n#ifndef _QED_HSI_H\n#define _QED_HSI_H\n\n#include <linux/types.h>\n#include <linux/io.h>\n#include <linux/bitops.h>\n#include <linux/delay.h>\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/slab.h>\n#include <linux/qed/common_hsi.h>\n#include <linux/qed/storage_common.h>\n#include <linux/qed/tcp_common.h>\n#include <linux/qed/fcoe_common.h>\n#include <linux/qed/eth_common.h>\n#include <linux/qed/iscsi_common.h>\n#include <linux/qed/iwarp_common.h>\n#include <linux/qed/rdma_common.h>\n#include <linux/qed/roce_common.h>\n#include <linux/qed/qed_fcoe_if.h>\n\nstruct qed_hwfn;\nstruct qed_ptt;\n\n/* Opcodes for the event ring */\nenum common_event_opcode {\n\tCOMMON_EVENT_PF_START,\n\tCOMMON_EVENT_PF_STOP,\n\tCOMMON_EVENT_VF_START,\n\tCOMMON_EVENT_VF_STOP,\n\tCOMMON_EVENT_VF_PF_CHANNEL,\n\tCOMMON_EVENT_VF_FLR,\n\tCOMMON_EVENT_PF_UPDATE,\n\tCOMMON_EVENT_MALICIOUS_VF,\n\tCOMMON_EVENT_RL_UPDATE,\n\tCOMMON_EVENT_EMPTY,\n\tMAX_COMMON_EVENT_OPCODE\n};\n\n/* Common Ramrod Command IDs */\nenum common_ramrod_cmd_id {\n\tCOMMON_RAMROD_UNUSED,\n\tCOMMON_RAMROD_PF_START,\n\tCOMMON_RAMROD_PF_STOP,\n\tCOMMON_RAMROD_VF_START,\n\tCOMMON_RAMROD_VF_STOP,\n\tCOMMON_RAMROD_PF_UPDATE,\n\tCOMMON_RAMROD_RL_UPDATE,\n\tCOMMON_RAMROD_EMPTY,\n\tMAX_COMMON_RAMROD_CMD_ID\n};\n\n/* How ll2 should deal with packet upon errors */\nenum core_error_handle {\n\tLL2_DROP_PACKET,\n\tLL2_DO_NOTHING,\n\tLL2_ASSERT,\n\tMAX_CORE_ERROR_HANDLE\n};\n\n/* Opcodes for the event ring */\nenum core_event_opcode {\n\tCORE_EVENT_TX_QUEUE_START,\n\tCORE_EVENT_TX_QUEUE_STOP,\n\tCORE_EVENT_RX_QUEUE_START,\n\tCORE_EVENT_RX_QUEUE_STOP,\n\tCORE_EVENT_RX_QUEUE_FLUSH,\n\tCORE_EVENT_TX_QUEUE_UPDATE,\n\tCORE_EVENT_QUEUE_STATS_QUERY,\n\tMAX_CORE_EVENT_OPCODE\n};\n\n/* The L4 pseudo checksum mode for Core */\nenum core_l4_pseudo_checksum_mode {\n\tCORE_L4_PSEUDO_CSUM_CORRECT_LENGTH,\n\tCORE_L4_PSEUDO_CSUM_ZERO_LENGTH,\n\tMAX_CORE_L4_PSEUDO_CHECKSUM_MODE\n};\n\n/* Light-L2 RX Producers in Tstorm RAM */\nstruct core_ll2_port_stats {\n\tstruct regpair gsi_invalid_hdr;\n\tstruct regpair gsi_invalid_pkt_length;\n\tstruct regpair gsi_unsupported_pkt_typ;\n\tstruct regpair gsi_crcchksm_error;\n};\n\n/* LL2 TX Per Queue Stats */\nstruct core_ll2_pstorm_per_queue_stat {\n\tstruct regpair sent_ucast_bytes;\n\tstruct regpair sent_mcast_bytes;\n\tstruct regpair sent_bcast_bytes;\n\tstruct regpair sent_ucast_pkts;\n\tstruct regpair sent_mcast_pkts;\n\tstruct regpair sent_bcast_pkts;\n\tstruct regpair error_drop_pkts;\n};\n\n/* Light-L2 RX Producers in Tstorm RAM */\nstruct core_ll2_rx_prod {\n\t__le16 bd_prod;\n\t__le16 cqe_prod;\n};\n\nstruct core_ll2_tstorm_per_queue_stat {\n\tstruct regpair packet_too_big_discard;\n\tstruct regpair no_buff_discard;\n};\n\nstruct core_ll2_ustorm_per_queue_stat {\n\tstruct regpair rcv_ucast_bytes;\n\tstruct regpair rcv_mcast_bytes;\n\tstruct regpair rcv_bcast_bytes;\n\tstruct regpair rcv_ucast_pkts;\n\tstruct regpair rcv_mcast_pkts;\n\tstruct regpair rcv_bcast_pkts;\n};\n\n/* Structure for doorbell data, in PWM mode, for RX producers update. */\nstruct core_pwm_prod_update_data {\n\t__le16 icid; /* internal CID */\n\tu8 reserved0;\n\tu8 params;\n#define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_MASK\t  0x3\n#define CORE_PWM_PROD_UPDATE_DATA_AGG_CMD_SHIFT   0\n#define CORE_PWM_PROD_UPDATE_DATA_RESERVED1_MASK  0x3F\t/* Set 0 */\n#define CORE_PWM_PROD_UPDATE_DATA_RESERVED1_SHIFT 2\n\tstruct core_ll2_rx_prod prod; /* Producers */\n};\n\n/* Core Ramrod Command IDs (light L2) */\nenum core_ramrod_cmd_id {\n\tCORE_RAMROD_UNUSED,\n\tCORE_RAMROD_RX_QUEUE_START,\n\tCORE_RAMROD_TX_QUEUE_START,\n\tCORE_RAMROD_RX_QUEUE_STOP,\n\tCORE_RAMROD_TX_QUEUE_STOP,\n\tCORE_RAMROD_RX_QUEUE_FLUSH,\n\tCORE_RAMROD_TX_QUEUE_UPDATE,\n\tCORE_RAMROD_QUEUE_STATS_QUERY,\n\tMAX_CORE_RAMROD_CMD_ID\n};\n\n/* Core RX CQE Type for Light L2 */\nenum core_roce_flavor_type {\n\tCORE_ROCE,\n\tCORE_RROCE,\n\tMAX_CORE_ROCE_FLAVOR_TYPE\n};\n\n/* Specifies how ll2 should deal with packets errors: packet_too_big and\n * no_buff.\n */\nstruct core_rx_action_on_error {\n\tu8 error_type;\n#define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK\t0x3\n#define CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT\t0\n#define CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK\t\t0x3\n#define CORE_RX_ACTION_ON_ERROR_NO_BUFF_SHIFT\t\t2\n#define CORE_RX_ACTION_ON_ERROR_RESERVED_MASK\t\t0xF\n#define CORE_RX_ACTION_ON_ERROR_RESERVED_SHIFT\t\t4\n};\n\n/* Core RX BD for Light L2 */\nstruct core_rx_bd {\n\tstruct regpair addr;\n\t__le16 reserved[4];\n};\n\n/* Core RX CM offload BD for Light L2 */\nstruct core_rx_bd_with_buff_len {\n\tstruct regpair addr;\n\t__le16 buff_length;\n\t__le16 reserved[3];\n};\n\n/* Core RX CM offload BD for Light L2 */\nunion core_rx_bd_union {\n\tstruct core_rx_bd rx_bd;\n\tstruct core_rx_bd_with_buff_len rx_bd_with_len;\n};\n\n/* Opaque Data for Light L2 RX CQE */\nstruct core_rx_cqe_opaque_data {\n\t__le32 data[2];\n};\n\n/* Core RX CQE Type for Light L2 */\nenum core_rx_cqe_type {\n\tCORE_RX_CQE_ILLEGAL_TYPE,\n\tCORE_RX_CQE_TYPE_REGULAR,\n\tCORE_RX_CQE_TYPE_GSI_OFFLOAD,\n\tCORE_RX_CQE_TYPE_SLOW_PATH,\n\tMAX_CORE_RX_CQE_TYPE\n};\n\n/* Core RX CQE for Light L2 */\nstruct core_rx_fast_path_cqe {\n\tu8 type;\n\tu8 placement_offset;\n\tstruct parsing_and_err_flags parse_flags;\n\t__le16 packet_length;\n\t__le16 vlan;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\tstruct parsing_err_flags err_flags;\n\t__le16 reserved0;\n\t__le32 reserved1[3];\n};\n\n/* Core Rx CM offload CQE */\nstruct core_rx_gsi_offload_cqe {\n\tu8 type;\n\tu8 data_length_error;\n\tstruct parsing_and_err_flags parse_flags;\n\t__le16 data_length;\n\t__le16 vlan;\n\t__le32 src_mac_addrhi;\n\t__le16 src_mac_addrlo;\n\t__le16 qp_id;\n\t__le32 src_qp;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\t__le32 reserved;\n};\n\n/* Core RX CQE for Light L2 */\nstruct core_rx_slow_path_cqe {\n\tu8 type;\n\tu8 ramrod_cmd_id;\n\t__le16 echo;\n\tstruct core_rx_cqe_opaque_data opaque_data;\n\t__le32 reserved1[5];\n};\n\n/* Core RX CM offload BD for Light L2 */\nunion core_rx_cqe_union {\n\tstruct core_rx_fast_path_cqe rx_cqe_fp;\n\tstruct core_rx_gsi_offload_cqe rx_cqe_gsi;\n\tstruct core_rx_slow_path_cqe rx_cqe_sp;\n};\n\n/* Ramrod data for rx queue start ramrod */\nstruct core_rx_start_ramrod_data {\n\tstruct regpair bd_base;\n\tstruct regpair cqe_pbl_addr;\n\t__le16 mtu;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 drop_ttl0_flg;\n\t__le16 num_of_pbl_pages;\n\tu8 inner_vlan_stripping_en;\n\tu8 report_outer_vlan;\n\tu8 queue_id;\n\tu8 main_func_queue;\n\tu8 mf_si_bcast_accept_all;\n\tu8 mf_si_mcast_accept_all;\n\tstruct core_rx_action_on_error action_on_error;\n\tu8 gsi_offload_flag;\n\tu8 vport_id_valid;\n\tu8 vport_id;\n\tu8 zero_prod_flg;\n\tu8 wipe_inner_vlan_pri_en;\n\tu8 reserved[2];\n};\n\n/* Ramrod data for rx queue stop ramrod */\nstruct core_rx_stop_ramrod_data {\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 queue_id;\n\tu8 reserved1;\n\t__le16 reserved2[2];\n};\n\n/* Flags for Core TX BD */\nstruct core_tx_bd_data {\n\t__le16 as_bitfield;\n#define CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK\t\t0x1\n#define CORE_TX_BD_DATA_FORCE_VLAN_MODE_SHIFT\t\t0\n#define CORE_TX_BD_DATA_VLAN_INSERTION_MASK\t\t0x1\n#define CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT\t\t1\n#define CORE_TX_BD_DATA_START_BD_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_START_BD_SHIFT\t\t\t2\n#define CORE_TX_BD_DATA_IP_CSUM_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IP_CSUM_SHIFT\t\t\t3\n#define CORE_TX_BD_DATA_L4_CSUM_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_L4_CSUM_SHIFT\t\t\t4\n#define CORE_TX_BD_DATA_IPV6_EXT_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IPV6_EXT_SHIFT\t\t\t5\n#define CORE_TX_BD_DATA_L4_PROTOCOL_MASK\t\t0x1\n#define CORE_TX_BD_DATA_L4_PROTOCOL_SHIFT\t\t6\n#define CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_MASK\t0x1\n#define CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_SHIFT\t7\n#define CORE_TX_BD_DATA_NBDS_MASK\t\t\t0xF\n#define CORE_TX_BD_DATA_NBDS_SHIFT\t\t\t8\n#define CORE_TX_BD_DATA_ROCE_FLAV_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_ROCE_FLAV_SHIFT\t\t\t12\n#define CORE_TX_BD_DATA_IP_LEN_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_IP_LEN_SHIFT\t\t\t13\n#define CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_MASK\t0x1\n#define CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_SHIFT\t14\n#define CORE_TX_BD_DATA_RESERVED0_MASK\t\t\t0x1\n#define CORE_TX_BD_DATA_RESERVED0_SHIFT\t\t\t15\n};\n\n/* Core TX BD for Light L2 */\nstruct core_tx_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\t__le16 nw_vlan_or_lb_echo;\n\tstruct core_tx_bd_data bd_data;\n\t__le16 bitfield1;\n#define CORE_TX_BD_L4_HDR_OFFSET_W_MASK\t\t0x3FFF\n#define CORE_TX_BD_L4_HDR_OFFSET_W_SHIFT\t0\n#define CORE_TX_BD_TX_DST_MASK\t\t\t0x3\n#define CORE_TX_BD_TX_DST_SHIFT\t\t\t14\n};\n\n/* Light L2 TX Destination */\nenum core_tx_dest {\n\tCORE_TX_DEST_NW,\n\tCORE_TX_DEST_LB,\n\tCORE_TX_DEST_RESERVED,\n\tCORE_TX_DEST_DROP,\n\tMAX_CORE_TX_DEST\n};\n\n/* Ramrod data for tx queue start ramrod */\nstruct core_tx_start_ramrod_data {\n\tstruct regpair pbl_base_addr;\n\t__le16 mtu;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 stats_en;\n\tu8 stats_id;\n\tu8 conn_type;\n\t__le16 pbl_size;\n\t__le16 qm_pq_id;\n\tu8 gsi_offload_flag;\n\tu8 ctx_stats_en;\n\tu8 vport_id_valid;\n\tu8 vport_id;\n\tu8 enforce_security_flag;\n\tu8 reserved[7];\n};\n\n/* Ramrod data for tx queue stop ramrod */\nstruct core_tx_stop_ramrod_data {\n\t__le32 reserved0[2];\n};\n\n/* Ramrod data for tx queue update ramrod */\nstruct core_tx_update_ramrod_data {\n\tu8 update_qm_pq_id_flg;\n\tu8 reserved0;\n\t__le16 qm_pq_id;\n\t__le32 reserved1;\n};\n\n/* Enum flag for what type of dcb data to update */\nenum dcb_dscp_update_mode {\n\tDONT_UPDATE_DCB_DSCP,\n\tUPDATE_DCB,\n\tUPDATE_DSCP,\n\tUPDATE_DCB_DSCP,\n\tMAX_DCB_DSCP_UPDATE_MODE\n};\n\n/* The core storm context for the Ystorm */\nstruct ystorm_core_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n/* The core storm context for the Pstorm */\nstruct pstorm_core_conn_st_ctx {\n\t__le32 reserved[20];\n};\n\n/* Core Slowpath Connection storm context of Xstorm */\nstruct xstorm_core_conn_st_ctx {\n\t__le32 spq_base_lo;\n\t__le32 spq_base_hi;\n\tstruct regpair consolid_base_addr;\n\t__le16 spq_cons;\n\t__le16 consolid_cons;\n\t__le32 reserved0[55];\n};\n\nstruct e4_xstorm_core_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF12_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF12_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF13_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF13_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF14_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF14_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF15_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF17_MASK\t\t\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF17_SHIFT\t\t\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_SHIFT\t\t\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_SHIFT\t\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_MASK\t\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_SHIFT\t\t\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_SHIFT\t\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT16_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT16_SHIFT\t0\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT17_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT17_SHIFT\t1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT18_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT18_SHIFT\t2\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT19_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT19_SHIFT\t3\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT20_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT20_SHIFT\t4\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT21_MASK\t0x1\n#define E4_XSTORM_CORE_CONN_AG_CTX_BIT21_SHIFT\t5\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF23_MASK\t0x3\n#define E4_XSTORM_CORE_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 consolid_prod;\n\t__le16 reserved16;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_or_spq_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 word7;\n\t__le16 word8;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n\t__le32 reg9;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 reg12;\n\t__le32 reg13;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n\t__le32 reg18;\n\t__le32 reg19;\n\t__le16 word12;\n\t__le16 word13;\n\t__le16 word14;\n\t__le16 word15;\n};\n\nstruct e4_tstorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT2_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT2_SHIFT\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT3_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT3_SHIFT\t3\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT4_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT4_SHIFT\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT5_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_BIT5_SHIFT\t5\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t6\n\tu8 flags1;\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t6\n\tu8 flags2;\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF7_SHIFT\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF9_SHIFT\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF10_SHIFT\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t5\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t6\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT\t\t5\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT\t\t6\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 ll2_rx_prod;\n\t__le32 reg10;\n};\n\nstruct e4_ustorm_core_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_USTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_USTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_USTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_CORE_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF3_SHIFT\t0\n#define E4_USTORM_CORE_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF4_SHIFT\t2\n#define E4_USTORM_CORE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF5_SHIFT\t4\n#define E4_USTORM_CORE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_USTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_USTORM_CORE_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define E4_USTORM_CORE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define E4_USTORM_CORE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define E4_USTORM_CORE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 rx_producers;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n/* The core storm context for the Mstorm */\nstruct mstorm_core_conn_st_ctx {\n\t__le32 reserved[40];\n};\n\n/* The core storm context for the Ustorm */\nstruct ustorm_core_conn_st_ctx {\n\t__le32 reserved[20];\n};\n\n/* The core storm context for the Tstorm */\nstruct tstorm_core_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n/* core connection context */\nstruct e4_core_conn_context {\n\tstruct ystorm_core_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_core_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_core_conn_st_ctx xstorm_st_context;\n\tstruct e4_xstorm_core_conn_ag_ctx xstorm_ag_context;\n\tstruct e4_tstorm_core_conn_ag_ctx tstorm_ag_context;\n\tstruct e4_ustorm_core_conn_ag_ctx ustorm_ag_context;\n\tstruct mstorm_core_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_core_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct tstorm_core_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n};\n\nstruct eth_mstorm_per_pf_stat {\n\tstruct regpair gre_discard_pkts;\n\tstruct regpair vxlan_discard_pkts;\n\tstruct regpair geneve_discard_pkts;\n\tstruct regpair lb_discard_pkts;\n};\n\nstruct eth_mstorm_per_queue_stat {\n\tstruct regpair ttl0_discard;\n\tstruct regpair packet_too_big_discard;\n\tstruct regpair no_buff_discard;\n\tstruct regpair not_active_discard;\n\tstruct regpair tpa_coalesced_pkts;\n\tstruct regpair tpa_coalesced_events;\n\tstruct regpair tpa_aborts_num;\n\tstruct regpair tpa_coalesced_bytes;\n};\n\n/* Ethernet TX Per PF */\nstruct eth_pstorm_per_pf_stat {\n\tstruct regpair sent_lb_ucast_bytes;\n\tstruct regpair sent_lb_mcast_bytes;\n\tstruct regpair sent_lb_bcast_bytes;\n\tstruct regpair sent_lb_ucast_pkts;\n\tstruct regpair sent_lb_mcast_pkts;\n\tstruct regpair sent_lb_bcast_pkts;\n\tstruct regpair sent_gre_bytes;\n\tstruct regpair sent_vxlan_bytes;\n\tstruct regpair sent_geneve_bytes;\n\tstruct regpair sent_mpls_bytes;\n\tstruct regpair sent_gre_mpls_bytes;\n\tstruct regpair sent_udp_mpls_bytes;\n\tstruct regpair sent_gre_pkts;\n\tstruct regpair sent_vxlan_pkts;\n\tstruct regpair sent_geneve_pkts;\n\tstruct regpair sent_mpls_pkts;\n\tstruct regpair sent_gre_mpls_pkts;\n\tstruct regpair sent_udp_mpls_pkts;\n\tstruct regpair gre_drop_pkts;\n\tstruct regpair vxlan_drop_pkts;\n\tstruct regpair geneve_drop_pkts;\n\tstruct regpair mpls_drop_pkts;\n\tstruct regpair gre_mpls_drop_pkts;\n\tstruct regpair udp_mpls_drop_pkts;\n};\n\n/* Ethernet TX Per Queue Stats */\nstruct eth_pstorm_per_queue_stat {\n\tstruct regpair sent_ucast_bytes;\n\tstruct regpair sent_mcast_bytes;\n\tstruct regpair sent_bcast_bytes;\n\tstruct regpair sent_ucast_pkts;\n\tstruct regpair sent_mcast_pkts;\n\tstruct regpair sent_bcast_pkts;\n\tstruct regpair error_drop_pkts;\n};\n\n/* ETH Rx producers data */\nstruct eth_rx_rate_limit {\n\t__le16 mult;\n\t__le16 cnst;\n\tu8 add_sub_cnst;\n\tu8 reserved0;\n\t__le16 reserved1;\n};\n\n/* Update RSS indirection table entry command */\nstruct eth_tstorm_rss_update_data {\n\tu8 valid;\n\tu8 vport_id;\n\tu8 ind_table_index;\n\tu8 reserved;\n\t__le16 ind_table_value;\n\t__le16 reserved1;\n};\n\nstruct eth_ustorm_per_pf_stat {\n\tstruct regpair rcv_lb_ucast_bytes;\n\tstruct regpair rcv_lb_mcast_bytes;\n\tstruct regpair rcv_lb_bcast_bytes;\n\tstruct regpair rcv_lb_ucast_pkts;\n\tstruct regpair rcv_lb_mcast_pkts;\n\tstruct regpair rcv_lb_bcast_pkts;\n\tstruct regpair rcv_gre_bytes;\n\tstruct regpair rcv_vxlan_bytes;\n\tstruct regpair rcv_geneve_bytes;\n\tstruct regpair rcv_gre_pkts;\n\tstruct regpair rcv_vxlan_pkts;\n\tstruct regpair rcv_geneve_pkts;\n};\n\nstruct eth_ustorm_per_queue_stat {\n\tstruct regpair rcv_ucast_bytes;\n\tstruct regpair rcv_mcast_bytes;\n\tstruct regpair rcv_bcast_bytes;\n\tstruct regpair rcv_ucast_pkts;\n\tstruct regpair rcv_mcast_pkts;\n\tstruct regpair rcv_bcast_pkts;\n};\n\n/* Event Ring VF-PF Channel data */\nstruct vf_pf_channel_eqe_data {\n\tstruct regpair msg_addr;\n};\n\n/* Event Ring malicious VF data */\nstruct malicious_vf_eqe_data {\n\tu8 vf_id;\n\tu8 err_id;\n\t__le16 reserved[3];\n};\n\n/* Event Ring initial cleanup data */\nstruct initial_cleanup_eqe_data {\n\tu8 vf_id;\n\tu8 reserved[7];\n};\n\n/* Event Data Union */\nunion event_ring_data {\n\tu8 bytes[8];\n\tstruct vf_pf_channel_eqe_data vf_pf_channel;\n\tstruct iscsi_eqe_data iscsi_info;\n\tstruct iscsi_connect_done_results iscsi_conn_done_info;\n\tunion rdma_eqe_data rdma_data;\n\tstruct malicious_vf_eqe_data malicious_vf;\n\tstruct initial_cleanup_eqe_data vf_init_cleanup;\n};\n\n/* Event Ring Entry */\nstruct event_ring_entry {\n\tu8 protocol_id;\n\tu8 opcode;\n\tu8 reserved0;\n\tu8 vf_id;\n\t__le16 echo;\n\tu8 fw_return_code;\n\tu8 flags;\n#define EVENT_RING_ENTRY_ASYNC_MASK\t\t0x1\n#define EVENT_RING_ENTRY_ASYNC_SHIFT\t\t0\n#define EVENT_RING_ENTRY_RESERVED1_MASK\t\t0x7F\n#define EVENT_RING_ENTRY_RESERVED1_SHIFT\t1\n\tunion event_ring_data data;\n};\n\n/* Event Ring Next Page Address */\nstruct event_ring_next_addr {\n\tstruct regpair addr;\n\t__le32 reserved[2];\n};\n\n/* Event Ring Element */\nunion event_ring_element {\n\tstruct event_ring_entry entry;\n\tstruct event_ring_next_addr next_addr;\n};\n\n/* Ports mode */\nenum fw_flow_ctrl_mode {\n\tflow_ctrl_pause,\n\tflow_ctrl_pfc,\n\tMAX_FW_FLOW_CTRL_MODE\n};\n\n/* GFT profile type */\nenum gft_profile_type {\n\tGFT_PROFILE_TYPE_4_TUPLE,\n\tGFT_PROFILE_TYPE_L4_DST_PORT,\n\tGFT_PROFILE_TYPE_IP_DST_ADDR,\n\tGFT_PROFILE_TYPE_IP_SRC_ADDR,\n\tGFT_PROFILE_TYPE_TUNNEL_TYPE,\n\tMAX_GFT_PROFILE_TYPE\n};\n\n/* Major and Minor hsi Versions */\nstruct hsi_fp_ver_struct {\n\tu8 minor_ver_arr[2];\n\tu8 major_ver_arr[2];\n};\n\nenum iwarp_ll2_tx_queues {\n\tIWARP_LL2_IN_ORDER_TX_QUEUE = 1,\n\tIWARP_LL2_ALIGNED_TX_QUEUE,\n\tIWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE,\n\tIWARP_LL2_ERROR,\n\tMAX_IWARP_LL2_TX_QUEUES\n};\n\n/* Malicious VF error ID */\nenum malicious_vf_error_id {\n\tMALICIOUS_VF_NO_ERROR,\n\tVF_PF_CHANNEL_NOT_READY,\n\tVF_ZONE_MSG_NOT_VALID,\n\tVF_ZONE_FUNC_NOT_ENABLED,\n\tETH_PACKET_TOO_SMALL,\n\tETH_ILLEGAL_VLAN_MODE,\n\tETH_MTU_VIOLATION,\n\tETH_ILLEGAL_INBAND_TAGS,\n\tETH_VLAN_INSERT_AND_INBAND_VLAN,\n\tETH_ILLEGAL_NBDS,\n\tETH_FIRST_BD_WO_SOP,\n\tETH_INSUFFICIENT_BDS,\n\tETH_ILLEGAL_LSO_HDR_NBDS,\n\tETH_ILLEGAL_LSO_MSS,\n\tETH_ZERO_SIZE_BD,\n\tETH_ILLEGAL_LSO_HDR_LEN,\n\tETH_INSUFFICIENT_PAYLOAD,\n\tETH_EDPM_OUT_OF_SYNC,\n\tETH_TUNN_IPV6_EXT_NBD_ERR,\n\tETH_CONTROL_PACKET_VIOLATION,\n\tETH_ANTI_SPOOFING_ERR,\n\tETH_PACKET_SIZE_TOO_LARGE,\n\tCORE_ILLEGAL_VLAN_MODE,\n\tCORE_ILLEGAL_NBDS,\n\tCORE_FIRST_BD_WO_SOP,\n\tCORE_INSUFFICIENT_BDS,\n\tCORE_PACKET_TOO_SMALL,\n\tCORE_ILLEGAL_INBAND_TAGS,\n\tCORE_VLAN_INSERT_AND_INBAND_VLAN,\n\tCORE_MTU_VIOLATION,\n\tCORE_CONTROL_PACKET_VIOLATION,\n\tCORE_ANTI_SPOOFING_ERR,\n\tCORE_PACKET_SIZE_TOO_LARGE,\n\tCORE_ILLEGAL_BD_FLAGS,\n\tCORE_GSI_PACKET_VIOLATION,\n\tMAX_MALICIOUS_VF_ERROR_ID,\n};\n\n/* Mstorm non-triggering VF zone */\nstruct mstorm_non_trigger_vf_zone {\n\tstruct eth_mstorm_per_queue_stat eth_queue_stat;\n\tstruct eth_rx_prod_data eth_rx_queue_producers[ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD];\n};\n\n/* Mstorm VF zone */\nstruct mstorm_vf_zone {\n\tstruct mstorm_non_trigger_vf_zone non_trigger;\n};\n\n/* vlan header including TPID and TCI fields */\nstruct vlan_header {\n\t__le16 tpid;\n\t__le16 tci;\n};\n\n/* outer tag configurations */\nstruct outer_tag_config_struct {\n\tu8 enable_stag_pri_change;\n\tu8 pri_map_valid;\n\tu8 reserved[2];\n\tstruct vlan_header outer_tag;\n\tu8 inner_to_outer_pri_map[8];\n};\n\n/* personality per PF */\nenum personality_type {\n\tBAD_PERSONALITY_TYP,\n\tPERSONALITY_ISCSI,\n\tPERSONALITY_FCOE,\n\tPERSONALITY_RDMA_AND_ETH,\n\tPERSONALITY_RDMA,\n\tPERSONALITY_CORE,\n\tPERSONALITY_ETH,\n\tPERSONALITY_RESERVED,\n\tMAX_PERSONALITY_TYPE\n};\n\n/* tunnel configuration */\nstruct pf_start_tunnel_config {\n\tu8 set_vxlan_udp_port_flg;\n\tu8 set_geneve_udp_port_flg;\n\tu8 set_no_inner_l2_vxlan_udp_port_flg;\n\tu8 tunnel_clss_vxlan;\n\tu8 tunnel_clss_l2geneve;\n\tu8 tunnel_clss_ipgeneve;\n\tu8 tunnel_clss_l2gre;\n\tu8 tunnel_clss_ipgre;\n\t__le16 vxlan_udp_port;\n\t__le16 geneve_udp_port;\n\t__le16 no_inner_l2_vxlan_udp_port;\n\t__le16 reserved[3];\n};\n\n/* Ramrod data for PF start ramrod */\nstruct pf_start_ramrod_data {\n\tstruct regpair event_ring_pbl_addr;\n\tstruct regpair consolid_q_pbl_addr;\n\tstruct pf_start_tunnel_config tunnel_config;\n\t__le16 event_ring_sb_id;\n\tu8 base_vf_id;\n\tu8 num_vfs;\n\tu8 event_ring_num_pages;\n\tu8 event_ring_sb_index;\n\tu8 path_id;\n\tu8 warning_as_error;\n\tu8 dont_log_ramrods;\n\tu8 personality;\n\t__le16 log_type_mask;\n\tu8 mf_mode;\n\tu8 integ_phase;\n\tu8 allow_npar_tx_switching;\n\tu8 reserved0;\n\tstruct hsi_fp_ver_struct hsi_fp_ver;\n\tstruct outer_tag_config_struct outer_tag_config;\n};\n\n/* Data for port update ramrod */\nstruct protocol_dcb_data {\n\tu8 dcb_enable_flag;\n\tu8 dscp_enable_flag;\n\tu8 dcb_priority;\n\tu8 dcb_tc;\n\tu8 dscp_val;\n\tu8 dcb_dont_add_vlan0;\n};\n\n/* Update tunnel configuration */\nstruct pf_update_tunnel_config {\n\tu8 update_rx_pf_clss;\n\tu8 update_rx_def_ucast_clss;\n\tu8 update_rx_def_non_ucast_clss;\n\tu8 set_vxlan_udp_port_flg;\n\tu8 set_geneve_udp_port_flg;\n\tu8 set_no_inner_l2_vxlan_udp_port_flg;\n\tu8 tunnel_clss_vxlan;\n\tu8 tunnel_clss_l2geneve;\n\tu8 tunnel_clss_ipgeneve;\n\tu8 tunnel_clss_l2gre;\n\tu8 tunnel_clss_ipgre;\n\tu8 reserved;\n\t__le16 vxlan_udp_port;\n\t__le16 geneve_udp_port;\n\t__le16 no_inner_l2_vxlan_udp_port;\n\t__le16 reserved1[3];\n};\n\n/* Data for port update ramrod */\nstruct pf_update_ramrod_data {\n\tu8 update_eth_dcb_data_mode;\n\tu8 update_fcoe_dcb_data_mode;\n\tu8 update_iscsi_dcb_data_mode;\n\tu8 update_roce_dcb_data_mode;\n\tu8 update_rroce_dcb_data_mode;\n\tu8 update_iwarp_dcb_data_mode;\n\tu8 update_mf_vlan_flag;\n\tu8 update_enable_stag_pri_change;\n\tstruct protocol_dcb_data eth_dcb_data;\n\tstruct protocol_dcb_data fcoe_dcb_data;\n\tstruct protocol_dcb_data iscsi_dcb_data;\n\tstruct protocol_dcb_data roce_dcb_data;\n\tstruct protocol_dcb_data rroce_dcb_data;\n\tstruct protocol_dcb_data iwarp_dcb_data;\n\t__le16 mf_vlan;\n\tu8 enable_stag_pri_change;\n\tu8 reserved;\n\tstruct pf_update_tunnel_config tunnel_config;\n};\n\n/* Ports mode */\nenum ports_mode {\n\tENGX2_PORTX1,\n\tENGX2_PORTX2,\n\tENGX1_PORTX1,\n\tENGX1_PORTX2,\n\tENGX1_PORTX4,\n\tMAX_PORTS_MODE\n};\n\n/* use to index in hsi_fp_[major|minor]_ver_arr per protocol */\nenum protocol_version_array_key {\n\tETH_VER_KEY = 0,\n\tROCE_VER_KEY,\n\tMAX_PROTOCOL_VERSION_ARRAY_KEY\n};\n\n/* RDMA TX Stats */\nstruct rdma_sent_stats {\n\tstruct regpair sent_bytes;\n\tstruct regpair sent_pkts;\n};\n\n/* Pstorm non-triggering VF zone */\nstruct pstorm_non_trigger_vf_zone {\n\tstruct eth_pstorm_per_queue_stat eth_queue_stat;\n\tstruct rdma_sent_stats rdma_stats;\n};\n\n/* Pstorm VF zone */\nstruct pstorm_vf_zone {\n\tstruct pstorm_non_trigger_vf_zone non_trigger;\n\tstruct regpair reserved[7];\n};\n\n/* Ramrod Header of SPQE */\nstruct ramrod_header {\n\t__le32 cid;\n\tu8 cmd_id;\n\tu8 protocol_id;\n\t__le16 echo;\n};\n\n/* RDMA RX Stats */\nstruct rdma_rcv_stats {\n\tstruct regpair rcv_bytes;\n\tstruct regpair rcv_pkts;\n};\n\n/* Data for update QCN/DCQCN RL ramrod */\nstruct rl_update_ramrod_data {\n\tu8 qcn_update_param_flg;\n\tu8 dcqcn_update_param_flg;\n\tu8 rl_init_flg;\n\tu8 rl_start_flg;\n\tu8 rl_stop_flg;\n\tu8 rl_id_first;\n\tu8 rl_id_last;\n\tu8 rl_dc_qcn_flg;\n\tu8 dcqcn_reset_alpha_on_idle;\n\tu8 rl_bc_stage_th;\n\tu8 rl_timer_stage_th;\n\tu8 reserved1;\n\t__le32 rl_bc_rate;\n\t__le16 rl_max_rate;\n\t__le16 rl_r_ai;\n\t__le16 rl_r_hai;\n\t__le16 dcqcn_g;\n\t__le32 dcqcn_k_us;\n\t__le32 dcqcn_timeuot_us;\n\t__le32 qcn_timeuot_us;\n\t__le32 reserved2;\n};\n\n/* Slowpath Element (SPQE) */\nstruct slow_path_element {\n\tstruct ramrod_header hdr;\n\tstruct regpair data_ptr;\n};\n\n/* Tstorm non-triggering VF zone */\nstruct tstorm_non_trigger_vf_zone {\n\tstruct rdma_rcv_stats rdma_stats;\n};\n\nstruct tstorm_per_port_stat {\n\tstruct regpair trunc_error_discard;\n\tstruct regpair mac_error_discard;\n\tstruct regpair mftag_filter_discard;\n\tstruct regpair eth_mac_filter_discard;\n\tstruct regpair ll2_mac_filter_discard;\n\tstruct regpair ll2_conn_disabled_discard;\n\tstruct regpair iscsi_irregular_pkt;\n\tstruct regpair fcoe_irregular_pkt;\n\tstruct regpair roce_irregular_pkt;\n\tstruct regpair iwarp_irregular_pkt;\n\tstruct regpair eth_irregular_pkt;\n\tstruct regpair toe_irregular_pkt;\n\tstruct regpair preroce_irregular_pkt;\n\tstruct regpair eth_gre_tunn_filter_discard;\n\tstruct regpair eth_vxlan_tunn_filter_discard;\n\tstruct regpair eth_geneve_tunn_filter_discard;\n\tstruct regpair eth_gft_drop_pkt;\n};\n\n/* Tstorm VF zone */\nstruct tstorm_vf_zone {\n\tstruct tstorm_non_trigger_vf_zone non_trigger;\n};\n\n/* Tunnel classification scheme */\nenum tunnel_clss {\n\tTUNNEL_CLSS_MAC_VLAN = 0,\n\tTUNNEL_CLSS_MAC_VNI,\n\tTUNNEL_CLSS_INNER_MAC_VLAN,\n\tTUNNEL_CLSS_INNER_MAC_VNI,\n\tTUNNEL_CLSS_MAC_VLAN_DUAL_STAGE,\n\tMAX_TUNNEL_CLSS\n};\n\n/* Ustorm non-triggering VF zone */\nstruct ustorm_non_trigger_vf_zone {\n\tstruct eth_ustorm_per_queue_stat eth_queue_stat;\n\tstruct regpair vf_pf_msg_addr;\n};\n\n/* Ustorm triggering VF zone */\nstruct ustorm_trigger_vf_zone {\n\tu8 vf_pf_msg_valid;\n\tu8 reserved[7];\n};\n\n/* Ustorm VF zone */\nstruct ustorm_vf_zone {\n\tstruct ustorm_non_trigger_vf_zone non_trigger;\n\tstruct ustorm_trigger_vf_zone trigger;\n};\n\n/* VF-PF channel data */\nstruct vf_pf_channel_data {\n\t__le32 ready;\n\tu8 valid;\n\tu8 reserved0;\n\t__le16 reserved1;\n};\n\n/* Ramrod data for VF start ramrod */\nstruct vf_start_ramrod_data {\n\tu8 vf_id;\n\tu8 enable_flr_ack;\n\t__le16 opaque_fid;\n\tu8 personality;\n\tu8 reserved[7];\n\tstruct hsi_fp_ver_struct hsi_fp_ver;\n\n};\n\n/* Ramrod data for VF start ramrod */\nstruct vf_stop_ramrod_data {\n\tu8 vf_id;\n\tu8 reserved0;\n\t__le16 reserved1;\n\t__le32 reserved2;\n};\n\n/* VF zone size mode */\nenum vf_zone_size_mode {\n\tVF_ZONE_SIZE_MODE_DEFAULT,\n\tVF_ZONE_SIZE_MODE_DOUBLE,\n\tVF_ZONE_SIZE_MODE_QUAD,\n\tMAX_VF_ZONE_SIZE_MODE\n};\n\n/* Xstorm non-triggering VF zone */\nstruct xstorm_non_trigger_vf_zone {\n\tstruct regpair non_edpm_ack_pkts;\n};\n\n/* Tstorm VF zone */\nstruct xstorm_vf_zone {\n\tstruct xstorm_non_trigger_vf_zone non_trigger;\n};\n\n/* Attentions status block */\nstruct atten_status_block {\n\t__le32 atten_bits;\n\t__le32 atten_ack;\n\t__le16 reserved0;\n\t__le16 sb_index;\n\t__le32 reserved1;\n};\n\n/* DMAE command */\nstruct dmae_cmd {\n\t__le32 opcode;\n#define DMAE_CMD_SRC_MASK\t\t0x1\n#define DMAE_CMD_SRC_SHIFT\t\t0\n#define DMAE_CMD_DST_MASK\t\t0x3\n#define DMAE_CMD_DST_SHIFT\t\t1\n#define DMAE_CMD_C_DST_MASK\t\t0x1\n#define DMAE_CMD_C_DST_SHIFT\t\t3\n#define DMAE_CMD_CRC_RESET_MASK\t\t0x1\n#define DMAE_CMD_CRC_RESET_SHIFT\t4\n#define DMAE_CMD_SRC_ADDR_RESET_MASK\t0x1\n#define DMAE_CMD_SRC_ADDR_RESET_SHIFT\t5\n#define DMAE_CMD_DST_ADDR_RESET_MASK\t0x1\n#define DMAE_CMD_DST_ADDR_RESET_SHIFT\t6\n#define DMAE_CMD_COMP_FUNC_MASK\t\t0x1\n#define DMAE_CMD_COMP_FUNC_SHIFT\t7\n#define DMAE_CMD_COMP_WORD_EN_MASK\t0x1\n#define DMAE_CMD_COMP_WORD_EN_SHIFT\t8\n#define DMAE_CMD_COMP_CRC_EN_MASK\t0x1\n#define DMAE_CMD_COMP_CRC_EN_SHIFT\t9\n#define DMAE_CMD_COMP_CRC_OFFSET_MASK\t0x7\n#define DMAE_CMD_COMP_CRC_OFFSET_SHIFT 10\n#define DMAE_CMD_RESERVED1_MASK\t\t0x1\n#define DMAE_CMD_RESERVED1_SHIFT\t13\n#define DMAE_CMD_ENDIANITY_MODE_MASK\t0x3\n#define DMAE_CMD_ENDIANITY_MODE_SHIFT\t14\n#define DMAE_CMD_ERR_HANDLING_MASK\t0x3\n#define DMAE_CMD_ERR_HANDLING_SHIFT\t16\n#define DMAE_CMD_PORT_ID_MASK\t\t0x3\n#define DMAE_CMD_PORT_ID_SHIFT\t\t18\n#define DMAE_CMD_SRC_PF_ID_MASK\t\t0xF\n#define DMAE_CMD_SRC_PF_ID_SHIFT\t20\n#define DMAE_CMD_DST_PF_ID_MASK\t\t0xF\n#define DMAE_CMD_DST_PF_ID_SHIFT\t24\n#define DMAE_CMD_SRC_VF_ID_VALID_MASK\t0x1\n#define DMAE_CMD_SRC_VF_ID_VALID_SHIFT 28\n#define DMAE_CMD_DST_VF_ID_VALID_MASK\t0x1\n#define DMAE_CMD_DST_VF_ID_VALID_SHIFT 29\n#define DMAE_CMD_RESERVED2_MASK\t\t0x3\n#define DMAE_CMD_RESERVED2_SHIFT\t30\n\t__le32 src_addr_lo;\n\t__le32 src_addr_hi;\n\t__le32 dst_addr_lo;\n\t__le32 dst_addr_hi;\n\t__le16 length_dw;\n\t__le16 opcode_b;\n#define DMAE_CMD_SRC_VF_ID_MASK\t\t0xFF\n#define DMAE_CMD_SRC_VF_ID_SHIFT\t0\n#define DMAE_CMD_DST_VF_ID_MASK\t\t0xFF\n#define DMAE_CMD_DST_VF_ID_SHIFT\t8\n\t__le32 comp_addr_lo;\n\t__le32 comp_addr_hi;\n\t__le32 comp_val;\n\t__le32 crc32;\n\t__le32 crc_32_c;\n\t__le16 crc16;\n\t__le16 crc16_c;\n\t__le16 crc10;\n\t__le16 error_bit_reserved;\n#define DMAE_CMD_ERROR_BIT_MASK        0x1\n#define DMAE_CMD_ERROR_BIT_SHIFT       0\n#define DMAE_CMD_RESERVED_MASK\t       0x7FFF\n#define DMAE_CMD_RESERVED_SHIFT        1\n\t__le16 xsum16;\n\t__le16 xsum8;\n};\n\nenum dmae_cmd_comp_crc_en_enum {\n\tdmae_cmd_comp_crc_disabled,\n\tdmae_cmd_comp_crc_enabled,\n\tMAX_DMAE_CMD_COMP_CRC_EN_ENUM\n};\n\nenum dmae_cmd_comp_func_enum {\n\tdmae_cmd_comp_func_to_src,\n\tdmae_cmd_comp_func_to_dst,\n\tMAX_DMAE_CMD_COMP_FUNC_ENUM\n};\n\nenum dmae_cmd_comp_word_en_enum {\n\tdmae_cmd_comp_word_disabled,\n\tdmae_cmd_comp_word_enabled,\n\tMAX_DMAE_CMD_COMP_WORD_EN_ENUM\n};\n\nenum dmae_cmd_c_dst_enum {\n\tdmae_cmd_c_dst_pcie,\n\tdmae_cmd_c_dst_grc,\n\tMAX_DMAE_CMD_C_DST_ENUM\n};\n\nenum dmae_cmd_dst_enum {\n\tdmae_cmd_dst_none_0,\n\tdmae_cmd_dst_pcie,\n\tdmae_cmd_dst_grc,\n\tdmae_cmd_dst_none_3,\n\tMAX_DMAE_CMD_DST_ENUM\n};\n\nenum dmae_cmd_error_handling_enum {\n\tdmae_cmd_error_handling_send_regular_comp,\n\tdmae_cmd_error_handling_send_comp_with_err,\n\tdmae_cmd_error_handling_dont_send_comp,\n\tMAX_DMAE_CMD_ERROR_HANDLING_ENUM\n};\n\nenum dmae_cmd_src_enum {\n\tdmae_cmd_src_pcie,\n\tdmae_cmd_src_grc,\n\tMAX_DMAE_CMD_SRC_ENUM\n};\n\nstruct e4_mstorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_MSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_ystorm_core_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_CORE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_CORE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n/* DMAE parameters */\nstruct qed_dmae_params {\n\tu32 flags;\n/* If QED_DMAE_PARAMS_RW_REPL_SRC flag is set and the\n * source is a block of length DMAE_MAX_RW_SIZE and the\n * destination is larger, the source block will be duplicated as\n * many times as required to fill the destination block. This is\n * used mostly to write a zeroed buffer to destination address\n * using DMA\n */\n#define QED_DMAE_PARAMS_RW_REPL_SRC_MASK\t0x1\n#define QED_DMAE_PARAMS_RW_REPL_SRC_SHIFT\t0\n#define QED_DMAE_PARAMS_SRC_VF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_SRC_VF_VALID_SHIFT\t1\n#define QED_DMAE_PARAMS_DST_VF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_DST_VF_VALID_SHIFT\t2\n#define QED_DMAE_PARAMS_COMPLETION_DST_MASK\t0x1\n#define QED_DMAE_PARAMS_COMPLETION_DST_SHIFT\t3\n#define QED_DMAE_PARAMS_PORT_VALID_MASK\t\t0x1\n#define QED_DMAE_PARAMS_PORT_VALID_SHIFT\t4\n#define QED_DMAE_PARAMS_SRC_PF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_SRC_PF_VALID_SHIFT\t5\n#define QED_DMAE_PARAMS_DST_PF_VALID_MASK\t0x1\n#define QED_DMAE_PARAMS_DST_PF_VALID_SHIFT\t6\n#define QED_DMAE_PARAMS_RESERVED_MASK\t\t0x1FFFFFF\n#define QED_DMAE_PARAMS_RESERVED_SHIFT\t\t7\n\tu8 src_vfid;\n\tu8 dst_vfid;\n\tu8 port_id;\n\tu8 src_pfid;\n\tu8 dst_pfid;\n\tu8 reserved1;\n\t__le16 reserved2;\n};\n\n/* IGU cleanup command */\nstruct igu_cleanup {\n\t__le32 sb_id_and_flags;\n#define IGU_CLEANUP_RESERVED0_MASK\t0x7FFFFFF\n#define IGU_CLEANUP_RESERVED0_SHIFT\t0\n#define IGU_CLEANUP_CLEANUP_SET_MASK\t0x1\n#define IGU_CLEANUP_CLEANUP_SET_SHIFT\t27\n#define IGU_CLEANUP_CLEANUP_TYPE_MASK\t0x7\n#define IGU_CLEANUP_CLEANUP_TYPE_SHIFT\t28\n#define IGU_CLEANUP_COMMAND_TYPE_MASK\t0x1\n#define IGU_CLEANUP_COMMAND_TYPE_SHIFT\t31\n\t__le32 reserved1;\n};\n\n/* IGU firmware driver command */\nunion igu_command {\n\tstruct igu_prod_cons_update prod_cons_update;\n\tstruct igu_cleanup cleanup;\n};\n\n/* IGU firmware driver command */\nstruct igu_command_reg_ctrl {\n\t__le16 opaque_fid;\n\t__le16 igu_command_reg_ctrl_fields;\n#define IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_MASK\t0xFFF\n#define IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_SHIFT\t0\n#define IGU_COMMAND_REG_CTRL_RESERVED_MASK\t0x7\n#define IGU_COMMAND_REG_CTRL_RESERVED_SHIFT\t12\n#define IGU_COMMAND_REG_CTRL_COMMAND_TYPE_MASK\t0x1\n#define IGU_COMMAND_REG_CTRL_COMMAND_TYPE_SHIFT\t15\n};\n\n/* IGU mapping line structure */\nstruct igu_mapping_line {\n\t__le32 igu_mapping_line_fields;\n#define IGU_MAPPING_LINE_VALID_MASK\t\t0x1\n#define IGU_MAPPING_LINE_VALID_SHIFT\t\t0\n#define IGU_MAPPING_LINE_VECTOR_NUMBER_MASK\t0xFF\n#define IGU_MAPPING_LINE_VECTOR_NUMBER_SHIFT\t1\n#define IGU_MAPPING_LINE_FUNCTION_NUMBER_MASK\t0xFF\n#define IGU_MAPPING_LINE_FUNCTION_NUMBER_SHIFT\t9\n#define IGU_MAPPING_LINE_PF_VALID_MASK\t\t0x1\n#define IGU_MAPPING_LINE_PF_VALID_SHIFT\t\t17\n#define IGU_MAPPING_LINE_IPS_GROUP_MASK\t\t0x3F\n#define IGU_MAPPING_LINE_IPS_GROUP_SHIFT\t18\n#define IGU_MAPPING_LINE_RESERVED_MASK\t\t0xFF\n#define IGU_MAPPING_LINE_RESERVED_SHIFT\t\t24\n};\n\n/* IGU MSIX line structure */\nstruct igu_msix_vector {\n\tstruct regpair address;\n\t__le32 data;\n\t__le32 msix_vector_fields;\n#define IGU_MSIX_VECTOR_MASK_BIT_MASK\t\t0x1\n#define IGU_MSIX_VECTOR_MASK_BIT_SHIFT\t\t0\n#define IGU_MSIX_VECTOR_RESERVED0_MASK\t\t0x7FFF\n#define IGU_MSIX_VECTOR_RESERVED0_SHIFT\t\t1\n#define IGU_MSIX_VECTOR_STEERING_TAG_MASK\t0xFF\n#define IGU_MSIX_VECTOR_STEERING_TAG_SHIFT\t16\n#define IGU_MSIX_VECTOR_RESERVED1_MASK\t\t0xFF\n#define IGU_MSIX_VECTOR_RESERVED1_SHIFT\t\t24\n};\n/* per encapsulation type enabling flags */\nstruct prs_reg_encapsulation_type_en {\n\tu8 flags;\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_MASK\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_SHIFT\t\t0\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_MASK\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_SHIFT\t\t1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_MASK\t\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_SHIFT\t\t2\n#define PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_MASK\t\t\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_SHIFT\t\t3\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_MASK\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_SHIFT\t4\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_MASK\t0x1\n#define PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_SHIFT\t5\n#define PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_MASK\t\t\t0x3\n#define PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_SHIFT\t\t\t6\n};\n\nenum pxp_tph_st_hint {\n\tTPH_ST_HINT_BIDIR,\n\tTPH_ST_HINT_REQUESTER,\n\tTPH_ST_HINT_TARGET,\n\tTPH_ST_HINT_TARGET_PRIO,\n\tMAX_PXP_TPH_ST_HINT\n};\n\n/* QM hardware structure of enable bypass credit mask */\nstruct qm_rf_bypass_mask {\n\tu8 flags;\n#define QM_RF_BYPASS_MASK_LINEVOQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_LINEVOQ_SHIFT\t\t0\n#define QM_RF_BYPASS_MASK_RESERVED0_MASK\t0x1\n#define QM_RF_BYPASS_MASK_RESERVED0_SHIFT\t1\n#define QM_RF_BYPASS_MASK_PFWFQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_PFWFQ_SHIFT\t\t2\n#define QM_RF_BYPASS_MASK_VPWFQ_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_VPWFQ_SHIFT\t\t3\n#define QM_RF_BYPASS_MASK_PFRL_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_PFRL_SHIFT\t\t4\n#define QM_RF_BYPASS_MASK_VPQCNRL_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_VPQCNRL_SHIFT\t\t5\n#define QM_RF_BYPASS_MASK_FWPAUSE_MASK\t\t0x1\n#define QM_RF_BYPASS_MASK_FWPAUSE_SHIFT\t\t6\n#define QM_RF_BYPASS_MASK_RESERVED1_MASK\t0x1\n#define QM_RF_BYPASS_MASK_RESERVED1_SHIFT\t7\n};\n\n/* QM hardware structure of opportunistic credit mask */\nstruct qm_rf_opportunistic_mask {\n\t__le16 flags;\n#define QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_SHIFT\t\t0\n#define QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_SHIFT\t\t1\n#define QM_RF_OPPORTUNISTIC_MASK_PFWFQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_PFWFQ_SHIFT\t\t2\n#define QM_RF_OPPORTUNISTIC_MASK_VPWFQ_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_VPWFQ_SHIFT\t\t3\n#define QM_RF_OPPORTUNISTIC_MASK_PFRL_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_PFRL_SHIFT\t\t4\n#define QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_SHIFT\t\t5\n#define QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_SHIFT\t\t6\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED0_MASK\t\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED0_SHIFT\t7\n#define QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_MASK\t0x1\n#define QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_SHIFT\t8\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED1_MASK\t\t0x7F\n#define QM_RF_OPPORTUNISTIC_MASK_RESERVED1_SHIFT\t9\n};\n\n/* QM hardware structure of QM map memory */\nstruct qm_rf_pq_map_e4 {\n\t__le32 reg;\n#define QM_RF_PQ_MAP_E4_PQ_VALID_MASK\t\t0x1\n#define QM_RF_PQ_MAP_E4_PQ_VALID_SHIFT\t\t0\n#define QM_RF_PQ_MAP_E4_RL_ID_MASK\t\t0xFF\n#define QM_RF_PQ_MAP_E4_RL_ID_SHIFT\t\t1\n#define QM_RF_PQ_MAP_E4_VP_PQ_ID_MASK\t\t0x1FF\n#define QM_RF_PQ_MAP_E4_VP_PQ_ID_SHIFT\t\t9\n#define QM_RF_PQ_MAP_E4_VOQ_MASK\t\t0x1F\n#define QM_RF_PQ_MAP_E4_VOQ_SHIFT\t\t18\n#define QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_MASK\t0x3\n#define QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_SHIFT\t23\n#define QM_RF_PQ_MAP_E4_RL_VALID_MASK\t\t0x1\n#define QM_RF_PQ_MAP_E4_RL_VALID_SHIFT\t\t25\n#define QM_RF_PQ_MAP_E4_RESERVED_MASK\t\t0x3F\n#define QM_RF_PQ_MAP_E4_RESERVED_SHIFT\t\t26\n};\n\n/* Completion params for aggregated interrupt completion */\nstruct sdm_agg_int_comp_params {\n\t__le16 params;\n#define SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_MASK\t0x3F\n#define SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_SHIFT\t0\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_MASK\t0x1\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_SHIFT\t6\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_MASK\t0x1FF\n#define SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_SHIFT\t7\n};\n\n/* SDM operation gen command (generate aggregative interrupt) */\nstruct sdm_op_gen {\n\t__le32 command;\n#define SDM_OP_GEN_COMP_PARAM_MASK\t0xFFFF\n#define SDM_OP_GEN_COMP_PARAM_SHIFT\t0\n#define SDM_OP_GEN_COMP_TYPE_MASK\t0xF\n#define SDM_OP_GEN_COMP_TYPE_SHIFT\t16\n#define SDM_OP_GEN_RESERVED_MASK\t0xFFF\n#define SDM_OP_GEN_RESERVED_SHIFT\t20\n};\n\n/* Physical memory descriptor */\nstruct phys_mem_desc {\n\tdma_addr_t phys_addr;\n\tvoid *virt_addr;\n\tu32 size;\t\t/* In bytes */\n};\n\n/* Virtual memory descriptor */\nstruct virt_mem_desc {\n\tvoid *ptr;\n\tu32 size;\t\t/* In bytes */\n};\n\n/****************************************/\n/* Debug Tools HSI constants and macros */\n/****************************************/\n\nenum block_id {\n\tBLOCK_GRC,\n\tBLOCK_MISCS,\n\tBLOCK_MISC,\n\tBLOCK_DBU,\n\tBLOCK_PGLUE_B,\n\tBLOCK_CNIG,\n\tBLOCK_CPMU,\n\tBLOCK_NCSI,\n\tBLOCK_OPTE,\n\tBLOCK_BMB,\n\tBLOCK_PCIE,\n\tBLOCK_MCP,\n\tBLOCK_MCP2,\n\tBLOCK_PSWHST,\n\tBLOCK_PSWHST2,\n\tBLOCK_PSWRD,\n\tBLOCK_PSWRD2,\n\tBLOCK_PSWWR,\n\tBLOCK_PSWWR2,\n\tBLOCK_PSWRQ,\n\tBLOCK_PSWRQ2,\n\tBLOCK_PGLCS,\n\tBLOCK_DMAE,\n\tBLOCK_PTU,\n\tBLOCK_TCM,\n\tBLOCK_MCM,\n\tBLOCK_UCM,\n\tBLOCK_XCM,\n\tBLOCK_YCM,\n\tBLOCK_PCM,\n\tBLOCK_QM,\n\tBLOCK_TM,\n\tBLOCK_DORQ,\n\tBLOCK_BRB,\n\tBLOCK_SRC,\n\tBLOCK_PRS,\n\tBLOCK_TSDM,\n\tBLOCK_MSDM,\n\tBLOCK_USDM,\n\tBLOCK_XSDM,\n\tBLOCK_YSDM,\n\tBLOCK_PSDM,\n\tBLOCK_TSEM,\n\tBLOCK_MSEM,\n\tBLOCK_USEM,\n\tBLOCK_XSEM,\n\tBLOCK_YSEM,\n\tBLOCK_PSEM,\n\tBLOCK_RSS,\n\tBLOCK_TMLD,\n\tBLOCK_MULD,\n\tBLOCK_YULD,\n\tBLOCK_XYLD,\n\tBLOCK_PRM,\n\tBLOCK_PBF_PB1,\n\tBLOCK_PBF_PB2,\n\tBLOCK_RPB,\n\tBLOCK_BTB,\n\tBLOCK_PBF,\n\tBLOCK_RDIF,\n\tBLOCK_TDIF,\n\tBLOCK_CDU,\n\tBLOCK_CCFC,\n\tBLOCK_TCFC,\n\tBLOCK_IGU,\n\tBLOCK_CAU,\n\tBLOCK_UMAC,\n\tBLOCK_XMAC,\n\tBLOCK_MSTAT,\n\tBLOCK_DBG,\n\tBLOCK_NIG,\n\tBLOCK_WOL,\n\tBLOCK_BMBN,\n\tBLOCK_IPC,\n\tBLOCK_NWM,\n\tBLOCK_NWS,\n\tBLOCK_MS,\n\tBLOCK_PHY_PCIE,\n\tBLOCK_LED,\n\tBLOCK_AVS_WRAP,\n\tBLOCK_PXPREQBUS,\n\tBLOCK_BAR0_MAP,\n\tBLOCK_MCP_FIO,\n\tBLOCK_LAST_INIT,\n\tBLOCK_PRS_FC,\n\tBLOCK_PBF_FC,\n\tBLOCK_NIG_LB_FC,\n\tBLOCK_NIG_LB_FC_PLLH,\n\tBLOCK_NIG_TX_FC_PLLH,\n\tBLOCK_NIG_TX_FC,\n\tBLOCK_NIG_RX_FC_PLLH,\n\tBLOCK_NIG_RX_FC,\n\tMAX_BLOCK_ID\n};\n\n/* binary debug buffer types */\nenum bin_dbg_buffer_type {\n\tBIN_BUF_DBG_MODE_TREE,\n\tBIN_BUF_DBG_DUMP_REG,\n\tBIN_BUF_DBG_DUMP_MEM,\n\tBIN_BUF_DBG_IDLE_CHK_REGS,\n\tBIN_BUF_DBG_IDLE_CHK_IMMS,\n\tBIN_BUF_DBG_IDLE_CHK_RULES,\n\tBIN_BUF_DBG_IDLE_CHK_PARSING_DATA,\n\tBIN_BUF_DBG_ATTN_BLOCKS,\n\tBIN_BUF_DBG_ATTN_REGS,\n\tBIN_BUF_DBG_ATTN_INDEXES,\n\tBIN_BUF_DBG_ATTN_NAME_OFFSETS,\n\tBIN_BUF_DBG_BLOCKS,\n\tBIN_BUF_DBG_BLOCKS_CHIP_DATA,\n\tBIN_BUF_DBG_BUS_LINES,\n\tBIN_BUF_DBG_BLOCKS_USER_DATA,\n\tBIN_BUF_DBG_BLOCKS_CHIP_USER_DATA,\n\tBIN_BUF_DBG_BUS_LINE_NAME_OFFSETS,\n\tBIN_BUF_DBG_RESET_REGS,\n\tBIN_BUF_DBG_PARSING_STRINGS,\n\tMAX_BIN_DBG_BUFFER_TYPE\n};\n\n\n/* Attention bit mapping */\nstruct dbg_attn_bit_mapping {\n\tu16 data;\n#define DBG_ATTN_BIT_MAPPING_VAL_MASK\t\t\t0x7FFF\n#define DBG_ATTN_BIT_MAPPING_VAL_SHIFT\t\t\t0\n#define DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_MASK\t0x1\n#define DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_SHIFT\t15\n};\n\n/* Attention block per-type data */\nstruct dbg_attn_block_type_data {\n\tu16 names_offset;\n\tu16 reserved1;\n\tu8 num_regs;\n\tu8 reserved2;\n\tu16 regs_offset;\n\n};\n\n/* Block attentions */\nstruct dbg_attn_block {\n\tstruct dbg_attn_block_type_data per_type_data[2];\n};\n\n/* Attention register result */\nstruct dbg_attn_reg_result {\n\tu32 data;\n#define DBG_ATTN_REG_RESULT_STS_ADDRESS_MASK\t0xFFFFFF\n#define DBG_ATTN_REG_RESULT_STS_ADDRESS_SHIFT\t0\n#define DBG_ATTN_REG_RESULT_NUM_REG_ATTN_MASK\t0xFF\n#define DBG_ATTN_REG_RESULT_NUM_REG_ATTN_SHIFT\t24\n\tu16 block_attn_offset;\n\tu16 reserved;\n\tu32 sts_val;\n\tu32 mask_val;\n};\n\n/* Attention block result */\nstruct dbg_attn_block_result {\n\tu8 block_id;\n\tu8 data;\n#define DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_MASK\t0x3\n#define DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_SHIFT\t0\n#define DBG_ATTN_BLOCK_RESULT_NUM_REGS_MASK\t0x3F\n#define DBG_ATTN_BLOCK_RESULT_NUM_REGS_SHIFT\t2\n\tu16 names_offset;\n\tstruct dbg_attn_reg_result reg_results[15];\n};\n\n/* Mode header */\nstruct dbg_mode_hdr {\n\tu16 data;\n#define DBG_MODE_HDR_EVAL_MODE_MASK\t\t0x1\n#define DBG_MODE_HDR_EVAL_MODE_SHIFT\t\t0\n#define DBG_MODE_HDR_MODES_BUF_OFFSET_MASK\t0x7FFF\n#define DBG_MODE_HDR_MODES_BUF_OFFSET_SHIFT\t1\n};\n\n/* Attention register */\nstruct dbg_attn_reg {\n\tstruct dbg_mode_hdr mode;\n\tu16 block_attn_offset;\n\tu32 data;\n#define DBG_ATTN_REG_STS_ADDRESS_MASK\t0xFFFFFF\n#define DBG_ATTN_REG_STS_ADDRESS_SHIFT\t0\n#define DBG_ATTN_REG_NUM_REG_ATTN_MASK\t0xFF\n#define DBG_ATTN_REG_NUM_REG_ATTN_SHIFT 24\n\tu32 sts_clr_address;\n\tu32 mask_address;\n};\n\n/* Attention types */\nenum dbg_attn_type {\n\tATTN_TYPE_INTERRUPT,\n\tATTN_TYPE_PARITY,\n\tMAX_DBG_ATTN_TYPE\n};\n\n/* Block debug data */\nstruct dbg_block {\n\tu8 name[15];\n\tu8 associated_storm_letter;\n};\n\n/* Chip-specific block debug data */\nstruct dbg_block_chip {\n\tu8 flags;\n#define DBG_BLOCK_CHIP_IS_REMOVED_MASK\t\t 0x1\n#define DBG_BLOCK_CHIP_IS_REMOVED_SHIFT\t\t 0\n#define DBG_BLOCK_CHIP_HAS_RESET_REG_MASK\t 0x1\n#define DBG_BLOCK_CHIP_HAS_RESET_REG_SHIFT\t 1\n#define DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP_MASK  0x1\n#define DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP_SHIFT 2\n#define DBG_BLOCK_CHIP_HAS_DBG_BUS_MASK\t\t 0x1\n#define DBG_BLOCK_CHIP_HAS_DBG_BUS_SHIFT\t 3\n#define DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS_MASK\t 0x1\n#define DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS_SHIFT  4\n#define DBG_BLOCK_CHIP_RESERVED0_MASK\t\t 0x7\n#define DBG_BLOCK_CHIP_RESERVED0_SHIFT\t\t 5\n\tu8 dbg_client_id;\n\tu8 reset_reg_id;\n\tu8 reset_reg_bit_offset;\n\tstruct dbg_mode_hdr dbg_bus_mode;\n\tu16 reserved1;\n\tu8 reserved2;\n\tu8 num_of_dbg_bus_lines;\n\tu16 dbg_bus_lines_offset;\n\tu32 dbg_select_reg_addr;\n\tu32 dbg_dword_enable_reg_addr;\n\tu32 dbg_shift_reg_addr;\n\tu32 dbg_force_valid_reg_addr;\n\tu32 dbg_force_frame_reg_addr;\n};\n\n/* Chip-specific block user debug data */\nstruct dbg_block_chip_user {\n\tu8 num_of_dbg_bus_lines;\n\tu8 has_latency_events;\n\tu16 names_offset;\n};\n\n/* Block user debug data */\nstruct dbg_block_user {\n\tu8 name[16];\n};\n\n/* Block Debug line data */\nstruct dbg_bus_line {\n\tu8 data;\n#define DBG_BUS_LINE_NUM_OF_GROUPS_MASK\t\t0xF\n#define DBG_BUS_LINE_NUM_OF_GROUPS_SHIFT\t0\n#define DBG_BUS_LINE_IS_256B_MASK\t\t0x1\n#define DBG_BUS_LINE_IS_256B_SHIFT\t\t4\n#define DBG_BUS_LINE_RESERVED_MASK\t\t0x7\n#define DBG_BUS_LINE_RESERVED_SHIFT\t\t5\n\tu8 group_sizes;\n};\n\n/* Condition header for registers dump */\nstruct dbg_dump_cond_hdr {\n\tstruct dbg_mode_hdr mode; /* Mode header */\n\tu8 block_id; /* block ID */\n\tu8 data_size; /* size in dwords of the data following this header */\n};\n\n/* Memory data for registers dump */\nstruct dbg_dump_mem {\n\tu32 dword0;\n#define DBG_DUMP_MEM_ADDRESS_MASK\t0xFFFFFF\n#define DBG_DUMP_MEM_ADDRESS_SHIFT\t0\n#define DBG_DUMP_MEM_MEM_GROUP_ID_MASK\t0xFF\n#define DBG_DUMP_MEM_MEM_GROUP_ID_SHIFT\t24\n\tu32 dword1;\n#define DBG_DUMP_MEM_LENGTH_MASK\t0xFFFFFF\n#define DBG_DUMP_MEM_LENGTH_SHIFT\t0\n#define DBG_DUMP_MEM_WIDE_BUS_MASK\t0x1\n#define DBG_DUMP_MEM_WIDE_BUS_SHIFT\t24\n#define DBG_DUMP_MEM_RESERVED_MASK\t0x7F\n#define DBG_DUMP_MEM_RESERVED_SHIFT\t25\n};\n\n/* Register data for registers dump */\nstruct dbg_dump_reg {\n\tu32 data;\n#define DBG_DUMP_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_DUMP_REG_ADDRESS_SHIFT\t0\n#define DBG_DUMP_REG_WIDE_BUS_MASK\t0x1\n#define DBG_DUMP_REG_WIDE_BUS_SHIFT\t23\n#define DBG_DUMP_REG_LENGTH_MASK\t0xFF\n#define DBG_DUMP_REG_LENGTH_SHIFT\t24\n};\n\n/* Split header for registers dump */\nstruct dbg_dump_split_hdr {\n\tu32 hdr;\n#define DBG_DUMP_SPLIT_HDR_DATA_SIZE_MASK\t0xFFFFFF\n#define DBG_DUMP_SPLIT_HDR_DATA_SIZE_SHIFT\t0\n#define DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_MASK\t0xFF\n#define DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_SHIFT\t24\n};\n\n/* Condition header for idle check */\nstruct dbg_idle_chk_cond_hdr {\n\tstruct dbg_mode_hdr mode; /* Mode header */\n\tu16 data_size; /* size in dwords of the data following this header */\n};\n\n/* Idle Check condition register */\nstruct dbg_idle_chk_cond_reg {\n\tu32 data;\n#define DBG_IDLE_CHK_COND_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_IDLE_CHK_COND_REG_ADDRESS_SHIFT\t0\n#define DBG_IDLE_CHK_COND_REG_WIDE_BUS_MASK\t0x1\n#define DBG_IDLE_CHK_COND_REG_WIDE_BUS_SHIFT\t23\n#define DBG_IDLE_CHK_COND_REG_BLOCK_ID_MASK\t0xFF\n#define DBG_IDLE_CHK_COND_REG_BLOCK_ID_SHIFT\t24\n\tu16 num_entries;\n\tu8 entry_size;\n\tu8 start_entry;\n};\n\n/* Idle Check info register */\nstruct dbg_idle_chk_info_reg {\n\tu32 data;\n#define DBG_IDLE_CHK_INFO_REG_ADDRESS_MASK\t0x7FFFFF\n#define DBG_IDLE_CHK_INFO_REG_ADDRESS_SHIFT\t0\n#define DBG_IDLE_CHK_INFO_REG_WIDE_BUS_MASK\t0x1\n#define DBG_IDLE_CHK_INFO_REG_WIDE_BUS_SHIFT\t23\n#define DBG_IDLE_CHK_INFO_REG_BLOCK_ID_MASK\t0xFF\n#define DBG_IDLE_CHK_INFO_REG_BLOCK_ID_SHIFT\t24\n\tu16 size; /* register size in dwords */\n\tstruct dbg_mode_hdr mode; /* Mode header */\n};\n\n/* Idle Check register */\nunion dbg_idle_chk_reg {\n\tstruct dbg_idle_chk_cond_reg cond_reg; /* condition register */\n\tstruct dbg_idle_chk_info_reg info_reg; /* info register */\n};\n\n/* Idle Check result header */\nstruct dbg_idle_chk_result_hdr {\n\tu16 rule_id; /* Failing rule index */\n\tu16 mem_entry_id; /* Failing memory entry index */\n\tu8 num_dumped_cond_regs; /* number of dumped condition registers */\n\tu8 num_dumped_info_regs; /* number of dumped condition registers */\n\tu8 severity; /* from dbg_idle_chk_severity_types enum */\n\tu8 reserved;\n};\n\n/* Idle Check result register header */\nstruct dbg_idle_chk_result_reg_hdr {\n\tu8 data;\n#define DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_MASK  0x1\n#define DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_SHIFT 0\n#define DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_MASK  0x7F\n#define DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_SHIFT 1\n\tu8 start_entry; /* index of the first checked entry */\n\tu16 size; /* register size in dwords */\n};\n\n/* Idle Check rule */\nstruct dbg_idle_chk_rule {\n\tu16 rule_id; /* Idle Check rule ID */\n\tu8 severity; /* value from dbg_idle_chk_severity_types enum */\n\tu8 cond_id; /* Condition ID */\n\tu8 num_cond_regs; /* number of condition registers */\n\tu8 num_info_regs; /* number of info registers */\n\tu8 num_imms; /* number of immediates in the condition */\n\tu8 reserved1;\n\tu16 reg_offset; /* offset of this rules registers in the idle check\n\t\t\t * register array (in dbg_idle_chk_reg units).\n\t\t\t */\n\tu16 imm_offset; /* offset of this rules immediate values in the\n\t\t\t * immediate values array (in dwords).\n\t\t\t */\n};\n\n/* Idle Check rule parsing data */\nstruct dbg_idle_chk_rule_parsing_data {\n\tu32 data;\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_MASK\t0x1\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_SHIFT\t0\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_MASK\t0x7FFFFFFF\n#define DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_SHIFT\t1\n};\n\n/* Idle check severity types */\nenum dbg_idle_chk_severity_types {\n\t/* idle check failure should cause an error */\n\tIDLE_CHK_SEVERITY_ERROR,\n\t/* idle check failure should cause an error only if theres no traffic */\n\tIDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC,\n\t/* idle check failure should cause a warning */\n\tIDLE_CHK_SEVERITY_WARNING,\n\tMAX_DBG_IDLE_CHK_SEVERITY_TYPES\n};\n\n/* Reset register */\nstruct dbg_reset_reg {\n\tu32 data;\n#define DBG_RESET_REG_ADDR_MASK        0xFFFFFF\n#define DBG_RESET_REG_ADDR_SHIFT       0\n#define DBG_RESET_REG_IS_REMOVED_MASK  0x1\n#define DBG_RESET_REG_IS_REMOVED_SHIFT 24\n#define DBG_RESET_REG_RESERVED_MASK    0x7F\n#define DBG_RESET_REG_RESERVED_SHIFT   25\n};\n\n/* Debug Bus block data */\nstruct dbg_bus_block_data {\n\tu8 enable_mask;\n\tu8 right_shift;\n\tu8 force_valid_mask;\n\tu8 force_frame_mask;\n\tu8 dword_mask;\n\tu8 line_num;\n\tu8 hw_id;\n\tu8 flags;\n#define DBG_BUS_BLOCK_DATA_IS_256B_LINE_MASK  0x1\n#define DBG_BUS_BLOCK_DATA_IS_256B_LINE_SHIFT 0\n#define DBG_BUS_BLOCK_DATA_RESERVED_MASK      0x7F\n#define DBG_BUS_BLOCK_DATA_RESERVED_SHIFT     1\n};\n\nenum dbg_bus_clients {\n\tDBG_BUS_CLIENT_RBCN,\n\tDBG_BUS_CLIENT_RBCP,\n\tDBG_BUS_CLIENT_RBCR,\n\tDBG_BUS_CLIENT_RBCT,\n\tDBG_BUS_CLIENT_RBCU,\n\tDBG_BUS_CLIENT_RBCF,\n\tDBG_BUS_CLIENT_RBCX,\n\tDBG_BUS_CLIENT_RBCS,\n\tDBG_BUS_CLIENT_RBCH,\n\tDBG_BUS_CLIENT_RBCZ,\n\tDBG_BUS_CLIENT_OTHER_ENGINE,\n\tDBG_BUS_CLIENT_TIMESTAMP,\n\tDBG_BUS_CLIENT_CPU,\n\tDBG_BUS_CLIENT_RBCY,\n\tDBG_BUS_CLIENT_RBCQ,\n\tDBG_BUS_CLIENT_RBCM,\n\tDBG_BUS_CLIENT_RBCB,\n\tDBG_BUS_CLIENT_RBCW,\n\tDBG_BUS_CLIENT_RBCV,\n\tMAX_DBG_BUS_CLIENTS\n};\n\n/* Debug Bus constraint operation types */\nenum dbg_bus_constraint_ops {\n\tDBG_BUS_CONSTRAINT_OP_EQ,\n\tDBG_BUS_CONSTRAINT_OP_NE,\n\tDBG_BUS_CONSTRAINT_OP_LT,\n\tDBG_BUS_CONSTRAINT_OP_LTC,\n\tDBG_BUS_CONSTRAINT_OP_LE,\n\tDBG_BUS_CONSTRAINT_OP_LEC,\n\tDBG_BUS_CONSTRAINT_OP_GT,\n\tDBG_BUS_CONSTRAINT_OP_GTC,\n\tDBG_BUS_CONSTRAINT_OP_GE,\n\tDBG_BUS_CONSTRAINT_OP_GEC,\n\tMAX_DBG_BUS_CONSTRAINT_OPS\n};\n\n/* Debug Bus trigger state data */\nstruct dbg_bus_trigger_state_data {\n\tu8 msg_len;\n\tu8 constraint_dword_mask;\n\tu8 storm_id;\n\tu8 reserved;\n};\n\n/* Debug Bus memory address */\nstruct dbg_bus_mem_addr {\n\tu32 lo;\n\tu32 hi;\n};\n\n/* Debug Bus PCI buffer data */\nstruct dbg_bus_pci_buf_data {\n\tstruct dbg_bus_mem_addr phys_addr; /* PCI buffer physical address */\n\tstruct dbg_bus_mem_addr virt_addr; /* PCI buffer virtual address */\n\tu32 size; /* PCI buffer size in bytes */\n};\n\n/* Debug Bus Storm EID range filter params */\nstruct dbg_bus_storm_eid_range_params {\n\tu8 min; /* Minimal event ID to filter on */\n\tu8 max; /* Maximal event ID to filter on */\n};\n\n/* Debug Bus Storm EID mask filter params */\nstruct dbg_bus_storm_eid_mask_params {\n\tu8 val; /* Event ID value */\n\tu8 mask; /* Event ID mask. 1s in the mask = dont care bits. */\n};\n\n/* Debug Bus Storm EID filter params */\nunion dbg_bus_storm_eid_params {\n\tstruct dbg_bus_storm_eid_range_params range;\n\tstruct dbg_bus_storm_eid_mask_params mask;\n};\n\n/* Debug Bus Storm data */\nstruct dbg_bus_storm_data {\n\tu8 enabled;\n\tu8 mode;\n\tu8 hw_id;\n\tu8 eid_filter_en;\n\tu8 eid_range_not_mask;\n\tu8 cid_filter_en;\n\tunion dbg_bus_storm_eid_params eid_filter_params;\n\tu32 cid;\n};\n\n/* Debug Bus data */\nstruct dbg_bus_data {\n\tu32 app_version;\n\tu8 state;\n\tu8 mode_256b_en;\n\tu8 num_enabled_blocks;\n\tu8 num_enabled_storms;\n\tu8 target;\n\tu8 one_shot_en;\n\tu8 grc_input_en;\n\tu8 timestamp_input_en;\n\tu8 filter_en;\n\tu8 adding_filter;\n\tu8 filter_pre_trigger;\n\tu8 filter_post_trigger;\n\tu8 trigger_en;\n\tu8 filter_constraint_dword_mask;\n\tu8 next_trigger_state;\n\tu8 next_constraint_id;\n\tstruct dbg_bus_trigger_state_data trigger_states[3];\n\tu8 filter_msg_len;\n\tu8 rcv_from_other_engine;\n\tu8 blocks_dword_mask;\n\tu8 blocks_dword_overlap;\n\tu32 hw_id_mask;\n\tstruct dbg_bus_pci_buf_data pci_buf;\n\tstruct dbg_bus_block_data blocks[132];\n\tstruct dbg_bus_storm_data storms[6];\n};\n\n/* Debug bus states */\nenum dbg_bus_states {\n\tDBG_BUS_STATE_IDLE,\n\tDBG_BUS_STATE_READY,\n\tDBG_BUS_STATE_RECORDING,\n\tDBG_BUS_STATE_STOPPED,\n\tMAX_DBG_BUS_STATES\n};\n\n/* Debug Bus Storm modes */\nenum dbg_bus_storm_modes {\n\tDBG_BUS_STORM_MODE_PRINTF,\n\tDBG_BUS_STORM_MODE_PRAM_ADDR,\n\tDBG_BUS_STORM_MODE_DRA_RW,\n\tDBG_BUS_STORM_MODE_DRA_W,\n\tDBG_BUS_STORM_MODE_LD_ST_ADDR,\n\tDBG_BUS_STORM_MODE_DRA_FSM,\n\tDBG_BUS_STORM_MODE_FAST_DBGMUX,\n\tDBG_BUS_STORM_MODE_RH,\n\tDBG_BUS_STORM_MODE_RH_WITH_STORE,\n\tDBG_BUS_STORM_MODE_FOC,\n\tDBG_BUS_STORM_MODE_EXT_STORE,\n\tMAX_DBG_BUS_STORM_MODES\n};\n\n/* Debug bus target IDs */\nenum dbg_bus_targets {\n\tDBG_BUS_TARGET_ID_INT_BUF,\n\tDBG_BUS_TARGET_ID_NIG,\n\tDBG_BUS_TARGET_ID_PCI,\n\tMAX_DBG_BUS_TARGETS\n};\n\n/* GRC Dump data */\nstruct dbg_grc_data {\n\tu8 params_initialized;\n\tu8 reserved1;\n\tu16 reserved2;\n\tu32 param_val[48];\n};\n\n/* Debug GRC params */\nenum dbg_grc_params {\n\tDBG_GRC_PARAM_DUMP_TSTORM,\n\tDBG_GRC_PARAM_DUMP_MSTORM,\n\tDBG_GRC_PARAM_DUMP_USTORM,\n\tDBG_GRC_PARAM_DUMP_XSTORM,\n\tDBG_GRC_PARAM_DUMP_YSTORM,\n\tDBG_GRC_PARAM_DUMP_PSTORM,\n\tDBG_GRC_PARAM_DUMP_REGS,\n\tDBG_GRC_PARAM_DUMP_RAM,\n\tDBG_GRC_PARAM_DUMP_PBUF,\n\tDBG_GRC_PARAM_DUMP_IOR,\n\tDBG_GRC_PARAM_DUMP_VFC,\n\tDBG_GRC_PARAM_DUMP_CM_CTX,\n\tDBG_GRC_PARAM_DUMP_PXP,\n\tDBG_GRC_PARAM_DUMP_RSS,\n\tDBG_GRC_PARAM_DUMP_CAU,\n\tDBG_GRC_PARAM_DUMP_QM,\n\tDBG_GRC_PARAM_DUMP_MCP,\n\tDBG_GRC_PARAM_DUMP_DORQ,\n\tDBG_GRC_PARAM_DUMP_CFC,\n\tDBG_GRC_PARAM_DUMP_IGU,\n\tDBG_GRC_PARAM_DUMP_BRB,\n\tDBG_GRC_PARAM_DUMP_BTB,\n\tDBG_GRC_PARAM_DUMP_BMB,\n\tDBG_GRC_PARAM_RESERVD1,\n\tDBG_GRC_PARAM_DUMP_MULD,\n\tDBG_GRC_PARAM_DUMP_PRS,\n\tDBG_GRC_PARAM_DUMP_DMAE,\n\tDBG_GRC_PARAM_DUMP_TM,\n\tDBG_GRC_PARAM_DUMP_SDM,\n\tDBG_GRC_PARAM_DUMP_DIF,\n\tDBG_GRC_PARAM_DUMP_STATIC,\n\tDBG_GRC_PARAM_UNSTALL,\n\tDBG_GRC_PARAM_RESERVED2,\n\tDBG_GRC_PARAM_MCP_TRACE_META_SIZE,\n\tDBG_GRC_PARAM_EXCLUDE_ALL,\n\tDBG_GRC_PARAM_CRASH,\n\tDBG_GRC_PARAM_PARITY_SAFE,\n\tDBG_GRC_PARAM_DUMP_CM,\n\tDBG_GRC_PARAM_DUMP_PHY,\n\tDBG_GRC_PARAM_NO_MCP,\n\tDBG_GRC_PARAM_NO_FW_VER,\n\tDBG_GRC_PARAM_RESERVED3,\n\tDBG_GRC_PARAM_DUMP_MCP_HW_DUMP,\n\tDBG_GRC_PARAM_DUMP_ILT_CDUC,\n\tDBG_GRC_PARAM_DUMP_ILT_CDUT,\n\tDBG_GRC_PARAM_DUMP_CAU_EXT,\n\tMAX_DBG_GRC_PARAMS\n};\n\n/* Debug status codes */\nenum dbg_status {\n\tDBG_STATUS_OK,\n\tDBG_STATUS_APP_VERSION_NOT_SET,\n\tDBG_STATUS_UNSUPPORTED_APP_VERSION,\n\tDBG_STATUS_DBG_BLOCK_NOT_RESET,\n\tDBG_STATUS_INVALID_ARGS,\n\tDBG_STATUS_OUTPUT_ALREADY_SET,\n\tDBG_STATUS_INVALID_PCI_BUF_SIZE,\n\tDBG_STATUS_PCI_BUF_ALLOC_FAILED,\n\tDBG_STATUS_PCI_BUF_NOT_ALLOCATED,\n\tDBG_STATUS_INVALID_FILTER_TRIGGER_DWORDS,\n\tDBG_STATUS_NO_MATCHING_FRAMING_MODE,\n\tDBG_STATUS_VFC_READ_ERROR,\n\tDBG_STATUS_STORM_ALREADY_ENABLED,\n\tDBG_STATUS_STORM_NOT_ENABLED,\n\tDBG_STATUS_BLOCK_ALREADY_ENABLED,\n\tDBG_STATUS_BLOCK_NOT_ENABLED,\n\tDBG_STATUS_NO_INPUT_ENABLED,\n\tDBG_STATUS_NO_FILTER_TRIGGER_256B,\n\tDBG_STATUS_FILTER_ALREADY_ENABLED,\n\tDBG_STATUS_TRIGGER_ALREADY_ENABLED,\n\tDBG_STATUS_TRIGGER_NOT_ENABLED,\n\tDBG_STATUS_CANT_ADD_CONSTRAINT,\n\tDBG_STATUS_TOO_MANY_TRIGGER_STATES,\n\tDBG_STATUS_TOO_MANY_CONSTRAINTS,\n\tDBG_STATUS_RECORDING_NOT_STARTED,\n\tDBG_STATUS_DATA_DIDNT_TRIGGER,\n\tDBG_STATUS_NO_DATA_RECORDED,\n\tDBG_STATUS_DUMP_BUF_TOO_SMALL,\n\tDBG_STATUS_DUMP_NOT_CHUNK_ALIGNED,\n\tDBG_STATUS_UNKNOWN_CHIP,\n\tDBG_STATUS_VIRT_MEM_ALLOC_FAILED,\n\tDBG_STATUS_BLOCK_IN_RESET,\n\tDBG_STATUS_INVALID_TRACE_SIGNATURE,\n\tDBG_STATUS_INVALID_NVRAM_BUNDLE,\n\tDBG_STATUS_NVRAM_GET_IMAGE_FAILED,\n\tDBG_STATUS_NON_ALIGNED_NVRAM_IMAGE,\n\tDBG_STATUS_NVRAM_READ_FAILED,\n\tDBG_STATUS_IDLE_CHK_PARSE_FAILED,\n\tDBG_STATUS_MCP_TRACE_BAD_DATA,\n\tDBG_STATUS_MCP_TRACE_NO_META,\n\tDBG_STATUS_MCP_COULD_NOT_HALT,\n\tDBG_STATUS_MCP_COULD_NOT_RESUME,\n\tDBG_STATUS_RESERVED0,\n\tDBG_STATUS_SEMI_FIFO_NOT_EMPTY,\n\tDBG_STATUS_IGU_FIFO_BAD_DATA,\n\tDBG_STATUS_MCP_COULD_NOT_MASK_PRTY,\n\tDBG_STATUS_FW_ASSERTS_PARSE_FAILED,\n\tDBG_STATUS_REG_FIFO_BAD_DATA,\n\tDBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA,\n\tDBG_STATUS_DBG_ARRAY_NOT_SET,\n\tDBG_STATUS_RESERVED1,\n\tDBG_STATUS_NON_MATCHING_LINES,\n\tDBG_STATUS_INSUFFICIENT_HW_IDS,\n\tDBG_STATUS_DBG_BUS_IN_USE,\n\tDBG_STATUS_INVALID_STORM_DBG_MODE,\n\tDBG_STATUS_OTHER_ENGINE_BB_ONLY,\n\tDBG_STATUS_FILTER_SINGLE_HW_ID,\n\tDBG_STATUS_TRIGGER_SINGLE_HW_ID,\n\tDBG_STATUS_MISSING_TRIGGER_STATE_STORM,\n\tMAX_DBG_STATUS\n};\n\n/* Debug Storms IDs */\nenum dbg_storms {\n\tDBG_TSTORM_ID,\n\tDBG_MSTORM_ID,\n\tDBG_USTORM_ID,\n\tDBG_XSTORM_ID,\n\tDBG_YSTORM_ID,\n\tDBG_PSTORM_ID,\n\tMAX_DBG_STORMS\n};\n\n/* Idle Check data */\nstruct idle_chk_data {\n\tu32 buf_size;\n\tu8 buf_size_set;\n\tu8 reserved1;\n\tu16 reserved2;\n};\n\nstruct pretend_params {\n\tu8 split_type;\n\tu8 reserved;\n\tu16 split_id;\n};\n\n/* Debug Tools data (per HW function)\n */\nstruct dbg_tools_data {\n\tstruct dbg_grc_data grc;\n\tstruct dbg_bus_data bus;\n\tstruct idle_chk_data idle_chk;\n\tu8 mode_enable[40];\n\tu8 block_in_reset[132];\n\tu8 chip_id;\n\tu8 hw_type;\n\tu8 num_ports;\n\tu8 num_pfs_per_port;\n\tu8 num_vfs;\n\tu8 initialized;\n\tu8 use_dmae;\n\tu8 reserved;\n\tstruct pretend_params pretend;\n\tu32 num_regs_read;\n};\n\n/* ILT Clients */\nenum ilt_clients {\n\tILT_CLI_CDUC,\n\tILT_CLI_CDUT,\n\tILT_CLI_QM,\n\tILT_CLI_TM,\n\tILT_CLI_SRC,\n\tILT_CLI_TSDM,\n\tILT_CLI_RGFS,\n\tILT_CLI_TGFS,\n\tMAX_ILT_CLIENTS\n};\n\n/********************************/\n/* HSI Init Functions constants */\n/********************************/\n\n/* Number of VLAN priorities */\n#define NUM_OF_VLAN_PRIORITIES\t8\n\n/* BRB RAM init requirements */\nstruct init_brb_ram_req {\n\tu32 guranteed_per_tc;\n\tu32 headroom_per_tc;\n\tu32 min_pkt_size;\n\tu32 max_ports_per_engine;\n\tu8 num_active_tcs[MAX_NUM_PORTS];\n};\n\n/* ETS per-TC init requirements */\nstruct init_ets_tc_req {\n\tu8 use_sp;\n\tu8 use_wfq;\n\tu16 weight;\n};\n\n/* ETS init requirements */\nstruct init_ets_req {\n\tu32 mtu;\n\tstruct init_ets_tc_req tc_req[NUM_OF_TCS];\n};\n\n/* NIG LB RL init requirements */\nstruct init_nig_lb_rl_req {\n\tu16 lb_mac_rate;\n\tu16 lb_rate;\n\tu32 mtu;\n\tu16 tc_rate[NUM_OF_PHYS_TCS];\n};\n\n/* NIG TC mapping for each priority */\nstruct init_nig_pri_tc_map_entry {\n\tu8 tc_id;\n\tu8 valid;\n};\n\n/* NIG priority to TC map init requirements */\nstruct init_nig_pri_tc_map_req {\n\tstruct init_nig_pri_tc_map_entry pri[NUM_OF_VLAN_PRIORITIES];\n};\n\n/* QM per global RL init parameters */\nstruct init_qm_global_rl_params {\n\tu32 rate_limit;\n};\n\n/* QM per-port init parameters */\nstruct init_qm_port_params {\n\tu16 active_phys_tcs;\n\tu16 num_pbf_cmd_lines;\n\tu16 num_btb_blocks;\n\tu8 active;\n\tu8 reserved;\n};\n\n/* QM per-PQ init parameters */\nstruct init_qm_pq_params {\n\tu8 vport_id;\n\tu8 tc_id;\n\tu8 wrr_group;\n\tu8 rl_valid;\n\tu16 rl_id;\n\tu8 port_id;\n\tu8 reserved;\n};\n\n/* QM per-vport init parameters */\nstruct init_qm_vport_params {\n\tu16 wfq;\n\tu16 first_tx_pq_id[NUM_OF_TCS];\n};\n\n/**************************************/\n/* Init Tool HSI constants and macros */\n/**************************************/\n\n/* Width of GRC address in bits (addresses are specified in dwords) */\n#define GRC_ADDR_BITS\t23\n#define MAX_GRC_ADDR\t(BIT(GRC_ADDR_BITS) - 1)\n\n/* indicates an init that should be applied to any phase ID */\n#define ANY_PHASE_ID\t0xffff\n\n/* Max size in dwords of a zipped array */\n#define MAX_ZIPPED_SIZE\t8192\nenum chip_ids {\n\tCHIP_BB,\n\tCHIP_K2,\n\tMAX_CHIP_IDS\n};\n\nstruct fw_asserts_ram_section {\n\t__le16 section_ram_line_offset;\n\t__le16 section_ram_line_size;\n\tu8 list_dword_offset;\n\tu8 list_element_dword_size;\n\tu8 list_num_elements;\n\tu8 list_next_index_dword_offset;\n};\n\nstruct fw_ver_num {\n\tu8 major;\n\tu8 minor;\n\tu8 rev;\n\tu8 eng;\n};\n\nstruct fw_ver_info {\n\t__le16 tools_ver;\n\tu8 image_id;\n\tu8 reserved1;\n\tstruct fw_ver_num num;\n\t__le32 timestamp;\n\t__le32 reserved2;\n};\n\nstruct fw_info {\n\tstruct fw_ver_info ver;\n\tstruct fw_asserts_ram_section fw_asserts_section;\n};\n\nstruct fw_info_location {\n\t__le32 grc_addr;\n\t__le32 size;\n};\n\nenum init_modes {\n\tMODE_RESERVED,\n\tMODE_BB,\n\tMODE_K2,\n\tMODE_ASIC,\n\tMODE_RESERVED2,\n\tMODE_RESERVED3,\n\tMODE_RESERVED4,\n\tMODE_RESERVED5,\n\tMODE_SF,\n\tMODE_MF_SD,\n\tMODE_MF_SI,\n\tMODE_PORTS_PER_ENG_1,\n\tMODE_PORTS_PER_ENG_2,\n\tMODE_PORTS_PER_ENG_4,\n\tMODE_100G,\n\tMODE_RESERVED6,\n\tMODE_RESERVED7,\n\tMAX_INIT_MODES\n};\n\nenum init_phases {\n\tPHASE_ENGINE,\n\tPHASE_PORT,\n\tPHASE_PF,\n\tPHASE_VF,\n\tPHASE_QM_PF,\n\tMAX_INIT_PHASES\n};\n\nenum init_split_types {\n\tSPLIT_TYPE_NONE,\n\tSPLIT_TYPE_PORT,\n\tSPLIT_TYPE_PF,\n\tSPLIT_TYPE_PORT_PF,\n\tSPLIT_TYPE_VF,\n\tMAX_INIT_SPLIT_TYPES\n};\n\n/* Binary buffer header */\nstruct bin_buffer_hdr {\n\tu32 offset;\n\tu32 length;\n};\n\n/* Binary init buffer types */\nenum bin_init_buffer_type {\n\tBIN_BUF_INIT_FW_VER_INFO,\n\tBIN_BUF_INIT_CMD,\n\tBIN_BUF_INIT_VAL,\n\tBIN_BUF_INIT_MODE_TREE,\n\tBIN_BUF_INIT_IRO,\n\tBIN_BUF_INIT_OVERLAYS,\n\tMAX_BIN_INIT_BUFFER_TYPE\n};\n\n/* FW overlay buffer header */\nstruct fw_overlay_buf_hdr {\n\tu32 data;\n#define FW_OVERLAY_BUF_HDR_STORM_ID_MASK  0xFF\n#define FW_OVERLAY_BUF_HDR_STORM_ID_SHIFT 0\n#define FW_OVERLAY_BUF_HDR_BUF_SIZE_MASK  0xFFFFFF\n#define FW_OVERLAY_BUF_HDR_BUF_SIZE_SHIFT 8\n};\n\n/* init array header: raw */\nstruct init_array_raw_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_RAW_HDR_TYPE_MASK\t\t\t0xF\n#define INIT_ARRAY_RAW_HDR_TYPE_SHIFT\t\t\t0\n#define INIT_ARRAY_RAW_HDR_PARAMS_MASK\t\t\t0xFFFFFFF\n#define INIT_ARRAY_RAW_HDR_PARAMS_SHIFT\t\t\t4\n};\n\n/* init array header: standard */\nstruct init_array_standard_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_STANDARD_HDR_TYPE_MASK\t\t0xF\n#define INIT_ARRAY_STANDARD_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_STANDARD_HDR_SIZE_MASK\t\t0xFFFFFFF\n#define INIT_ARRAY_STANDARD_HDR_SIZE_SHIFT\t\t4\n};\n\n/* init array header: zipped */\nstruct init_array_zipped_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_ZIPPED_HDR_TYPE_MASK\t\t\t0xF\n#define INIT_ARRAY_ZIPPED_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_MASK\t\t0xFFFFFFF\n#define INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_SHIFT\t\t4\n};\n\n/* init array header: pattern */\nstruct init_array_pattern_hdr {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_ARRAY_PATTERN_HDR_TYPE_MASK\t\t0xF\n#define INIT_ARRAY_PATTERN_HDR_TYPE_SHIFT\t\t0\n#define INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_MASK\t0xF\n#define INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_SHIFT\t4\n#define INIT_ARRAY_PATTERN_HDR_REPETITIONS_MASK\t\t0xFFFFFF\n#define INIT_ARRAY_PATTERN_HDR_REPETITIONS_SHIFT\t8\n};\n\n/* init array header union */\nunion init_array_hdr {\n\tstruct init_array_raw_hdr\t\t\traw;\n\tstruct init_array_standard_hdr\t\t\tstandard;\n\tstruct init_array_zipped_hdr\t\t\tzipped;\n\tstruct init_array_pattern_hdr\t\t\tpattern;\n};\n\n/* init array types */\nenum init_array_types {\n\tINIT_ARR_STANDARD,\n\tINIT_ARR_ZIPPED,\n\tINIT_ARR_PATTERN,\n\tMAX_INIT_ARRAY_TYPES\n};\n\n/* init operation: callback */\nstruct init_callback_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_CALLBACK_OP_OP_MASK\t\t\t0xF\n#define INIT_CALLBACK_OP_OP_SHIFT\t\t\t0\n#define INIT_CALLBACK_OP_RESERVED_MASK\t\t\t0xFFFFFFF\n#define INIT_CALLBACK_OP_RESERVED_SHIFT\t\t\t4\n\t__le16\t\t\t\t\t\tcallback_id;\n\t__le16\t\t\t\t\t\tblock_id;\n};\n\n/* init operation: delay */\nstruct init_delay_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_DELAY_OP_OP_MASK\t\t\t\t0xF\n#define INIT_DELAY_OP_OP_SHIFT\t\t\t\t0\n#define INIT_DELAY_OP_RESERVED_MASK\t\t\t0xFFFFFFF\n#define INIT_DELAY_OP_RESERVED_SHIFT\t\t\t4\n\t__le32\t\t\t\t\t\tdelay;\n};\n\n/* init operation: if_mode */\nstruct init_if_mode_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_IF_MODE_OP_OP_MASK\t\t\t\t0xF\n#define INIT_IF_MODE_OP_OP_SHIFT\t\t\t0\n#define INIT_IF_MODE_OP_RESERVED1_MASK\t\t\t0xFFF\n#define INIT_IF_MODE_OP_RESERVED1_SHIFT\t\t\t4\n#define INIT_IF_MODE_OP_CMD_OFFSET_MASK\t\t\t0xFFFF\n#define INIT_IF_MODE_OP_CMD_OFFSET_SHIFT\t\t16\n\t__le16\t\t\t\t\t\treserved2;\n\t__le16\t\t\t\t\t\tmodes_buf_offset;\n};\n\n/* init operation: if_phase */\nstruct init_if_phase_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_IF_PHASE_OP_OP_MASK\t\t\t0xF\n#define INIT_IF_PHASE_OP_OP_SHIFT\t\t\t0\n#define INIT_IF_PHASE_OP_RESERVED1_MASK\t\t\t0xFFF\n#define INIT_IF_PHASE_OP_RESERVED1_SHIFT\t\t4\n#define INIT_IF_PHASE_OP_CMD_OFFSET_MASK\t\t0xFFFF\n#define INIT_IF_PHASE_OP_CMD_OFFSET_SHIFT\t\t16\n\t__le32\t\t\t\t\t\tphase_data;\n#define INIT_IF_PHASE_OP_PHASE_MASK\t\t\t0xFF\n#define INIT_IF_PHASE_OP_PHASE_SHIFT\t\t\t0\n#define INIT_IF_PHASE_OP_RESERVED2_MASK\t\t\t0xFF\n#define INIT_IF_PHASE_OP_RESERVED2_SHIFT\t\t8\n#define INIT_IF_PHASE_OP_PHASE_ID_MASK\t\t\t0xFFFF\n#define INIT_IF_PHASE_OP_PHASE_ID_SHIFT\t\t\t16\n};\n\n/* init mode operators */\nenum init_mode_ops {\n\tINIT_MODE_OP_NOT,\n\tINIT_MODE_OP_OR,\n\tINIT_MODE_OP_AND,\n\tMAX_INIT_MODE_OPS\n};\n\n/* init operation: raw */\nstruct init_raw_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_RAW_OP_OP_MASK\t\t\t\t0xF\n#define INIT_RAW_OP_OP_SHIFT\t\t\t\t0\n#define INIT_RAW_OP_PARAM1_MASK\t\t\t\t0xFFFFFFF\n#define INIT_RAW_OP_PARAM1_SHIFT\t\t\t4\n\t__le32\t\t\t\t\t\tparam2;\n};\n\n/* init array params */\nstruct init_op_array_params {\n\t__le16\t\t\t\t\t\tsize;\n\t__le16\t\t\t\t\t\toffset;\n};\n\n/* Write init operation arguments */\nunion init_write_args {\n\t__le32\t\t\t\t\t\tinline_val;\n\t__le32\t\t\t\t\t\tzeros_count;\n\t__le32\t\t\t\t\t\tarray_offset;\n\tstruct init_op_array_params\t\t\truntime;\n};\n\n/* init operation: write */\nstruct init_write_op {\n\t__le32\t\t\t\t\t\tdata;\n#define INIT_WRITE_OP_OP_MASK\t\t\t\t0xF\n#define INIT_WRITE_OP_OP_SHIFT\t\t\t\t0\n#define INIT_WRITE_OP_SOURCE_MASK\t\t\t0x7\n#define INIT_WRITE_OP_SOURCE_SHIFT\t\t\t4\n#define INIT_WRITE_OP_RESERVED_MASK\t\t\t0x1\n#define INIT_WRITE_OP_RESERVED_SHIFT\t\t\t7\n#define INIT_WRITE_OP_WIDE_BUS_MASK\t\t\t0x1\n#define INIT_WRITE_OP_WIDE_BUS_SHIFT\t\t\t8\n#define INIT_WRITE_OP_ADDRESS_MASK\t\t\t0x7FFFFF\n#define INIT_WRITE_OP_ADDRESS_SHIFT\t\t\t9\n\tunion init_write_args\t\t\t\targs;\n};\n\n/* init operation: read */\nstruct init_read_op {\n\t__le32\t\t\t\t\t\top_data;\n#define INIT_READ_OP_OP_MASK\t\t\t\t0xF\n#define INIT_READ_OP_OP_SHIFT\t\t\t\t0\n#define INIT_READ_OP_POLL_TYPE_MASK\t\t\t0xF\n#define INIT_READ_OP_POLL_TYPE_SHIFT\t\t\t4\n#define INIT_READ_OP_RESERVED_MASK\t\t\t0x1\n#define INIT_READ_OP_RESERVED_SHIFT\t\t\t8\n#define INIT_READ_OP_ADDRESS_MASK\t\t\t0x7FFFFF\n#define INIT_READ_OP_ADDRESS_SHIFT\t\t\t9\n\t__le32\t\t\t\t\t\texpected_val;\n};\n\n/* Init operations union */\nunion init_op {\n\tstruct init_raw_op\t\t\t\traw;\n\tstruct init_write_op\t\t\t\twrite;\n\tstruct init_read_op\t\t\t\tread;\n\tstruct init_if_mode_op\t\t\t\tif_mode;\n\tstruct init_if_phase_op\t\t\t\tif_phase;\n\tstruct init_callback_op\t\t\t\tcallback;\n\tstruct init_delay_op\t\t\t\tdelay;\n};\n\n/* Init command operation types */\nenum init_op_types {\n\tINIT_OP_READ,\n\tINIT_OP_WRITE,\n\tINIT_OP_IF_MODE,\n\tINIT_OP_IF_PHASE,\n\tINIT_OP_DELAY,\n\tINIT_OP_CALLBACK,\n\tMAX_INIT_OP_TYPES\n};\n\n/* init polling types */\nenum init_poll_types {\n\tINIT_POLL_NONE,\n\tINIT_POLL_EQ,\n\tINIT_POLL_OR,\n\tINIT_POLL_AND,\n\tMAX_INIT_POLL_TYPES\n};\n\n/* init source types */\nenum init_source_types {\n\tINIT_SRC_INLINE,\n\tINIT_SRC_ZEROS,\n\tINIT_SRC_ARRAY,\n\tINIT_SRC_RUNTIME,\n\tMAX_INIT_SOURCE_TYPES\n};\n\n/* Internal RAM Offsets macro data */\nstruct iro {\n\tu32 base;\n\tu16 m1;\n\tu16 m2;\n\tu16 m3;\n\tu16 size;\n};\n\n/***************************** Public Functions *******************************/\n\n/**\n * @brief qed_dbg_set_bin_ptr - Sets a pointer to the binary data with debug\n *\tarrays.\n *\n * @param p_hwfn -\t    HW device data\n * @param bin_ptr - a pointer to the binary data with debug arrays.\n */\nenum dbg_status qed_dbg_set_bin_ptr(struct qed_hwfn *p_hwfn,\n\t\t\t\t    const u8 * const bin_ptr);\n\n/**\n * @brief qed_read_regs - Reads registers into a buffer (using GRC).\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf - Destination buffer.\n * @param addr - Source GRC address in dwords.\n * @param len - Number of registers to read.\n */\nvoid qed_read_regs(struct qed_hwfn *p_hwfn,\n\t\t   struct qed_ptt *p_ptt, u32 *buf, u32 addr, u32 len);\n\n/**\n * @brief qed_read_fw_info - Reads FW info from the chip.\n *\n * The FW info contains FW-related information, such as the FW version,\n * FW image (main/L2B/kuku), FW timestamp, etc.\n * The FW info is read from the internal RAM of the first Storm that is not in\n * reset.\n *\n * @param p_hwfn -\t    HW device data\n * @param p_ptt -\t    Ptt window used for writing the registers.\n * @param fw_info -\tOut: a pointer to write the FW info into.\n *\n * @return true if the FW info was read successfully from one of the Storms,\n * or false if all Storms are in reset.\n */\nbool qed_read_fw_info(struct qed_hwfn *p_hwfn,\n\t\t      struct qed_ptt *p_ptt, struct fw_info *fw_info);\n/**\n * @brief qed_dbg_grc_config - Sets the value of a GRC parameter.\n *\n * @param p_hwfn -\tHW device data\n * @param grc_param -\tGRC parameter\n * @param val -\t\tValue to set.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- grc_param is invalid\n *\t- val is outside the allowed boundaries\n */\nenum dbg_status qed_dbg_grc_config(struct qed_hwfn *p_hwfn,\n\t\t\t\t   enum dbg_grc_params grc_param, u32 val);\n\n/**\n * @brief qed_dbg_grc_set_params_default - Reverts all GRC parameters to their\n *\tdefault value.\n *\n * @param p_hwfn\t\t- HW device data\n */\nvoid qed_dbg_grc_set_params_default(struct qed_hwfn *p_hwfn);\n/**\n * @brief qed_dbg_grc_get_dump_buf_size - Returns the required buffer size for\n *\tGRC Dump.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for the GRC Dump\n *\tdata.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_grc_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t\t      u32 *buf_size);\n\n/**\n * @brief qed_dbg_grc_dump - Dumps GRC data into the specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the collected GRC data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified dump buffer is too small\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_grc_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t struct qed_ptt *p_ptt,\n\t\t\t\t u32 *dump_buf,\n\t\t\t\t u32 buf_size_in_dwords,\n\t\t\t\t u32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_idle_chk_get_dump_buf_size - Returns the required buffer size\n *\tfor idle check results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for the idle check\n *\tdata.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_idle_chk_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n/**\n * @brief qed_dbg_idle_chk_dump - Performs idle check and writes the results\n *\tinto the specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the idle check data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_idle_chk_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_mcp_trace_get_dump_buf_size - Returns the required buffer size\n *\tfor mcp trace results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for mcp trace data.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the trace data in MCP scratchpad contain an invalid signature\n *\t- the bundle ID in NVRAM is invalid\n *\t- the trace meta data cannot be found (in NVRAM or image file)\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_mcp_trace_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t    struct qed_ptt *p_ptt,\n\t\t\t\t\t\t    u32 *buf_size);\n\n/**\n * @brief qed_dbg_mcp_trace_dump - Performs mcp trace and writes the results\n *\tinto the specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the mcp trace data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n *\t- the trace data in MCP scratchpad contain an invalid signature\n *\t- the bundle ID in NVRAM is invalid\n *\t- the trace meta data cannot be found (in NVRAM or image file)\n *\t- the trace meta data cannot be read (from NVRAM or image file)\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_mcp_trace_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t       struct qed_ptt *p_ptt,\n\t\t\t\t       u32 *dump_buf,\n\t\t\t\t       u32 buf_size_in_dwords,\n\t\t\t\t       u32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_reg_fifo_get_dump_buf_size - Returns the required buffer size\n *\tfor grc trace fifo results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for reg fifo data.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_reg_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n/**\n * @brief qed_dbg_reg_fifo_dump - Reads the reg fifo and writes the results into\n *\tthe specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the reg fifo data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n *\t- DMAE transaction failed\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_reg_fifo_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_igu_fifo_get_dump_buf_size - Returns the required buffer size\n *\tfor the IGU fifo results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for the IGU fifo\n *\tdata.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_igu_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t\t\t\t   u32 *buf_size);\n\n/**\n * @brief qed_dbg_igu_fifo_dump - Reads the IGU fifo and writes the results into\n *\tthe specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the IGU fifo data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n *\t- DMAE transaction failed\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_igu_fifo_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t      u32 *dump_buf,\n\t\t\t\t      u32 buf_size_in_dwords,\n\t\t\t\t      u32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_protection_override_get_dump_buf_size - Returns the required\n *\tbuffer size for protection override window results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for protection\n *\toverride data.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status\nqed_dbg_protection_override_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t\t\t      u32 *buf_size);\n/**\n * @brief qed_dbg_protection_override_dump - Reads protection override window\n *\tentries and writes the results into the specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the protection override data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n *\t- DMAE transaction failed\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_protection_override_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t struct qed_ptt *p_ptt,\n\t\t\t\t\t\t u32 *dump_buf,\n\t\t\t\t\t\t u32 buf_size_in_dwords,\n\t\t\t\t\t\t u32 *num_dumped_dwords);\n/**\n * @brief qed_dbg_fw_asserts_get_dump_buf_size - Returns the required buffer\n *\tsize for FW Asserts results.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param buf_size - OUT: required buffer size (in dwords) for FW Asserts data.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_fw_asserts_get_dump_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t     struct qed_ptt *p_ptt,\n\t\t\t\t\t\t     u32 *buf_size);\n/**\n * @brief qed_dbg_fw_asserts_dump - Reads the FW Asserts and writes the results\n *\tinto the specified buffer.\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - Ptt window used for writing the registers.\n * @param dump_buf - Pointer to write the FW Asserts data into.\n * @param buf_size_in_dwords - Size of the specified buffer in dwords.\n * @param num_dumped_dwords - OUT: number of dumped dwords.\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n *\t- the specified buffer is too small\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_fw_asserts_dump(struct qed_hwfn *p_hwfn,\n\t\t\t\t\tstruct qed_ptt *p_ptt,\n\t\t\t\t\tu32 *dump_buf,\n\t\t\t\t\tu32 buf_size_in_dwords,\n\t\t\t\t\tu32 *num_dumped_dwords);\n\n/**\n * @brief qed_dbg_read_attn - Reads the attention registers of the specified\n * block and type, and writes the results into the specified buffer.\n *\n * @param p_hwfn -\t HW device data\n * @param p_ptt -\t Ptt window used for writing the registers.\n * @param block -\t Block ID.\n * @param attn_type -\t Attention type.\n * @param clear_status - Indicates if the attention status should be cleared.\n * @param results -\t OUT: Pointer to write the read results into\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_read_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t  struct qed_ptt *p_ptt,\n\t\t\t\t  enum block_id block,\n\t\t\t\t  enum dbg_attn_type attn_type,\n\t\t\t\t  bool clear_status,\n\t\t\t\t  struct dbg_attn_block_result *results);\n\n/**\n * @brief qed_dbg_print_attn - Prints attention registers values in the\n *\tspecified results struct.\n *\n * @param p_hwfn\n * @param results - Pointer to the attention read results\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_print_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct dbg_attn_block_result *results);\n\n/******************************* Data Types **********************************/\n\nstruct mcp_trace_format {\n\tu32 data;\n#define MCP_TRACE_FORMAT_MODULE_MASK\t0x0000ffff\n#define MCP_TRACE_FORMAT_MODULE_OFFSET\t0\n#define MCP_TRACE_FORMAT_LEVEL_MASK\t0x00030000\n#define MCP_TRACE_FORMAT_LEVEL_OFFSET\t16\n#define MCP_TRACE_FORMAT_P1_SIZE_MASK\t0x000c0000\n#define MCP_TRACE_FORMAT_P1_SIZE_OFFSET 18\n#define MCP_TRACE_FORMAT_P2_SIZE_MASK\t0x00300000\n#define MCP_TRACE_FORMAT_P2_SIZE_OFFSET 20\n#define MCP_TRACE_FORMAT_P3_SIZE_MASK\t0x00c00000\n#define MCP_TRACE_FORMAT_P3_SIZE_OFFSET 22\n#define MCP_TRACE_FORMAT_LEN_MASK\t0xff000000\n#define MCP_TRACE_FORMAT_LEN_OFFSET\t24\n\n\tchar *format_str;\n};\n\n/* MCP Trace Meta data structure */\nstruct mcp_trace_meta {\n\tu32 modules_num;\n\tchar **modules;\n\tu32 formats_num;\n\tstruct mcp_trace_format *formats;\n\tbool is_allocated;\n};\n\n/* Debug Tools user data */\nstruct dbg_tools_user_data {\n\tstruct mcp_trace_meta mcp_trace_meta;\n\tconst u32 *mcp_trace_user_meta_buf;\n};\n\n/******************************** Constants **********************************/\n\n#define MAX_NAME_LEN\t16\n\n/***************************** Public Functions *******************************/\n\n/**\n * @brief qed_dbg_user_set_bin_ptr - Sets a pointer to the binary data with\n *\tdebug arrays.\n *\n * @param p_hwfn - HW device data\n * @param bin_ptr - a pointer to the binary data with debug arrays.\n */\nenum dbg_status qed_dbg_user_set_bin_ptr(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t const u8 * const bin_ptr);\n\n/**\n * @brief qed_dbg_alloc_user_data - Allocates user debug data.\n *\n * @param p_hwfn -\t\t HW device data\n * @param user_data_ptr - OUT: a pointer to the allocated memory.\n */\nenum dbg_status qed_dbg_alloc_user_data(struct qed_hwfn *p_hwfn,\n\t\t\t\t\tvoid **user_data_ptr);\n\n/**\n * @brief qed_dbg_get_status_str - Returns a string for the specified status.\n *\n * @param status - a debug status code.\n *\n * @return a string for the specified status\n */\nconst char *qed_dbg_get_status_str(enum dbg_status status);\n\n/**\n * @brief qed_get_idle_chk_results_buf_size - Returns the required buffer size\n *\tfor idle check results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - idle check dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_get_idle_chk_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32  num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n/**\n * @brief qed_print_idle_chk_results - Prints idle check results\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - idle check dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the idle check results.\n * @param num_errors - OUT: number of errors found in idle check.\n * @param num_warnings - OUT: number of warnings found in idle check.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_idle_chk_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf,\n\t\t\t\t\t   u32 *num_errors,\n\t\t\t\t\t   u32 *num_warnings);\n\n/**\n * @brief qed_dbg_mcp_trace_set_meta_data - Sets the MCP Trace meta data.\n *\n * Needed in case the MCP Trace dump doesn't contain the meta data (e.g. due to\n * no NVRAM access).\n *\n * @param data - pointer to MCP Trace meta data\n * @param size - size of MCP Trace meta data in dwords\n */\nvoid qed_dbg_mcp_trace_set_meta_data(struct qed_hwfn *p_hwfn,\n\t\t\t\t     const u32 *meta_buf);\n\n/**\n * @brief qed_get_mcp_trace_results_buf_size - Returns the required buffer size\n *\tfor MCP Trace results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - MCP Trace dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_get_mcp_trace_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t\t   u32 *results_buf_size);\n\n/**\n * @brief qed_print_mcp_trace_results - Prints MCP Trace results\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - mcp trace dump buffer, starting from the header.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the mcp trace results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_mcp_trace_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t    u32 *dump_buf,\n\t\t\t\t\t    u32 num_dumped_dwords,\n\t\t\t\t\t    char *results_buf);\n\n/**\n * @brief qed_print_mcp_trace_results_cont - Prints MCP Trace results, and\n * keeps the MCP trace meta data allocated, to support continuous MCP Trace\n * parsing. After the continuous parsing ends, mcp_trace_free_meta_data should\n * be called to free the meta data.\n *\n * @param p_hwfn -\t      HW device data\n * @param dump_buf -\t      mcp trace dump buffer, starting from the header.\n * @param results_buf -\t      buffer for printing the mcp trace results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_mcp_trace_results_cont(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t u32 *dump_buf,\n\t\t\t\t\t\t char *results_buf);\n\n/**\n * @brief print_mcp_trace_line - Prints MCP Trace results for a single line\n *\n * @param p_hwfn -\t      HW device data\n * @param dump_buf -\t      mcp trace dump buffer, starting from the header.\n * @param num_dumped_bytes -  number of bytes that were dumped.\n * @param results_buf -\t      buffer for printing the mcp trace results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_mcp_trace_line(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t u8 *dump_buf,\n\t\t\t\t\t u32 num_dumped_bytes,\n\t\t\t\t\t char *results_buf);\n\n/**\n * @brief mcp_trace_free_meta_data - Frees the MCP Trace meta data.\n * Should be called after continuous MCP Trace parsing.\n *\n * @param p_hwfn - HW device data\n */\nvoid qed_mcp_trace_free_meta_data(struct qed_hwfn *p_hwfn);\n\n/**\n * @brief qed_get_reg_fifo_results_buf_size - Returns the required buffer size\n *\tfor reg_fifo results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - reg fifo dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_get_reg_fifo_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32 num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n\n/**\n * @brief qed_print_reg_fifo_results - Prints reg fifo results\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - reg fifo dump buffer, starting from the header.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the reg fifo results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_reg_fifo_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf);\n\n/**\n * @brief qed_get_igu_fifo_results_buf_size - Returns the required buffer size\n *\tfor igu_fifo results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - IGU fifo dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_get_igu_fifo_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t  u32 *dump_buf,\n\t\t\t\t\t\t  u32 num_dumped_dwords,\n\t\t\t\t\t\t  u32 *results_buf_size);\n\n/**\n * @brief qed_print_igu_fifo_results - Prints IGU fifo results\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - IGU fifo dump buffer, starting from the header.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the IGU fifo results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_igu_fifo_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t   u32 *dump_buf,\n\t\t\t\t\t   u32 num_dumped_dwords,\n\t\t\t\t\t   char *results_buf);\n\n/**\n * @brief qed_get_protection_override_results_buf_size - Returns the required\n *\tbuffer size for protection override results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - protection override dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status\nqed_get_protection_override_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t     u32 *dump_buf,\n\t\t\t\t\t     u32 num_dumped_dwords,\n\t\t\t\t\t     u32 *results_buf_size);\n\n/**\n * @brief qed_print_protection_override_results - Prints protection override\n *\tresults.\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - protection override dump buffer, starting from the header.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the reg fifo results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_protection_override_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t      u32 *dump_buf,\n\t\t\t\t\t\t      u32 num_dumped_dwords,\n\t\t\t\t\t\t      char *results_buf);\n\n/**\n * @brief qed_get_fw_asserts_results_buf_size - Returns the required buffer size\n *\tfor FW Asserts results (in bytes).\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - FW Asserts dump buffer.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf_size - OUT: required buffer size (in bytes) for the parsed\n *\tresults.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_get_fw_asserts_results_buf_size(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t\t    u32 *dump_buf,\n\t\t\t\t\t\t    u32 num_dumped_dwords,\n\t\t\t\t\t\t    u32 *results_buf_size);\n\n/**\n * @brief qed_print_fw_asserts_results - Prints FW Asserts results\n *\n * @param p_hwfn - HW device data\n * @param dump_buf - FW Asserts dump buffer, starting from the header.\n * @param num_dumped_dwords - number of dwords that were dumped.\n * @param results_buf - buffer for printing the FW Asserts results.\n *\n * @return error if the parsing fails, ok otherwise.\n */\nenum dbg_status qed_print_fw_asserts_results(struct qed_hwfn *p_hwfn,\n\t\t\t\t\t     u32 *dump_buf,\n\t\t\t\t\t     u32 num_dumped_dwords,\n\t\t\t\t\t     char *results_buf);\n\n/**\n * @brief qed_dbg_parse_attn - Parses and prints attention registers values in\n * the specified results struct.\n *\n * @param p_hwfn -  HW device data\n * @param results - Pointer to the attention read results\n *\n * @return error if one of the following holds:\n *\t- the version wasn't set\n * Otherwise, returns ok.\n */\nenum dbg_status qed_dbg_parse_attn(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct dbg_attn_block_result *results);\n\n/* Win 2 */\n#define GTT_BAR0_MAP_REG_IGU_CMD\t0x00f000UL\n\n/* Win 3 */\n#define GTT_BAR0_MAP_REG_TSDM_RAM\t0x010000UL\n\n/* Win 4 */\n#define GTT_BAR0_MAP_REG_MSDM_RAM\t0x011000UL\n\n/* Win 5 */\n#define GTT_BAR0_MAP_REG_MSDM_RAM_1024\t0x012000UL\n\n/* Win 6 */\n#define GTT_BAR0_MAP_REG_MSDM_RAM_2048\t0x013000UL\n\n/* Win 7 */\n#define GTT_BAR0_MAP_REG_USDM_RAM\t0x014000UL\n\n/* Win 8 */\n#define GTT_BAR0_MAP_REG_USDM_RAM_1024\t0x015000UL\n\n/* Win 9 */\n#define GTT_BAR0_MAP_REG_USDM_RAM_2048\t0x016000UL\n\n/* Win 10 */\n#define GTT_BAR0_MAP_REG_XSDM_RAM\t0x017000UL\n\n/* Win 11 */\n#define GTT_BAR0_MAP_REG_XSDM_RAM_1024\t0x018000UL\n\n/* Win 12 */\n#define GTT_BAR0_MAP_REG_YSDM_RAM\t0x019000UL\n\n/* Win 13 */\n#define GTT_BAR0_MAP_REG_PSDM_RAM\t0x01a000UL\n\n/**\n * @brief qed_qm_pf_mem_size - prepare QM ILT sizes\n *\n * Returns the required host memory size in 4KB units.\n * Must be called before all QM init HSI functions.\n *\n * @param num_pf_cids - number of connections used by this PF\n * @param num_vf_cids - number of connections used by VFs of this PF\n * @param num_tids - number of tasks used by this PF\n * @param num_pf_pqs - number of PQs used by this PF\n * @param num_vf_pqs - number of PQs used by VFs of this PF\n *\n * @return The required host memory size in 4KB units.\n */\nu32 qed_qm_pf_mem_size(u32 num_pf_cids,\n\t\t       u32 num_vf_cids,\n\t\t       u32 num_tids, u16 num_pf_pqs, u16 num_vf_pqs);\n\nstruct qed_qm_common_rt_init_params {\n\tu8 max_ports_per_engine;\n\tu8 max_phys_tcs_per_port;\n\tbool pf_rl_en;\n\tbool pf_wfq_en;\n\tbool global_rl_en;\n\tbool vport_wfq_en;\n\tstruct init_qm_port_params *port_params;\n};\n\nint qed_qm_common_rt_init(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_qm_common_rt_init_params *p_params);\n\nstruct qed_qm_pf_rt_init_params {\n\tu8 port_id;\n\tu8 pf_id;\n\tu8 max_phys_tcs_per_port;\n\tbool is_pf_loading;\n\tu32 num_pf_cids;\n\tu32 num_vf_cids;\n\tu32 num_tids;\n\tu16 start_pq;\n\tu16 num_pf_pqs;\n\tu16 num_vf_pqs;\n\tu16 start_vport;\n\tu16 num_vports;\n\tu16 pf_wfq;\n\tu32 pf_rl;\n\tstruct init_qm_pq_params *pq_params;\n\tstruct init_qm_vport_params *vport_params;\n};\n\nint qed_qm_pf_rt_init(struct qed_hwfn *p_hwfn,\n\tstruct qed_ptt *p_ptt,\n\tstruct qed_qm_pf_rt_init_params *p_params);\n\n/**\n * @brief qed_init_pf_wfq - Initializes the WFQ weight of the specified PF\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers\n * @param pf_id - PF ID\n * @param pf_wfq - WFQ weight. Must be non-zero.\n *\n * @return 0 on success, -1 on error.\n */\nint qed_init_pf_wfq(struct qed_hwfn *p_hwfn,\n\t\t    struct qed_ptt *p_ptt, u8 pf_id, u16 pf_wfq);\n\n/**\n * @brief qed_init_pf_rl - Initializes the rate limit of the specified PF\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers\n * @param pf_id - PF ID\n * @param pf_rl - rate limit in Mb/sec units\n *\n * @return 0 on success, -1 on error.\n */\nint qed_init_pf_rl(struct qed_hwfn *p_hwfn,\n\t\t   struct qed_ptt *p_ptt, u8 pf_id, u32 pf_rl);\n\n/**\n * @brief qed_init_vport_wfq Initializes the WFQ weight of the specified VPORT\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers\n * @param first_tx_pq_id- An array containing the first Tx PQ ID associated\n *\t  with the VPORT for each TC. This array is filled by\n *\t  qed_qm_pf_rt_init\n * @param vport_wfq - WFQ weight. Must be non-zero.\n *\n * @return 0 on success, -1 on error.\n */\nint qed_init_vport_wfq(struct qed_hwfn *p_hwfn,\n\t\t       struct qed_ptt *p_ptt,\n\t\t       u16 first_tx_pq_id[NUM_OF_TCS], u16 wfq);\n\n/**\n * @brief qed_init_global_rl - Initializes the rate limit of the specified\n * rate limiter\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers\n * @param rl_id - RL ID\n * @param rate_limit - rate limit in Mb/sec units\n *\n * @return 0 on success, -1 on error.\n */\nint qed_init_global_rl(struct qed_hwfn *p_hwfn,\n\t\t       struct qed_ptt *p_ptt,\n\t\t       u16 rl_id, u32 rate_limit);\n\n/**\n * @brief qed_send_qm_stop_cmd  Sends a stop command to the QM\n *\n * @param p_hwfn\n * @param p_ptt\n * @param is_release_cmd - true for release, false for stop.\n * @param is_tx_pq - true for Tx PQs, false for Other PQs.\n * @param start_pq - first PQ ID to stop\n * @param num_pqs - Number of PQs to stop, starting from start_pq.\n *\n * @return bool, true if successful, false if timeout occurred while waiting for\n *\tQM command done.\n */\nbool qed_send_qm_stop_cmd(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_ptt *p_ptt,\n\t\t\t  bool is_release_cmd,\n\t\t\t  bool is_tx_pq, u16 start_pq, u16 num_pqs);\n\n/**\n * @brief qed_set_vxlan_dest_port - initializes vxlan tunnel destination udp port\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n * @param dest_port - vxlan destination udp port.\n */\nvoid qed_set_vxlan_dest_port(struct qed_hwfn *p_hwfn,\n\t\t\t     struct qed_ptt *p_ptt, u16 dest_port);\n\n/**\n * @brief qed_set_vxlan_enable - enable or disable VXLAN tunnel in HW\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n * @param vxlan_enable - vxlan enable flag.\n */\nvoid qed_set_vxlan_enable(struct qed_hwfn *p_hwfn,\n\t\t\t  struct qed_ptt *p_ptt, bool vxlan_enable);\n\n/**\n * @brief qed_set_gre_enable - enable or disable GRE tunnel in HW\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n * @param eth_gre_enable - eth GRE enable enable flag.\n * @param ip_gre_enable - IP GRE enable enable flag.\n */\nvoid qed_set_gre_enable(struct qed_hwfn *p_hwfn,\n\t\t\tstruct qed_ptt *p_ptt,\n\t\t\tbool eth_gre_enable, bool ip_gre_enable);\n\n/**\n * @brief qed_set_geneve_dest_port - initializes geneve tunnel destination udp port\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n * @param dest_port - geneve destination udp port.\n */\nvoid qed_set_geneve_dest_port(struct qed_hwfn *p_hwfn,\n\t\t\t      struct qed_ptt *p_ptt, u16 dest_port);\n\n/**\n * @brief qed_set_gre_enable - enable or disable GRE tunnel in HW\n *\n * @param p_ptt - ptt window used for writing the registers.\n * @param eth_geneve_enable - eth GENEVE enable enable flag.\n * @param ip_geneve_enable - IP GENEVE enable enable flag.\n */\nvoid qed_set_geneve_enable(struct qed_hwfn *p_hwfn,\n\t\t\t   struct qed_ptt *p_ptt,\n\t\t\t   bool eth_geneve_enable, bool ip_geneve_enable);\n\nvoid qed_set_vxlan_no_l2_enable(struct qed_hwfn *p_hwfn,\n\t\t\t\tstruct qed_ptt *p_ptt, bool enable);\n\n/**\n * @brief qed_gft_disable - Disable GFT\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n * @param pf_id - pf on which to disable GFT.\n */\nvoid qed_gft_disable(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt, u16 pf_id);\n\n/**\n * @brief qed_gft_config - Enable and configure HW for GFT\n *\n * @param p_hwfn - HW device data\n * @param p_ptt - ptt window used for writing the registers.\n * @param pf_id - pf on which to enable GFT.\n * @param tcp - set profile tcp packets.\n * @param udp - set profile udp  packet.\n * @param ipv4 - set profile ipv4 packet.\n * @param ipv6 - set profile ipv6 packet.\n * @param profile_type - define packet same fields. Use enum gft_profile_type.\n */\nvoid qed_gft_config(struct qed_hwfn *p_hwfn,\n\t\t    struct qed_ptt *p_ptt,\n\t\t    u16 pf_id,\n\t\t    bool tcp,\n\t\t    bool udp,\n\t\t    bool ipv4, bool ipv6, enum gft_profile_type profile_type);\n\n/**\n * @brief qed_enable_context_validation - Enable and configure context\n *\tvalidation.\n *\n * @param p_hwfn\n * @param p_ptt - ptt window used for writing the registers.\n */\nvoid qed_enable_context_validation(struct qed_hwfn *p_hwfn,\n\t\t\t\t   struct qed_ptt *p_ptt);\n\n/**\n * @brief qed_calc_session_ctx_validation - Calcualte validation byte for\n *\tsession context.\n *\n * @param p_ctx_mem - pointer to context memory.\n * @param ctx_size - context size.\n * @param ctx_type - context type.\n * @param cid - context cid.\n */\nvoid qed_calc_session_ctx_validation(void *p_ctx_mem,\n\t\t\t\t     u16 ctx_size, u8 ctx_type, u32 cid);\n\n/**\n * @brief qed_calc_task_ctx_validation - Calcualte validation byte for task\n *\tcontext.\n *\n * @param p_ctx_mem - pointer to context memory.\n * @param ctx_size - context size.\n * @param ctx_type - context type.\n * @param tid - context tid.\n */\nvoid qed_calc_task_ctx_validation(void *p_ctx_mem,\n\t\t\t\t  u16 ctx_size, u8 ctx_type, u32 tid);\n\n/**\n * @brief qed_memset_session_ctx - Memset session context to 0 while\n *\tpreserving validation bytes.\n *\n * @param p_hwfn -\n * @param p_ctx_mem - pointer to context memory.\n * @param ctx_size - size to initialzie.\n * @param ctx_type - context type.\n */\nvoid qed_memset_session_ctx(void *p_ctx_mem, u32 ctx_size, u8 ctx_type);\n\n/**\n * @brief qed_memset_task_ctx - Memset task context to 0 while preserving\n *\tvalidation bytes.\n *\n * @param p_ctx_mem - pointer to context memory.\n * @param ctx_size - size to initialzie.\n * @param ctx_type - context type.\n */\nvoid qed_memset_task_ctx(void *p_ctx_mem, u32 ctx_size, u8 ctx_type);\n\n#define NUM_STORMS 6\n\n/**\n * @brief qed_set_rdma_error_level - Sets the RDMA assert level.\n *                                   If the severity of the error will be\n *                                   above the level, the FW will assert.\n * @param p_hwfn - HW device data\n * @param p_ptt - ptt window used for writing the registers\n * @param assert_level - An array of assert levels for each storm.\n *\n */\nvoid qed_set_rdma_error_level(struct qed_hwfn *p_hwfn,\n\t\t\t      struct qed_ptt *p_ptt,\n\t\t\t      u8 assert_level[NUM_STORMS]);\n/**\n * @brief qed_fw_overlay_mem_alloc - Allocates and fills the FW overlay memory.\n *\n * @param p_hwfn - HW device data\n * @param fw_overlay_in_buf - the input FW overlay buffer.\n * @param buf_size - the size of the input FW overlay buffer in bytes.\n *\t\t     must be aligned to dwords.\n * @param fw_overlay_out_mem - OUT: a pointer to the allocated overlays memory.\n *\n * @return a pointer to the allocated overlays memory,\n * or NULL in case of failures.\n */\nstruct phys_mem_desc *\nqed_fw_overlay_mem_alloc(struct qed_hwfn *p_hwfn,\n\t\t\t const u32 * const fw_overlay_in_buf,\n\t\t\t u32 buf_size_in_bytes);\n\n/**\n * @brief qed_fw_overlay_init_ram - Initializes the FW overlay RAM.\n *\n * @param p_hwfn - HW device data.\n * @param p_ptt - ptt window used for writing the registers.\n * @param fw_overlay_mem - the allocated FW overlay memory.\n */\nvoid qed_fw_overlay_init_ram(struct qed_hwfn *p_hwfn,\n\t\t\t     struct qed_ptt *p_ptt,\n\t\t\t     struct phys_mem_desc *fw_overlay_mem);\n\n/**\n * @brief qed_fw_overlay_mem_free - Frees the FW overlay memory.\n *\n * @param p_hwfn - HW device data.\n * @param fw_overlay_mem - the allocated FW overlay memory to free.\n */\nvoid qed_fw_overlay_mem_free(struct qed_hwfn *p_hwfn,\n\t\t\t     struct phys_mem_desc *fw_overlay_mem);\n\n/* Ystorm flow control mode. Use enum fw_flow_ctrl_mode */\n#define YSTORM_FLOW_CONTROL_MODE_OFFSET\t\t\t(IRO[0].base)\n#define YSTORM_FLOW_CONTROL_MODE_SIZE\t\t\t(IRO[0].size)\n\n/* Tstorm port statistics */\n#define TSTORM_PORT_STAT_OFFSET(port_id) \\\n\t(IRO[1].base + ((port_id) * IRO[1].m1))\n#define TSTORM_PORT_STAT_SIZE\t\t\t\t(IRO[1].size)\n\n/* Tstorm ll2 port statistics */\n#define TSTORM_LL2_PORT_STAT_OFFSET(port_id) \\\n\t(IRO[2].base + ((port_id) * IRO[2].m1))\n#define TSTORM_LL2_PORT_STAT_SIZE\t\t\t(IRO[2].size)\n\n/* Ustorm VF-PF Channel ready flag */\n#define USTORM_VF_PF_CHANNEL_READY_OFFSET(vf_id) \\\n\t(IRO[3].base + ((vf_id) * IRO[3].m1))\n#define USTORM_VF_PF_CHANNEL_READY_SIZE\t\t\t(IRO[3].size)\n\n/* Ustorm Final flr cleanup ack */\n#define USTORM_FLR_FINAL_ACK_OFFSET(pf_id) \\\n\t(IRO[4].base + ((pf_id) * IRO[4].m1))\n#define USTORM_FLR_FINAL_ACK_SIZE\t\t\t(IRO[4].size)\n\n/* Ustorm Event ring consumer */\n#define USTORM_EQE_CONS_OFFSET(pf_id) \\\n\t(IRO[5].base + ((pf_id) * IRO[5].m1))\n#define USTORM_EQE_CONS_SIZE\t\t\t\t(IRO[5].size)\n\n/* Ustorm eth queue zone */\n#define USTORM_ETH_QUEUE_ZONE_OFFSET(queue_zone_id) \\\n\t(IRO[6].base + ((queue_zone_id) * IRO[6].m1))\n#define USTORM_ETH_QUEUE_ZONE_SIZE\t\t\t(IRO[6].size)\n\n/* Ustorm Common Queue ring consumer */\n#define USTORM_COMMON_QUEUE_CONS_OFFSET(queue_zone_id) \\\n\t(IRO[7].base + ((queue_zone_id) * IRO[7].m1))\n#define USTORM_COMMON_QUEUE_CONS_SIZE\t\t\t(IRO[7].size)\n\n/* Xstorm common PQ info */\n#define XSTORM_PQ_INFO_OFFSET(pq_id) \\\n\t(IRO[8].base + ((pq_id) * IRO[8].m1))\n#define XSTORM_PQ_INFO_SIZE\t\t\t\t(IRO[8].size)\n\n/* Xstorm Integration Test Data */\n#define XSTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[9].base)\n#define XSTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[9].size)\n\n/* Ystorm Integration Test Data */\n#define YSTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[10].base)\n#define YSTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[10].size)\n\n/* Pstorm Integration Test Data */\n#define PSTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[11].base)\n#define PSTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[11].size)\n\n/* Tstorm Integration Test Data */\n#define TSTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[12].base)\n#define TSTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[12].size)\n\n/* Mstorm Integration Test Data */\n#define MSTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[13].base)\n#define MSTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[13].size)\n\n/* Ustorm Integration Test Data */\n#define USTORM_INTEG_TEST_DATA_OFFSET\t\t\t(IRO[14].base)\n#define USTORM_INTEG_TEST_DATA_SIZE\t\t\t(IRO[14].size)\n\n/* Xstorm overlay buffer host address */\n#define XSTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[15].base)\n#define XSTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[15].size)\n\n/* Ystorm overlay buffer host address */\n#define YSTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[16].base)\n#define YSTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[16].size)\n\n/* Pstorm overlay buffer host address */\n#define PSTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[17].base)\n#define PSTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[17].size)\n\n/* Tstorm overlay buffer host address */\n#define TSTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[18].base)\n#define TSTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[18].size)\n\n/* Mstorm overlay buffer host address */\n#define MSTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[19].base)\n#define MSTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[19].size)\n\n/* Ustorm overlay buffer host address */\n#define USTORM_OVERLAY_BUF_ADDR_OFFSET\t\t\t(IRO[20].base)\n#define USTORM_OVERLAY_BUF_ADDR_SIZE\t\t\t(IRO[20].size)\n\n/* Tstorm producers */\n#define TSTORM_LL2_RX_PRODS_OFFSET(core_rx_queue_id) \\\n\t(IRO[21].base + ((core_rx_queue_id) * IRO[21].m1))\n#define TSTORM_LL2_RX_PRODS_SIZE\t\t\t(IRO[21].size)\n\n/* Tstorm LightL2 queue statistics */\n#define CORE_LL2_TSTORM_PER_QUEUE_STAT_OFFSET(core_rx_queue_id) \\\n\t(IRO[22].base + ((core_rx_queue_id) * IRO[22].m1))\n#define CORE_LL2_TSTORM_PER_QUEUE_STAT_SIZE\t\t(IRO[22].size)\n\n/* Ustorm LiteL2 queue statistics */\n#define CORE_LL2_USTORM_PER_QUEUE_STAT_OFFSET(core_rx_queue_id) \\\n\t(IRO[23].base + ((core_rx_queue_id) * IRO[23].m1))\n#define CORE_LL2_USTORM_PER_QUEUE_STAT_SIZE\t\t(IRO[23].size)\n\n/* Pstorm LiteL2 queue statistics */\n#define CORE_LL2_PSTORM_PER_QUEUE_STAT_OFFSET(core_tx_stats_id) \\\n\t(IRO[24].base + ((core_tx_stats_id) * IRO[24].m1))\n#define CORE_LL2_PSTORM_PER_QUEUE_STAT_SIZE\t\t(IRO[24].size)\n\n/* Mstorm queue statistics */\n#define MSTORM_QUEUE_STAT_OFFSET(stat_counter_id) \\\n\t(IRO[25].base + ((stat_counter_id) * IRO[25].m1))\n#define MSTORM_QUEUE_STAT_SIZE\t\t\t\t(IRO[25].size)\n\n/* TPA agregation timeout in us resolution (on ASIC) */\n#define MSTORM_TPA_TIMEOUT_US_OFFSET\t\t\t(IRO[26].base)\n#define MSTORM_TPA_TIMEOUT_US_SIZE\t\t\t(IRO[26].size)\n\n/* Mstorm ETH VF queues producers offset in RAM. Used in default VF zone size\n * mode\n */\n#define MSTORM_ETH_VF_PRODS_OFFSET(vf_id, vf_queue_id) \\\n\t(IRO[27].base + ((vf_id) * IRO[27].m1) + ((vf_queue_id) * IRO[27].m2))\n#define MSTORM_ETH_VF_PRODS_SIZE\t\t\t(IRO[27].size)\n\n/* Mstorm ETH PF queues producers */\n#define MSTORM_ETH_PF_PRODS_OFFSET(queue_id) \\\n\t(IRO[28].base + ((queue_id) * IRO[28].m1))\n#define MSTORM_ETH_PF_PRODS_SIZE\t\t\t(IRO[28].size)\n\n/* Mstorm pf statistics */\n#define MSTORM_ETH_PF_STAT_OFFSET(pf_id) \\\n\t(IRO[29].base + ((pf_id) * IRO[29].m1))\n#define MSTORM_ETH_PF_STAT_SIZE\t\t\t\t(IRO[29].size)\n\n/* Ustorm queue statistics */\n#define USTORM_QUEUE_STAT_OFFSET(stat_counter_id) \\\n\t(IRO[30].base + ((stat_counter_id) * IRO[30].m1))\n#define USTORM_QUEUE_STAT_SIZE\t\t\t\t(IRO[30].size)\n\n/* Ustorm pf statistics */\n#define USTORM_ETH_PF_STAT_OFFSET(pf_id) \\\n\t(IRO[31].base + ((pf_id) * IRO[31].m1))\n#define USTORM_ETH_PF_STAT_SIZE\t\t\t\t(IRO[31].size)\n\n/* Pstorm queue statistics */\n#define PSTORM_QUEUE_STAT_OFFSET(stat_counter_id)\t\\\n\t(IRO[32].base + ((stat_counter_id) * IRO[32].m1))\n#define PSTORM_QUEUE_STAT_SIZE\t\t\t\t(IRO[32].size)\n\n/* Pstorm pf statistics */\n#define PSTORM_ETH_PF_STAT_OFFSET(pf_id) \\\n\t(IRO[33].base + ((pf_id) * IRO[33].m1))\n#define PSTORM_ETH_PF_STAT_SIZE\t\t\t\t(IRO[33].size)\n\n/* Control frame's EthType configuration for TX control frame security */\n#define PSTORM_CTL_FRAME_ETHTYPE_OFFSET(eth_type_id)\t\\\n\t(IRO[34].base + ((eth_type_id) * IRO[34].m1))\n#define PSTORM_CTL_FRAME_ETHTYPE_SIZE\t\t\t(IRO[34].size)\n\n/* Tstorm last parser message */\n#define TSTORM_ETH_PRS_INPUT_OFFSET\t\t\t(IRO[35].base)\n#define TSTORM_ETH_PRS_INPUT_SIZE\t\t\t(IRO[35].size)\n\n/* Tstorm Eth limit Rx rate */\n#define ETH_RX_RATE_LIMIT_OFFSET(pf_id)\t\\\n\t(IRO[36].base + ((pf_id) * IRO[36].m1))\n#define ETH_RX_RATE_LIMIT_SIZE\t\t\t\t(IRO[36].size)\n\n/* RSS indirection table entry update command per PF offset in TSTORM PF BAR0.\n * Use eth_tstorm_rss_update_data for update\n */\n#define TSTORM_ETH_RSS_UPDATE_OFFSET(pf_id) \\\n\t(IRO[37].base + ((pf_id) * IRO[37].m1))\n#define TSTORM_ETH_RSS_UPDATE_SIZE\t\t\t(IRO[37].size)\n\n/* Xstorm queue zone */\n#define XSTORM_ETH_QUEUE_ZONE_OFFSET(queue_id) \\\n\t(IRO[38].base + ((queue_id) * IRO[38].m1))\n#define XSTORM_ETH_QUEUE_ZONE_SIZE\t\t\t(IRO[38].size)\n\n/* Ystorm cqe producer */\n#define YSTORM_TOE_CQ_PROD_OFFSET(rss_id) \\\n\t(IRO[39].base + ((rss_id) * IRO[39].m1))\n#define YSTORM_TOE_CQ_PROD_SIZE\t\t\t\t(IRO[39].size)\n\n/* Ustorm cqe producer */\n#define USTORM_TOE_CQ_PROD_OFFSET(rss_id) \\\n\t(IRO[40].base + ((rss_id) * IRO[40].m1))\n#define USTORM_TOE_CQ_PROD_SIZE\t\t\t\t(IRO[40].size)\n\n/* Ustorm grq producer */\n#define USTORM_TOE_GRQ_PROD_OFFSET(pf_id) \\\n\t(IRO[41].base + ((pf_id) * IRO[41].m1))\n#define USTORM_TOE_GRQ_PROD_SIZE\t\t\t(IRO[41].size)\n\n/* Tstorm cmdq-cons of given command queue-id */\n#define TSTORM_SCSI_CMDQ_CONS_OFFSET(cmdq_queue_id) \\\n\t(IRO[42].base + ((cmdq_queue_id) * IRO[42].m1))\n#define TSTORM_SCSI_CMDQ_CONS_SIZE\t\t\t(IRO[42].size)\n\n/* Tstorm (reflects M-Storm) bdq-external-producer of given function ID,\n * BDqueue-id\n */\n#define TSTORM_SCSI_BDQ_EXT_PROD_OFFSET(storage_func_id, bdq_id) \\\n\t(IRO[43].base + ((storage_func_id) * IRO[43].m1) + \\\n\t ((bdq_id) * IRO[43].m2))\n#define TSTORM_SCSI_BDQ_EXT_PROD_SIZE\t\t\t(IRO[43].size)\n\n/* Mstorm bdq-external-producer of given BDQ resource ID, BDqueue-id */\n#define MSTORM_SCSI_BDQ_EXT_PROD_OFFSET(storage_func_id, bdq_id) \\\n\t(IRO[44].base + ((storage_func_id) * IRO[44].m1) + \\\n\t ((bdq_id) * IRO[44].m2))\n#define MSTORM_SCSI_BDQ_EXT_PROD_SIZE\t\t\t(IRO[44].size)\n\n/* Tstorm iSCSI RX stats */\n#define TSTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[45].base + ((storage_func_id) * IRO[45].m1))\n#define TSTORM_ISCSI_RX_STATS_SIZE\t\t\t(IRO[45].size)\n\n/* Mstorm iSCSI RX stats */\n#define MSTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[46].base + ((storage_func_id) * IRO[46].m1))\n#define MSTORM_ISCSI_RX_STATS_SIZE\t\t\t(IRO[46].size)\n\n/* Ustorm iSCSI RX stats */\n#define USTORM_ISCSI_RX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[47].base + ((storage_func_id) * IRO[47].m1))\n#define USTORM_ISCSI_RX_STATS_SIZE\t\t\t(IRO[47].size)\n\n/* Xstorm iSCSI TX stats */\n#define XSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[48].base + ((storage_func_id) * IRO[48].m1))\n#define XSTORM_ISCSI_TX_STATS_SIZE\t\t\t(IRO[48].size)\n\n/* Ystorm iSCSI TX stats */\n#define YSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[49].base + ((storage_func_id) * IRO[49].m1))\n#define YSTORM_ISCSI_TX_STATS_SIZE\t\t\t(IRO[49].size)\n\n/* Pstorm iSCSI TX stats */\n#define PSTORM_ISCSI_TX_STATS_OFFSET(storage_func_id) \\\n\t(IRO[50].base + ((storage_func_id) * IRO[50].m1))\n#define PSTORM_ISCSI_TX_STATS_SIZE\t\t\t(IRO[50].size)\n\n/* Tstorm FCoE RX stats */\n#define TSTORM_FCOE_RX_STATS_OFFSET(pf_id) \\\n\t(IRO[51].base + ((pf_id) * IRO[51].m1))\n#define TSTORM_FCOE_RX_STATS_SIZE\t\t\t(IRO[51].size)\n\n/* Pstorm FCoE TX stats */\n#define PSTORM_FCOE_TX_STATS_OFFSET(pf_id) \\\n\t(IRO[52].base + ((pf_id) * IRO[52].m1))\n#define PSTORM_FCOE_TX_STATS_SIZE\t\t\t(IRO[52].size)\n\n/* Pstorm RDMA queue statistics */\n#define PSTORM_RDMA_QUEUE_STAT_OFFSET(rdma_stat_counter_id) \\\n\t(IRO[53].base + ((rdma_stat_counter_id) * IRO[53].m1))\n#define PSTORM_RDMA_QUEUE_STAT_SIZE\t\t\t(IRO[53].size)\n\n/* Tstorm RDMA queue statistics */\n#define TSTORM_RDMA_QUEUE_STAT_OFFSET(rdma_stat_counter_id) \\\n\t(IRO[54].base + ((rdma_stat_counter_id) * IRO[54].m1))\n#define TSTORM_RDMA_QUEUE_STAT_SIZE\t\t\t(IRO[54].size)\n\n/* Xstorm error level for assert */\n#define XSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[55].base + ((pf_id) * IRO[55].m1))\n#define XSTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[55].size)\n\n/* Ystorm error level for assert */\n#define YSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[56].base + ((pf_id) * IRO[56].m1))\n#define YSTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[56].size)\n\n/* Pstorm error level for assert */\n#define PSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[57].base + ((pf_id) * IRO[57].m1))\n#define PSTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[57].size)\n\n/* Tstorm error level for assert */\n#define TSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[58].base + ((pf_id) * IRO[58].m1))\n#define TSTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[58].size)\n\n/* Mstorm error level for assert */\n#define MSTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[59].base + ((pf_id) * IRO[59].m1))\n#define MSTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[59].size)\n\n/* Ustorm error level for assert */\n#define USTORM_RDMA_ASSERT_LEVEL_OFFSET(pf_id) \\\n\t(IRO[60].base + ((pf_id) * IRO[60].m1))\n#define USTORM_RDMA_ASSERT_LEVEL_SIZE\t\t\t(IRO[60].size)\n\n/* Xstorm iWARP rxmit stats */\n#define XSTORM_IWARP_RXMIT_STATS_OFFSET(pf_id) \\\n\t(IRO[61].base + ((pf_id) * IRO[61].m1))\n#define XSTORM_IWARP_RXMIT_STATS_SIZE\t\t\t(IRO[61].size)\n\n/* Tstorm RoCE Event Statistics */\n#define TSTORM_ROCE_EVENTS_STAT_OFFSET(roce_pf_id)\t\\\n\t(IRO[62].base + ((roce_pf_id) * IRO[62].m1))\n#define TSTORM_ROCE_EVENTS_STAT_SIZE\t\t\t(IRO[62].size)\n\n/* DCQCN Received Statistics */\n#define YSTORM_ROCE_DCQCN_RECEIVED_STATS_OFFSET(roce_pf_id)\\\n\t(IRO[63].base + ((roce_pf_id) * IRO[63].m1))\n#define YSTORM_ROCE_DCQCN_RECEIVED_STATS_SIZE\t\t(IRO[63].size)\n\n/* RoCE Error Statistics */\n#define YSTORM_ROCE_ERROR_STATS_OFFSET(roce_pf_id)\t\\\n\t(IRO[64].base + ((roce_pf_id) * IRO[64].m1))\n#define YSTORM_ROCE_ERROR_STATS_SIZE\t\t\t(IRO[64].size)\n\n/* DCQCN Sent Statistics */\n#define PSTORM_ROCE_DCQCN_SENT_STATS_OFFSET(roce_pf_id)\t\\\n\t(IRO[65].base + ((roce_pf_id) * IRO[65].m1))\n#define PSTORM_ROCE_DCQCN_SENT_STATS_SIZE\t\t(IRO[65].size)\n\n/* RoCE CQEs Statistics */\n#define USTORM_ROCE_CQE_STATS_OFFSET(roce_pf_id)\t\\\n\t(IRO[66].base + ((roce_pf_id) * IRO[66].m1))\n#define USTORM_ROCE_CQE_STATS_SIZE\t\t\t(IRO[66].size)\n\n/* Runtime array offsets */\n#define DORQ_REG_PF_MAX_ICID_0_RT_OFFSET\t\t\t\t0\n#define DORQ_REG_PF_MAX_ICID_1_RT_OFFSET\t\t\t\t1\n#define DORQ_REG_PF_MAX_ICID_2_RT_OFFSET\t\t\t\t2\n#define DORQ_REG_PF_MAX_ICID_3_RT_OFFSET\t\t\t\t3\n#define DORQ_REG_PF_MAX_ICID_4_RT_OFFSET\t\t\t\t4\n#define DORQ_REG_PF_MAX_ICID_5_RT_OFFSET\t\t\t\t5\n#define DORQ_REG_PF_MAX_ICID_6_RT_OFFSET\t\t\t\t6\n#define DORQ_REG_PF_MAX_ICID_7_RT_OFFSET\t\t\t\t7\n#define DORQ_REG_VF_MAX_ICID_0_RT_OFFSET\t\t\t\t8\n#define DORQ_REG_VF_MAX_ICID_1_RT_OFFSET\t\t\t\t9\n#define DORQ_REG_VF_MAX_ICID_2_RT_OFFSET\t\t\t\t10\n#define DORQ_REG_VF_MAX_ICID_3_RT_OFFSET\t\t\t\t11\n#define DORQ_REG_VF_MAX_ICID_4_RT_OFFSET\t\t\t\t12\n#define DORQ_REG_VF_MAX_ICID_5_RT_OFFSET\t\t\t\t13\n#define DORQ_REG_VF_MAX_ICID_6_RT_OFFSET\t\t\t\t14\n#define DORQ_REG_VF_MAX_ICID_7_RT_OFFSET\t\t\t\t15\n#define DORQ_REG_VF_ICID_BIT_SHIFT_NORM_RT_OFFSET\t\t\t16\n#define DORQ_REG_PF_WAKE_ALL_RT_OFFSET\t\t\t\t\t17\n#define DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET\t\t\t\t18\n#define IGU_REG_PF_CONFIGURATION_RT_OFFSET\t\t\t\t19\n#define IGU_REG_VF_CONFIGURATION_RT_OFFSET\t\t\t\t20\n#define IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET\t\t\t\t21\n#define IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET\t\t\t\t22\n#define IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET\t\t\t\t23\n#define IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET\t\t\t\t24\n#define CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET\t\t\t\t25\n#define CAU_REG_SB_VAR_MEMORY_RT_OFFSET\t\t\t\t\t26\n#define CAU_REG_SB_VAR_MEMORY_RT_SIZE\t\t\t\t\t736\n#define CAU_REG_SB_ADDR_MEMORY_RT_OFFSET\t\t\t\t762\n#define CAU_REG_SB_ADDR_MEMORY_RT_SIZE\t\t\t\t\t736\n#define CAU_REG_PI_MEMORY_RT_OFFSET\t\t\t\t\t1498\n#define CAU_REG_PI_MEMORY_RT_SIZE\t\t\t\t\t4416\n#define PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET\t\t\t5914\n#define PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET\t\t\t5915\n#define PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET\t\t\t5916\n#define PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET\t\t\t\t5917\n#define PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET\t\t\t\t5918\n#define PRS_REG_SEARCH_TCP_RT_OFFSET\t\t\t\t\t5919\n#define PRS_REG_SEARCH_FCOE_RT_OFFSET\t\t\t\t\t5920\n#define PRS_REG_SEARCH_ROCE_RT_OFFSET\t\t\t\t\t5921\n#define PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET\t\t\t\t5922\n#define PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET\t\t\t\t5923\n#define PRS_REG_SEARCH_OPENFLOW_RT_OFFSET\t\t\t\t5924\n#define PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET\t\t\t5925\n#define PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET\t\t5926\n#define PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET\t\t\t5927\n#define PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t5928\n#define PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET\t\t\t\t5929\n#define SRC_REG_FIRSTFREE_RT_OFFSET\t\t\t\t\t5930\n#define SRC_REG_FIRSTFREE_RT_SIZE\t\t\t\t\t2\n#define SRC_REG_LASTFREE_RT_OFFSET\t\t\t\t\t5932\n#define SRC_REG_LASTFREE_RT_SIZE\t\t\t\t\t2\n#define SRC_REG_COUNTFREE_RT_OFFSET\t\t\t\t\t5934\n#define SRC_REG_NUMBER_HASH_BITS_RT_OFFSET\t\t\t\t5935\n#define PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET\t\t\t\t5936\n#define PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET\t\t\t\t5937\n#define PSWRQ2_REG_TM_P_SIZE_RT_OFFSET\t\t\t\t\t5938\n#define PSWRQ2_REG_QM_P_SIZE_RT_OFFSET\t\t\t\t\t5939\n#define PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET\t\t\t\t\t5940\n#define PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET\t\t\t\t5941\n#define PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET\t\t\t\t5942\n#define PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET\t\t\t\t5943\n#define PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET\t\t\t\t5944\n#define PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET\t\t\t\t5945\n#define PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET\t\t\t\t5946\n#define PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET\t\t\t\t5947\n#define PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET\t\t\t\t5948\n#define PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET\t\t\t\t5949\n#define PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET\t\t\t\t5950\n#define PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET\t\t\t\t5951\n#define PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET\t\t\t\t5952\n#define PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET\t\t\t\t5953\n#define PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5954\n#define PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5955\n#define PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET\t\t\t5956\n#define PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET\t\t\t\t5957\n#define PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET\t\t\t\t5958\n#define PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET\t\t\t\t5959\n#define PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5960\n#define PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5961\n#define PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET\t\t\t\t5962\n#define PSWRQ2_REG_VF_BASE_RT_OFFSET\t\t\t\t\t5963\n#define PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET\t\t\t\t5964\n#define PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET\t\t\t\t5965\n#define PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET\t\t\t\t5966\n#define PSWRQ2_REG_ILT_MEMORY_RT_OFFSET\t\t\t\t\t5967\n#define PSWRQ2_REG_ILT_MEMORY_RT_SIZE\t\t\t\t\t22000\n#define PGLUE_REG_B_VF_BASE_RT_OFFSET\t\t\t\t\t27967\n#define PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET\t\t\t27968\n#define PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET\t\t\t\t27969\n#define PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET\t\t\t\t27970\n#define PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET\t\t\t\t27971\n#define PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET\t\t\t\t27972\n#define PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET\t\t\t\t27973\n#define TM_REG_VF_ENABLE_CONN_RT_OFFSET\t\t\t\t\t27974\n#define TM_REG_PF_ENABLE_CONN_RT_OFFSET\t\t\t\t\t27975\n#define TM_REG_PF_ENABLE_TASK_RT_OFFSET\t\t\t\t\t27976\n#define TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET\t\t\t27977\n#define TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET\t\t\t27978\n#define TM_REG_CONFIG_CONN_MEM_RT_OFFSET\t\t\t\t27979\n#define TM_REG_CONFIG_CONN_MEM_RT_SIZE\t\t\t\t\t416\n#define TM_REG_CONFIG_TASK_MEM_RT_OFFSET\t\t\t\t28395\n#define TM_REG_CONFIG_TASK_MEM_RT_SIZE\t\t\t\t\t512\n#define QM_REG_MAXPQSIZE_0_RT_OFFSET\t\t\t\t\t28907\n#define QM_REG_MAXPQSIZE_1_RT_OFFSET\t\t\t\t\t28908\n#define QM_REG_MAXPQSIZE_2_RT_OFFSET\t\t\t\t\t28909\n#define QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET\t\t\t\t28910\n#define QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET\t\t\t\t28911\n#define QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET\t\t\t\t28912\n#define QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET\t\t\t\t28913\n#define QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET\t\t\t\t28914\n#define QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET\t\t\t\t28915\n#define QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET\t\t\t\t28916\n#define QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET\t\t\t\t28917\n#define QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET\t\t\t\t28918\n#define QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET\t\t\t\t28919\n#define QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET\t\t\t\t28920\n#define QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET\t\t\t\t28921\n#define QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET\t\t\t\t28922\n#define QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET\t\t\t\t28923\n#define QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET\t\t\t\t28924\n#define QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET\t\t\t\t28925\n#define QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET\t\t\t\t28926\n#define QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET\t\t\t\t28927\n#define QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET\t\t\t\t28928\n#define QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET\t\t\t\t28929\n#define QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET\t\t\t\t28930\n#define QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET\t\t\t\t28931\n#define QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET\t\t\t\t28932\n#define QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET\t\t\t\t28933\n#define QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET\t\t\t\t28934\n#define QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET\t\t\t\t28935\n#define QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET\t\t\t\t28936\n#define QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET\t\t\t\t28937\n#define QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET\t\t\t\t28938\n#define QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET\t\t\t\t28939\n#define QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET\t\t\t\t28940\n#define QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET\t\t\t\t28941\n#define QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET\t\t\t\t28942\n#define QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET\t\t\t\t28943\n#define QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET\t\t\t\t28944\n#define QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET\t\t\t\t28945\n#define QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET\t\t\t\t28946\n#define QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET\t\t\t\t28947\n#define QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET\t\t\t\t28948\n#define QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET\t\t\t\t28949\n#define QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET\t\t\t\t28950\n#define QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET\t\t\t\t28951\n#define QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET\t\t\t\t28952\n#define QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET\t\t\t\t28953\n#define QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET\t\t\t\t28954\n#define QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET\t\t\t\t28955\n#define QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET\t\t\t\t28956\n#define QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET\t\t\t\t28957\n#define QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET\t\t\t\t28958\n#define QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET\t\t\t\t28959\n#define QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET\t\t\t\t28960\n#define QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET\t\t\t\t28961\n#define QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET\t\t\t\t28962\n#define QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET\t\t\t\t28963\n#define QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET\t\t\t\t28964\n#define QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET\t\t\t\t28965\n#define QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET\t\t\t\t28966\n#define QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET\t\t\t\t28967\n#define QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET\t\t\t\t28968\n#define QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET\t\t\t\t28969\n#define QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET\t\t\t\t28970\n#define QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET\t\t\t\t28971\n#define QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET\t\t\t\t28972\n#define QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET\t\t\t\t28973\n#define QM_REG_BASEADDROTHERPQ_RT_OFFSET\t\t\t\t28974\n#define QM_REG_BASEADDROTHERPQ_RT_SIZE\t\t\t\t\t128\n#define QM_REG_PTRTBLOTHER_RT_OFFSET\t\t\t\t\t29102\n#define QM_REG_PTRTBLOTHER_RT_SIZE\t\t\t\t\t256\n#define QM_REG_VOQCRDLINE_RT_OFFSET\t\t\t\t\t29358\n#define QM_REG_VOQCRDLINE_RT_SIZE\t\t\t\t\t20\n#define QM_REG_VOQINITCRDLINE_RT_OFFSET\t\t\t\t\t29378\n#define QM_REG_VOQINITCRDLINE_RT_SIZE\t\t\t\t\t20\n#define QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET\t\t\t\t29398\n#define QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET\t\t\t\t29399\n#define QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET\t\t\t\t29400\n#define QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET\t\t\t\t29401\n#define QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET\t\t\t\t29402\n#define QM_REG_WRROTHERPQGRP_0_RT_OFFSET\t\t\t\t29403\n#define QM_REG_WRROTHERPQGRP_1_RT_OFFSET\t\t\t\t29404\n#define QM_REG_WRROTHERPQGRP_2_RT_OFFSET\t\t\t\t29405\n#define QM_REG_WRROTHERPQGRP_3_RT_OFFSET\t\t\t\t29406\n#define QM_REG_WRROTHERPQGRP_4_RT_OFFSET\t\t\t\t29407\n#define QM_REG_WRROTHERPQGRP_5_RT_OFFSET\t\t\t\t29408\n#define QM_REG_WRROTHERPQGRP_6_RT_OFFSET\t\t\t\t29409\n#define QM_REG_WRROTHERPQGRP_7_RT_OFFSET\t\t\t\t29410\n#define QM_REG_WRROTHERPQGRP_8_RT_OFFSET\t\t\t\t29411\n#define QM_REG_WRROTHERPQGRP_9_RT_OFFSET\t\t\t\t29412\n#define QM_REG_WRROTHERPQGRP_10_RT_OFFSET\t\t\t\t29413\n#define QM_REG_WRROTHERPQGRP_11_RT_OFFSET\t\t\t\t29414\n#define QM_REG_WRROTHERPQGRP_12_RT_OFFSET\t\t\t\t29415\n#define QM_REG_WRROTHERPQGRP_13_RT_OFFSET\t\t\t\t29416\n#define QM_REG_WRROTHERPQGRP_14_RT_OFFSET\t\t\t\t29417\n#define QM_REG_WRROTHERPQGRP_15_RT_OFFSET\t\t\t\t29418\n#define QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET\t\t\t\t29419\n#define QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET\t\t\t\t29420\n#define QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET\t\t\t\t29421\n#define QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET\t\t\t\t29422\n#define QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET\t\t\t\t29423\n#define QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET\t\t\t\t29424\n#define QM_REG_PQTX2PF_0_RT_OFFSET\t\t\t\t\t29425\n#define QM_REG_PQTX2PF_1_RT_OFFSET\t\t\t\t\t29426\n#define QM_REG_PQTX2PF_2_RT_OFFSET\t\t\t\t\t29427\n#define QM_REG_PQTX2PF_3_RT_OFFSET\t\t\t\t\t29428\n#define QM_REG_PQTX2PF_4_RT_OFFSET\t\t\t\t\t29429\n#define QM_REG_PQTX2PF_5_RT_OFFSET\t\t\t\t\t29430\n#define QM_REG_PQTX2PF_6_RT_OFFSET\t\t\t\t\t29431\n#define QM_REG_PQTX2PF_7_RT_OFFSET\t\t\t\t\t29432\n#define QM_REG_PQTX2PF_8_RT_OFFSET\t\t\t\t\t29433\n#define QM_REG_PQTX2PF_9_RT_OFFSET\t\t\t\t\t29434\n#define QM_REG_PQTX2PF_10_RT_OFFSET\t\t\t\t\t29435\n#define QM_REG_PQTX2PF_11_RT_OFFSET\t\t\t\t\t29436\n#define QM_REG_PQTX2PF_12_RT_OFFSET\t\t\t\t\t29437\n#define QM_REG_PQTX2PF_13_RT_OFFSET\t\t\t\t\t29438\n#define QM_REG_PQTX2PF_14_RT_OFFSET\t\t\t\t\t29439\n#define QM_REG_PQTX2PF_15_RT_OFFSET\t\t\t\t\t29440\n#define QM_REG_PQTX2PF_16_RT_OFFSET\t\t\t\t\t29441\n#define QM_REG_PQTX2PF_17_RT_OFFSET\t\t\t\t\t29442\n#define QM_REG_PQTX2PF_18_RT_OFFSET\t\t\t\t\t29443\n#define QM_REG_PQTX2PF_19_RT_OFFSET\t\t\t\t\t29444\n#define QM_REG_PQTX2PF_20_RT_OFFSET\t\t\t\t\t29445\n#define QM_REG_PQTX2PF_21_RT_OFFSET\t\t\t\t\t29446\n#define QM_REG_PQTX2PF_22_RT_OFFSET\t\t\t\t\t29447\n#define QM_REG_PQTX2PF_23_RT_OFFSET\t\t\t\t\t29448\n#define QM_REG_PQTX2PF_24_RT_OFFSET\t\t\t\t\t29449\n#define QM_REG_PQTX2PF_25_RT_OFFSET\t\t\t\t\t29450\n#define QM_REG_PQTX2PF_26_RT_OFFSET\t\t\t\t\t29451\n#define QM_REG_PQTX2PF_27_RT_OFFSET\t\t\t\t\t29452\n#define QM_REG_PQTX2PF_28_RT_OFFSET\t\t\t\t\t29453\n#define QM_REG_PQTX2PF_29_RT_OFFSET\t\t\t\t\t29454\n#define QM_REG_PQTX2PF_30_RT_OFFSET\t\t\t\t\t29455\n#define QM_REG_PQTX2PF_31_RT_OFFSET\t\t\t\t\t29456\n#define QM_REG_PQTX2PF_32_RT_OFFSET\t\t\t\t\t29457\n#define QM_REG_PQTX2PF_33_RT_OFFSET\t\t\t\t\t29458\n#define QM_REG_PQTX2PF_34_RT_OFFSET\t\t\t\t\t29459\n#define QM_REG_PQTX2PF_35_RT_OFFSET\t\t\t\t\t29460\n#define QM_REG_PQTX2PF_36_RT_OFFSET\t\t\t\t\t29461\n#define QM_REG_PQTX2PF_37_RT_OFFSET\t\t\t\t\t29462\n#define QM_REG_PQTX2PF_38_RT_OFFSET\t\t\t\t\t29463\n#define QM_REG_PQTX2PF_39_RT_OFFSET\t\t\t\t\t29464\n#define QM_REG_PQTX2PF_40_RT_OFFSET\t\t\t\t\t29465\n#define QM_REG_PQTX2PF_41_RT_OFFSET\t\t\t\t\t29466\n#define QM_REG_PQTX2PF_42_RT_OFFSET\t\t\t\t\t29467\n#define QM_REG_PQTX2PF_43_RT_OFFSET\t\t\t\t\t29468\n#define QM_REG_PQTX2PF_44_RT_OFFSET\t\t\t\t\t29469\n#define QM_REG_PQTX2PF_45_RT_OFFSET\t\t\t\t\t29470\n#define QM_REG_PQTX2PF_46_RT_OFFSET\t\t\t\t\t29471\n#define QM_REG_PQTX2PF_47_RT_OFFSET\t\t\t\t\t29472\n#define QM_REG_PQTX2PF_48_RT_OFFSET\t\t\t\t\t29473\n#define QM_REG_PQTX2PF_49_RT_OFFSET\t\t\t\t\t29474\n#define QM_REG_PQTX2PF_50_RT_OFFSET\t\t\t\t\t29475\n#define QM_REG_PQTX2PF_51_RT_OFFSET\t\t\t\t\t29476\n#define QM_REG_PQTX2PF_52_RT_OFFSET\t\t\t\t\t29477\n#define QM_REG_PQTX2PF_53_RT_OFFSET\t\t\t\t\t29478\n#define QM_REG_PQTX2PF_54_RT_OFFSET\t\t\t\t\t29479\n#define QM_REG_PQTX2PF_55_RT_OFFSET\t\t\t\t\t29480\n#define QM_REG_PQTX2PF_56_RT_OFFSET\t\t\t\t\t29481\n#define QM_REG_PQTX2PF_57_RT_OFFSET\t\t\t\t\t29482\n#define QM_REG_PQTX2PF_58_RT_OFFSET\t\t\t\t\t29483\n#define QM_REG_PQTX2PF_59_RT_OFFSET\t\t\t\t\t29484\n#define QM_REG_PQTX2PF_60_RT_OFFSET\t\t\t\t\t29485\n#define QM_REG_PQTX2PF_61_RT_OFFSET\t\t\t\t\t29486\n#define QM_REG_PQTX2PF_62_RT_OFFSET\t\t\t\t\t29487\n#define QM_REG_PQTX2PF_63_RT_OFFSET\t\t\t\t\t29488\n#define QM_REG_PQOTHER2PF_0_RT_OFFSET\t\t\t\t\t29489\n#define QM_REG_PQOTHER2PF_1_RT_OFFSET\t\t\t\t\t29490\n#define QM_REG_PQOTHER2PF_2_RT_OFFSET\t\t\t\t\t29491\n#define QM_REG_PQOTHER2PF_3_RT_OFFSET\t\t\t\t\t29492\n#define QM_REG_PQOTHER2PF_4_RT_OFFSET\t\t\t\t\t29493\n#define QM_REG_PQOTHER2PF_5_RT_OFFSET\t\t\t\t\t29494\n#define QM_REG_PQOTHER2PF_6_RT_OFFSET\t\t\t\t\t29495\n#define QM_REG_PQOTHER2PF_7_RT_OFFSET\t\t\t\t\t29496\n#define QM_REG_PQOTHER2PF_8_RT_OFFSET\t\t\t\t\t29497\n#define QM_REG_PQOTHER2PF_9_RT_OFFSET\t\t\t\t\t29498\n#define QM_REG_PQOTHER2PF_10_RT_OFFSET\t\t\t\t\t29499\n#define QM_REG_PQOTHER2PF_11_RT_OFFSET\t\t\t\t\t29500\n#define QM_REG_PQOTHER2PF_12_RT_OFFSET\t\t\t\t\t29501\n#define QM_REG_PQOTHER2PF_13_RT_OFFSET\t\t\t\t\t29502\n#define QM_REG_PQOTHER2PF_14_RT_OFFSET\t\t\t\t\t29503\n#define QM_REG_PQOTHER2PF_15_RT_OFFSET\t\t\t\t\t29504\n#define QM_REG_RLGLBLPERIOD_0_RT_OFFSET\t\t\t\t\t29505\n#define QM_REG_RLGLBLPERIOD_1_RT_OFFSET\t\t\t\t\t29506\n#define QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET\t\t\t\t29507\n#define QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET\t\t\t\t29508\n#define QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET\t\t\t\t29509\n#define QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET\t\t\t\t29510\n#define QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET\t\t\t\t29511\n#define QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET\t\t\t\t29512\n#define QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET\t\t\t\t29513\n#define QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET\t\t\t\t29514\n#define QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET\t\t\t\t29515\n#define QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET\t\t\t\t29516\n#define QM_REG_RLGLBLINCVAL_RT_OFFSET\t\t\t\t\t29517\n#define QM_REG_RLGLBLINCVAL_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLUPPERBOUND_RT_OFFSET\t\t\t\t29773\n#define QM_REG_RLGLBLUPPERBOUND_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLCRD_RT_OFFSET\t\t\t\t\t30029\n#define QM_REG_RLGLBLCRD_RT_SIZE\t\t\t\t\t256\n#define QM_REG_RLGLBLENABLE_RT_OFFSET\t\t\t\t\t30285\n#define QM_REG_RLPFPERIOD_RT_OFFSET\t\t\t\t\t30286\n#define QM_REG_RLPFPERIODTIMER_RT_OFFSET\t\t\t\t30287\n#define QM_REG_RLPFINCVAL_RT_OFFSET\t\t\t\t\t30288\n#define QM_REG_RLPFINCVAL_RT_SIZE\t\t\t\t\t16\n#define QM_REG_RLPFUPPERBOUND_RT_OFFSET\t\t\t\t\t30304\n#define QM_REG_RLPFUPPERBOUND_RT_SIZE\t\t\t\t\t16\n#define QM_REG_RLPFCRD_RT_OFFSET\t\t\t\t\t30320\n#define QM_REG_RLPFCRD_RT_SIZE\t\t\t\t\t\t16\n#define QM_REG_RLPFENABLE_RT_OFFSET\t\t\t\t\t30336\n#define QM_REG_RLPFVOQENABLE_RT_OFFSET\t\t\t\t\t30337\n#define QM_REG_WFQPFWEIGHT_RT_OFFSET\t\t\t\t\t30338\n#define QM_REG_WFQPFWEIGHT_RT_SIZE\t\t\t\t\t16\n#define QM_REG_WFQPFUPPERBOUND_RT_OFFSET\t\t\t\t30354\n#define QM_REG_WFQPFUPPERBOUND_RT_SIZE\t\t\t\t\t16\n#define QM_REG_WFQPFCRD_RT_OFFSET\t\t\t\t\t30370\n#define QM_REG_WFQPFCRD_RT_SIZE\t\t\t\t\t\t160\n#define QM_REG_WFQPFENABLE_RT_OFFSET\t\t\t\t\t30530\n#define QM_REG_WFQVPENABLE_RT_OFFSET\t\t\t\t\t30531\n#define QM_REG_BASEADDRTXPQ_RT_OFFSET\t\t\t\t\t30532\n#define QM_REG_BASEADDRTXPQ_RT_SIZE\t\t\t\t\t512\n#define QM_REG_TXPQMAP_RT_OFFSET\t\t\t\t\t31044\n#define QM_REG_TXPQMAP_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_WFQVPWEIGHT_RT_OFFSET\t\t\t\t\t31556\n#define QM_REG_WFQVPWEIGHT_RT_SIZE\t\t\t\t\t512\n#define QM_REG_WFQVPCRD_RT_OFFSET\t\t\t\t\t32068\n#define QM_REG_WFQVPCRD_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_WFQVPMAP_RT_OFFSET\t\t\t\t\t32580\n#define QM_REG_WFQVPMAP_RT_SIZE\t\t\t\t\t\t512\n#define QM_REG_PTRTBLTX_RT_OFFSET\t\t\t\t\t33092\n#define QM_REG_PTRTBLTX_RT_SIZE\t\t\t\t\t\t1024\n#define QM_REG_WFQPFCRD_MSB_RT_OFFSET\t\t\t\t\t34116\n#define QM_REG_WFQPFCRD_MSB_RT_SIZE\t\t\t\t\t160\n#define NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t34276\n#define NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET\t\t\t\t34277\n#define NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET\t\t\t\t34278\n#define NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET\t\t\t\t34279\n#define NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET\t\t\t\t34280\n#define NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET\t\t\t\t34281\n#define NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET\t\t\t34282\n#define NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET\t\t\t\t34283\n#define NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE\t\t\t\t\t4\n#define NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET\t\t\t\t34287\n#define NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE\t\t\t\t4\n#define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET\t\t\t\t34291\n#define NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE\t\t\t\t32\n#define NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET\t\t\t\t34323\n#define NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE\t\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET\t\t\t\t34339\n#define NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE\t\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET\t\t\t34355\n#define NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE\t\t\t16\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET\t\t\t34371\n#define NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE\t\t\t\t16\n#define NIG_REG_TX_EDPM_CTRL_RT_OFFSET\t\t\t\t\t34387\n#define NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET\t\t\t\t34388\n#define NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE\t\t\t\t8\n#define CDU_REG_CID_ADDR_PARAMS_RT_OFFSET\t\t\t\t34396\n#define CDU_REG_SEGMENT0_PARAMS_RT_OFFSET\t\t\t\t34397\n#define CDU_REG_SEGMENT1_PARAMS_RT_OFFSET\t\t\t\t34398\n#define CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET\t\t\t\t34399\n#define CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET\t\t\t\t34400\n#define CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET\t\t\t\t34401\n#define CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET\t\t\t\t34402\n#define CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET\t\t\t34403\n#define CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET\t\t\t34404\n#define CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET\t\t\t34405\n#define CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET\t\t\t34406\n#define CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET\t\t\t\t34407\n#define CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET\t\t\t\t34408\n#define PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET\t\t\t\t34409\n#define PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET\t\t\t\t34410\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET\t\t\t34411\n#define PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET\t\t\t\t34412\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET\t\t\t34413\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET\t\t\t34414\n#define PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET\t\t\t\t34415\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET\t\t\t34416\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET\t\t\t34417\n#define PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET\t\t\t\t34418\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET\t\t\t34419\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET\t\t\t34420\n#define PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET\t\t\t\t34421\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET\t\t\t34422\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET\t\t\t34423\n#define PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET\t\t\t\t34424\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET\t\t\t34425\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET\t\t\t34426\n#define PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET\t\t\t\t34427\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET\t\t\t34428\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET\t\t\t34429\n#define PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET\t\t\t\t34430\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET\t\t\t34431\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET\t\t\t34432\n#define PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET\t\t\t\t34433\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET\t\t\t34434\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET\t\t\t34435\n#define PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET\t\t\t\t34436\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET\t\t\t34437\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET\t\t\t34438\n#define PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET\t\t\t\t34439\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET\t\t\t34440\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET\t\t\t34441\n#define PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET\t\t\t\t34442\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET\t\t\t34443\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET\t\t\t34444\n#define PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET\t\t\t\t34445\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET\t\t\t34446\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET\t\t\t34447\n#define PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET\t\t\t\t34448\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET\t\t\t34449\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET\t\t\t34450\n#define PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET\t\t\t\t34451\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET\t\t\t34452\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET\t\t\t34453\n#define PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET\t\t\t\t34454\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET\t\t\t34455\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET\t\t\t34456\n#define PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET\t\t\t\t34457\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET\t\t\t34458\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET\t\t\t34459\n#define PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET\t\t\t\t34460\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET\t\t\t34461\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET\t\t\t34462\n#define PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET\t\t\t\t34463\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET\t\t\t34464\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET\t\t\t34465\n#define PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET\t\t\t\t34466\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET\t\t\t34467\n#define PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET\t\t\t34468\n#define PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET\t\t\t\t34469\n#define PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET\t\t\t34470\n#define XCM_REG_CON_PHY_Q3_RT_OFFSET\t\t\t\t\t34471\n\n#define RUNTIME_ARRAY_SIZE 34472\n\n/* Init Callbacks */\n#define DMAE_READY_CB\t0\n\n/* The eth storm context for the Tstorm */\nstruct tstorm_eth_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n/* The eth storm context for the Pstorm */\nstruct pstorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n/* The eth storm context for the Xstorm */\nstruct xstorm_eth_conn_st_ctx {\n\t__le32 reserved[60];\n};\n\nstruct e4_xstorm_eth_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\t\tu8 flags1;\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_E5_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_E5_RESERVED2_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_E5_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_E5_RESERVED3_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF7_SHIFT\t6\n\t\tu8 flags4;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF12_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF12_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF13_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF13_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF14_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF14_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF15_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_MASK\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_SHIFT\t\t\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_MASK\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_SHIFT\t\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_SHIFT\t\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT\t0\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT\t\t4\n#define E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t\t0x1\n#define E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_MASK\t\t0x3\n#define E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 word7;\n\t__le16 word8;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n\t__le32 reg9;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 reg12;\n\t__le32 reg13;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n\t__le32 reg18;\n\t__le32 reg19;\n\t__le16 word12;\n\t__le16 word13;\n\t__le16 word14;\n\t__le16 word15;\n};\n\n/* The eth storm context for the Ystorm */\nstruct ystorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\nstruct e4_ystorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 state;\n\tu8 flags0;\n#define E4_YSTORM_ETH_CONN_AG_CTX_BIT0_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t\t\t0\n#define E4_YSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK\t0x3\n#define E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT\t2\n#define E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_MASK\t\t0x3\n#define E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_SHIFT\t4\n#define E4_YSTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_YSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT\t0\n#define E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_SHIFT\t1\n#define E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t3\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t\t\t4\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t\t\t5\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t\t\t6\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t\t\t7\n\tu8 tx_q0_int_coallecing_timeset;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 terminate_spqe;\n\t__le32 reg1;\n\t__le16 tx_bd_cons_upd;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct e4_tstorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT2_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT2_SHIFT\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT3_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT3_SHIFT\t3\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT4_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT4_SHIFT\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT5_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_BIT5_SHIFT\t5\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t6\n\tu8 flags1;\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF4_SHIFT\t6\n\tu8 flags2;\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF5_SHIFT\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF6_SHIFT\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF7_SHIFT\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF9_SHIFT\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF10_SHIFT\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t5\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t6\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT\t1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT\t3\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT\t5\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT\t6\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_SHIFT\t5\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 rx_bd_cons;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 rx_bd_prod;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\nstruct e4_ustorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_ETH_CONN_AG_CTX_BIT0_MASK\t\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_BIT0_SHIFT\t\t\t0\n#define E4_USTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_MASK\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_SHIFT\t2\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_MASK\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_SHIFT\t4\n#define E4_USTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define E4_USTORM_ETH_CONN_AG_CTX_CF3_MASK\t\t\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_CF3_SHIFT\t\t\t0\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_MASK\t\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_SHIFT\t\t2\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_MASK\t\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_SHIFT\t\t4\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK\t0x3\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_SHIFT\t0\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_SHIFT\t1\n#define E4_USTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define E4_USTORM_ETH_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_MASK\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_SHIFT\t\t4\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_MASK\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_SHIFT\t\t5\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT\t6\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags3;\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 tx_bd_cons;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 tx_int_coallecing_timeset;\n\t__le16 tx_drv_bd_cons;\n\t__le16 rx_drv_cqe_cons;\n};\n\n/* The eth storm context for the Ustorm */\nstruct ustorm_eth_conn_st_ctx {\n\t__le32 reserved[40];\n};\n\n/* The eth storm context for the Mstorm */\nstruct mstorm_eth_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n/* eth connection context */\nstruct e4_eth_conn_context {\n\tstruct tstorm_eth_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct pstorm_eth_conn_st_ctx pstorm_st_context;\n\tstruct xstorm_eth_conn_st_ctx xstorm_st_context;\n\tstruct e4_xstorm_eth_conn_ag_ctx xstorm_ag_context;\n\tstruct e4_tstorm_eth_conn_ag_ctx tstorm_ag_context;\n\tstruct ystorm_eth_conn_st_ctx ystorm_st_context;\n\tstruct e4_ystorm_eth_conn_ag_ctx ystorm_ag_context;\n\tstruct e4_ustorm_eth_conn_ag_ctx ustorm_ag_context;\n\tstruct ustorm_eth_conn_st_ctx ustorm_st_context;\n\tstruct mstorm_eth_conn_st_ctx mstorm_st_context;\n};\n\n/* Ethernet filter types: mac/vlan/pair */\nenum eth_error_code {\n\tETH_OK = 0x00,\n\tETH_FILTERS_MAC_ADD_FAIL_FULL,\n\tETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2,\n\tETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2,\n\tETH_FILTERS_MAC_ADD_FAIL_DUP_STT2,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2,\n\tETH_FILTERS_MAC_DEL_FAIL_NOF_STT2,\n\tETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC,\n\tETH_FILTERS_VLAN_ADD_FAIL_FULL,\n\tETH_FILTERS_VLAN_ADD_FAIL_DUP,\n\tETH_FILTERS_VLAN_DEL_FAIL_NOF,\n\tETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1,\n\tETH_FILTERS_PAIR_ADD_FAIL_DUP,\n\tETH_FILTERS_PAIR_ADD_FAIL_FULL,\n\tETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC,\n\tETH_FILTERS_PAIR_DEL_FAIL_NOF,\n\tETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1,\n\tETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC,\n\tETH_FILTERS_VNI_ADD_FAIL_FULL,\n\tETH_FILTERS_VNI_ADD_FAIL_DUP,\n\tETH_FILTERS_GFT_UPDATE_FAIL,\n\tETH_RX_QUEUE_FAIL_LOAD_VF_DATA,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_MAX_HOPS,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_NO_FREE_ENRTY,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_ALREADY_EXISTS,\n\tETH_FILTERS_GFS_ADD_FILTER_FAIL_PCI_ERROR,\n\tETH_FILTERS_GFS_ADD_FINLER_FAIL_MAGIC_NUM_ERROR,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_MAX_HOPS,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_NO_MATCH_ENRTY,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_PCI_ERROR,\n\tETH_FILTERS_GFS_DEL_FILTER_FAIL_MAGIC_NUM_ERROR,\n\tMAX_ETH_ERROR_CODE\n};\n\n/* Opcodes for the event ring */\nenum eth_event_opcode {\n\tETH_EVENT_UNUSED,\n\tETH_EVENT_VPORT_START,\n\tETH_EVENT_VPORT_UPDATE,\n\tETH_EVENT_VPORT_STOP,\n\tETH_EVENT_TX_QUEUE_START,\n\tETH_EVENT_TX_QUEUE_STOP,\n\tETH_EVENT_RX_QUEUE_START,\n\tETH_EVENT_RX_QUEUE_UPDATE,\n\tETH_EVENT_RX_QUEUE_STOP,\n\tETH_EVENT_FILTERS_UPDATE,\n\tETH_EVENT_RX_ADD_OPENFLOW_FILTER,\n\tETH_EVENT_RX_DELETE_OPENFLOW_FILTER,\n\tETH_EVENT_RX_CREATE_OPENFLOW_ACTION,\n\tETH_EVENT_RX_ADD_UDP_FILTER,\n\tETH_EVENT_RX_DELETE_UDP_FILTER,\n\tETH_EVENT_RX_CREATE_GFT_ACTION,\n\tETH_EVENT_RX_GFT_UPDATE_FILTER,\n\tETH_EVENT_TX_QUEUE_UPDATE,\n\tETH_EVENT_RGFS_ADD_FILTER,\n\tETH_EVENT_RGFS_DEL_FILTER,\n\tETH_EVENT_TGFS_ADD_FILTER,\n\tETH_EVENT_TGFS_DEL_FILTER,\n\tETH_EVENT_GFS_COUNTERS_REPORT_REQUEST,\n\tMAX_ETH_EVENT_OPCODE\n};\n\n/* Classify rule types in E2/E3 */\nenum eth_filter_action {\n\tETH_FILTER_ACTION_UNUSED,\n\tETH_FILTER_ACTION_REMOVE,\n\tETH_FILTER_ACTION_ADD,\n\tETH_FILTER_ACTION_REMOVE_ALL,\n\tMAX_ETH_FILTER_ACTION\n};\n\n/* Command for adding/removing a classification rule $$KEEP_ENDIANNESS$$ */\nstruct eth_filter_cmd {\n\tu8 type;\n\tu8 vport_id;\n\tu8 action;\n\tu8 reserved0;\n\t__le32 vni;\n\t__le16 mac_lsb;\n\t__le16 mac_mid;\n\t__le16 mac_msb;\n\t__le16 vlan_id;\n};\n\n/*\t$$KEEP_ENDIANNESS$$ */\nstruct eth_filter_cmd_header {\n\tu8 rx;\n\tu8 tx;\n\tu8 cmd_cnt;\n\tu8 assert_on_error;\n\tu8 reserved1[4];\n};\n\n/* Ethernet filter types: mac/vlan/pair */\nenum eth_filter_type {\n\tETH_FILTER_TYPE_UNUSED,\n\tETH_FILTER_TYPE_MAC,\n\tETH_FILTER_TYPE_VLAN,\n\tETH_FILTER_TYPE_PAIR,\n\tETH_FILTER_TYPE_INNER_MAC,\n\tETH_FILTER_TYPE_INNER_VLAN,\n\tETH_FILTER_TYPE_INNER_PAIR,\n\tETH_FILTER_TYPE_INNER_MAC_VNI_PAIR,\n\tETH_FILTER_TYPE_MAC_VNI_PAIR,\n\tETH_FILTER_TYPE_VNI,\n\tMAX_ETH_FILTER_TYPE\n};\n\n/* inner to inner vlan priority translation configurations */\nstruct eth_in_to_in_pri_map_cfg {\n\tu8 inner_vlan_pri_remap_en;\n\tu8 reserved[7];\n\tu8 non_rdma_in_to_in_pri_map[8];\n\tu8 rdma_in_to_in_pri_map[8];\n};\n\n/* Eth IPv4 Fragment Type */\nenum eth_ipv4_frag_type {\n\tETH_IPV4_NOT_FRAG,\n\tETH_IPV4_FIRST_FRAG,\n\tETH_IPV4_NON_FIRST_FRAG,\n\tMAX_ETH_IPV4_FRAG_TYPE\n};\n\n/* eth IPv4 Fragment Type */\nenum eth_ip_type {\n\tETH_IPV4,\n\tETH_IPV6,\n\tMAX_ETH_IP_TYPE\n};\n\n/* Ethernet Ramrod Command IDs */\nenum eth_ramrod_cmd_id {\n\tETH_RAMROD_UNUSED,\n\tETH_RAMROD_VPORT_START,\n\tETH_RAMROD_VPORT_UPDATE,\n\tETH_RAMROD_VPORT_STOP,\n\tETH_RAMROD_RX_QUEUE_START,\n\tETH_RAMROD_RX_QUEUE_STOP,\n\tETH_RAMROD_TX_QUEUE_START,\n\tETH_RAMROD_TX_QUEUE_STOP,\n\tETH_RAMROD_FILTERS_UPDATE,\n\tETH_RAMROD_RX_QUEUE_UPDATE,\n\tETH_RAMROD_RX_CREATE_OPENFLOW_ACTION,\n\tETH_RAMROD_RX_ADD_OPENFLOW_FILTER,\n\tETH_RAMROD_RX_DELETE_OPENFLOW_FILTER,\n\tETH_RAMROD_RX_ADD_UDP_FILTER,\n\tETH_RAMROD_RX_DELETE_UDP_FILTER,\n\tETH_RAMROD_RX_CREATE_GFT_ACTION,\n\tETH_RAMROD_GFT_UPDATE_FILTER,\n\tETH_RAMROD_TX_QUEUE_UPDATE,\n\tETH_RAMROD_RGFS_FILTER_ADD,\n\tETH_RAMROD_RGFS_FILTER_DEL,\n\tETH_RAMROD_TGFS_FILTER_ADD,\n\tETH_RAMROD_TGFS_FILTER_DEL,\n\tETH_RAMROD_GFS_COUNTERS_REPORT_REQUEST,\n\tMAX_ETH_RAMROD_CMD_ID\n};\n\n/* Return code from eth sp ramrods */\nstruct eth_return_code {\n\tu8 value;\n#define ETH_RETURN_CODE_ERR_CODE_MASK  0x3F\n#define ETH_RETURN_CODE_ERR_CODE_SHIFT 0\n#define ETH_RETURN_CODE_RESERVED_MASK  0x1\n#define ETH_RETURN_CODE_RESERVED_SHIFT 6\n#define ETH_RETURN_CODE_RX_TX_MASK     0x1\n#define ETH_RETURN_CODE_RX_TX_SHIFT    7\n};\n\n/* tx destination enum */\nenum eth_tx_dst_mode_config_enum {\n\tETH_TX_DST_MODE_CONFIG_DISABLE,\n\tETH_TX_DST_MODE_CONFIG_FORWARD_DATA_IN_BD,\n\tETH_TX_DST_MODE_CONFIG_FORWARD_DATA_IN_VPORT,\n\tMAX_ETH_TX_DST_MODE_CONFIG_ENUM\n};\n\n/* What to do in case an error occurs */\nenum eth_tx_err {\n\tETH_TX_ERR_DROP,\n\tETH_TX_ERR_ASSERT_MALICIOUS,\n\tMAX_ETH_TX_ERR\n};\n\n/* Array of the different error type behaviors */\nstruct eth_tx_err_vals {\n\t__le16 values;\n#define ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_SHIFT\t\t\t0\n#define ETH_TX_ERR_VALS_PACKET_TOO_SMALL_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_PACKET_TOO_SMALL_SHIFT\t\t\t1\n#define ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_SHIFT\t\t\t2\n#define ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_MASK\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_SHIFT\t\t3\n#define ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_MASK\t0x1\n#define ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_SHIFT\t4\n#define ETH_TX_ERR_VALS_MTU_VIOLATION_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_MTU_VIOLATION_SHIFT\t\t\t5\n#define ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_MASK\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_SHIFT\t\t6\n#define ETH_TX_ERR_VALS_ILLEGAL_BD_FLAGS_MASK\t\t\t0x1\n#define ETH_TX_ERR_VALS_ILLEGAL_BD_FLAGS_SHIFT\t\t\t7\n#define ETH_TX_ERR_VALS_RESERVED_MASK\t\t\t\t0xFF\n#define ETH_TX_ERR_VALS_RESERVED_SHIFT\t\t\t\t8\n};\n\n/* vport rss configuration data */\nstruct eth_vport_rss_config {\n\t__le16 capabilities;\n#define ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_SHIFT\t\t0\n#define ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_SHIFT\t\t1\n#define ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_SHIFT\t\t2\n#define ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_SHIFT\t\t3\n#define ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_SHIFT\t\t4\n#define ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_SHIFT\t\t5\n#define ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_MASK\t\t0x1\n#define ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_SHIFT\t6\n#define ETH_VPORT_RSS_CONFIG_RESERVED0_MASK\t\t\t0x1FF\n#define ETH_VPORT_RSS_CONFIG_RESERVED0_SHIFT\t\t\t7\n\tu8 rss_id;\n\tu8 rss_mode;\n\tu8 update_rss_key;\n\tu8 update_rss_ind_table;\n\tu8 update_rss_capabilities;\n\tu8 tbl_size;\n\t__le32 reserved2[2];\n\t__le16 indirection_table[ETH_RSS_IND_TABLE_ENTRIES_NUM];\n\t__le32 rss_key[ETH_RSS_KEY_SIZE_REGS];\n\t__le32 reserved3[2];\n};\n\n/* eth vport RSS mode */\nenum eth_vport_rss_mode {\n\tETH_VPORT_RSS_MODE_DISABLED,\n\tETH_VPORT_RSS_MODE_REGULAR,\n\tMAX_ETH_VPORT_RSS_MODE\n};\n\n/* Command for setting classification flags for a vport $$KEEP_ENDIANNESS$$ */\nstruct eth_vport_rx_mode {\n\t__le16 state;\n#define ETH_VPORT_RX_MODE_UCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_DROP_ALL_SHIFT\t\t0\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_SHIFT\t1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_MASK\t0x1\n#define ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_SHIFT\t2\n#define ETH_VPORT_RX_MODE_MCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_MCAST_DROP_ALL_SHIFT\t\t3\n#define ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_SHIFT\t4\n#define ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_SHIFT\t5\n#define ETH_VPORT_RX_MODE_ACCEPT_ANY_VNI_MASK\t\t0x1\n#define ETH_VPORT_RX_MODE_ACCEPT_ANY_VNI_SHIFT\t\t6\n#define ETH_VPORT_RX_MODE_RESERVED1_MASK\t\t0x1FF\n#define ETH_VPORT_RX_MODE_RESERVED1_SHIFT\t\t7\n};\n\n/* Command for setting tpa parameters */\nstruct eth_vport_tpa_param {\n\tu8 tpa_ipv4_en_flg;\n\tu8 tpa_ipv6_en_flg;\n\tu8 tpa_ipv4_tunn_en_flg;\n\tu8 tpa_ipv6_tunn_en_flg;\n\tu8 tpa_pkt_split_flg;\n\tu8 tpa_hdr_data_split_flg;\n\tu8 tpa_gro_consistent_flg;\n\n\tu8 tpa_max_aggs_num;\n\n\t__le16 tpa_max_size;\n\t__le16 tpa_min_size_to_start;\n\n\t__le16 tpa_min_size_to_cont;\n\tu8 max_buff_num;\n\tu8 reserved;\n};\n\n/* Command for setting classification flags for a vport $$KEEP_ENDIANNESS$$ */\nstruct eth_vport_tx_mode {\n\t__le16 state;\n#define ETH_VPORT_TX_MODE_UCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_UCAST_DROP_ALL_SHIFT\t\t0\n#define ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_SHIFT\t1\n#define ETH_VPORT_TX_MODE_MCAST_DROP_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_MCAST_DROP_ALL_SHIFT\t\t2\n#define ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_SHIFT\t3\n#define ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_MASK\t\t0x1\n#define ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_SHIFT\t4\n#define ETH_VPORT_TX_MODE_RESERVED1_MASK\t\t0x7FF\n#define ETH_VPORT_TX_MODE_RESERVED1_SHIFT\t\t5\n};\n\n/* GFT filter update action type */\nenum gft_filter_update_action {\n\tGFT_ADD_FILTER,\n\tGFT_DELETE_FILTER,\n\tMAX_GFT_FILTER_UPDATE_ACTION\n};\n\n/* Ramrod data for rx add openflow filter */\nstruct rx_add_openflow_filter_data {\n\t__le16 action_icid;\n\tu8 priority;\n\tu8 reserved0;\n\t__le32 tenant_id;\n\t__le16 dst_mac_hi;\n\t__le16 dst_mac_mid;\n\t__le16 dst_mac_lo;\n\t__le16 src_mac_hi;\n\t__le16 src_mac_mid;\n\t__le16 src_mac_lo;\n\t__le16 vlan_id;\n\t__le16 l2_eth_type;\n\tu8 ipv4_dscp;\n\tu8 ipv4_frag_type;\n\tu8 ipv4_over_ip;\n\tu8 tenant_id_exists;\n\t__le32 ipv4_dst_addr;\n\t__le32 ipv4_src_addr;\n\t__le16 l4_dst_port;\n\t__le16 l4_src_port;\n};\n\n/* Ramrod data for rx create gft action */\nstruct rx_create_gft_action_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n/* Ramrod data for rx create openflow action */\nstruct rx_create_openflow_action_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n/* Ramrod data for rx queue start ramrod */\nstruct rx_queue_start_ramrod_data {\n\t__le16 rx_queue_id;\n\t__le16 num_of_pbl_pages;\n\t__le16 bd_max_bytes;\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 vport_id;\n\tu8 default_rss_queue_flg;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 stats_counter_id;\n\tu8 pin_context;\n\tu8 pxp_tph_valid_bd;\n\tu8 pxp_tph_valid_pkt;\n\tu8 pxp_st_hint;\n\n\t__le16 pxp_st_index;\n\tu8 pmd_mode;\n\n\tu8 notify_en;\n\tu8 toggle_val;\n\n\tu8 vf_rx_prod_index;\n\tu8 vf_rx_prod_use_zone_a;\n\tu8 reserved[5];\n\t__le16 reserved1;\n\tstruct regpair cqe_pbl_addr;\n\tstruct regpair bd_base;\n\tstruct regpair reserved2;\n};\n\n/* Ramrod data for rx queue stop ramrod */\nstruct rx_queue_stop_ramrod_data {\n\t__le16 rx_queue_id;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 vport_id;\n\tu8 reserved[3];\n};\n\n/* Ramrod data for rx queue update ramrod */\nstruct rx_queue_update_ramrod_data {\n\t__le16 rx_queue_id;\n\tu8 complete_cqe_flg;\n\tu8 complete_event_flg;\n\tu8 vport_id;\n\tu8 set_default_rss_queue;\n\tu8 reserved[3];\n\tu8 reserved1;\n\tu8 reserved2;\n\tu8 reserved3;\n\t__le16 reserved4;\n\t__le16 reserved5;\n\tstruct regpair reserved6;\n};\n\n/* Ramrod data for rx Add UDP Filter */\nstruct rx_udp_filter_data {\n\t__le16 action_icid;\n\t__le16 vlan_id;\n\tu8 ip_type;\n\tu8 tenant_id_exists;\n\t__le16 reserved1;\n\t__le32 ip_dst_addr[4];\n\t__le32 ip_src_addr[4];\n\t__le16 udp_dst_port;\n\t__le16 udp_src_port;\n\t__le32 tenant_id;\n};\n\n/* Add or delete GFT filter - filter is packet header of type of packet wished\n * to pass certain FW flow.\n */\nstruct rx_update_gft_filter_data {\n\tstruct regpair pkt_hdr_addr;\n\t__le16 pkt_hdr_length;\n\t__le16 action_icid;\n\t__le16 rx_qid;\n\t__le16 flow_id;\n\t__le16 vport_id;\n\tu8 action_icid_valid;\n\tu8 rx_qid_valid;\n\tu8 flow_id_valid;\n\tu8 filter_action;\n\tu8 assert_on_error;\n\tu8 inner_vlan_removal_en;\n};\n\n/* Ramrod data for tx queue start ramrod */\nstruct tx_queue_start_ramrod_data {\n\t__le16 sb_id;\n\tu8 sb_index;\n\tu8 vport_id;\n\tu8 reserved0;\n\tu8 stats_counter_id;\n\t__le16 qm_pq_id;\n\tu8 flags;\n#define TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_MASK\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_SHIFT\t0\n#define TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_MASK\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_SHIFT\t1\n#define TX_QUEUE_START_RAMROD_DATA_PMD_MODE_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_PMD_MODE_SHIFT\t\t2\n#define TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_SHIFT\t\t3\n#define TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_MASK\t\t0x1\n#define TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_SHIFT\t\t4\n#define TX_QUEUE_START_RAMROD_DATA_RESERVED1_MASK\t\t0x7\n#define TX_QUEUE_START_RAMROD_DATA_RESERVED1_SHIFT\t\t5\n\tu8 pxp_st_hint;\n\tu8 pxp_tph_valid_bd;\n\tu8 pxp_tph_valid_pkt;\n\t__le16 pxp_st_index;\n\t__le16 comp_agg_size;\n\t__le16 queue_zone_id;\n\t__le16 reserved2;\n\t__le16 pbl_size;\n\t__le16 tx_queue_id;\n\t__le16 same_as_last_id;\n\t__le16 reserved[3];\n\tstruct regpair pbl_base_addr;\n\tstruct regpair bd_cons_address;\n};\n\n/* Ramrod data for tx queue stop ramrod */\nstruct tx_queue_stop_ramrod_data {\n\t__le16 reserved[4];\n};\n\n/* Ramrod data for tx queue update ramrod */\nstruct tx_queue_update_ramrod_data {\n\t__le16 update_qm_pq_id_flg;\n\t__le16 qm_pq_id;\n\t__le32 reserved0;\n\tstruct regpair reserved1[5];\n};\n\n/* Inner to Inner VLAN priority map update mode */\nenum update_in_to_in_pri_map_mode_enum {\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_DISABLED,\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_NON_RDMA_TBL,\n\tETH_IN_TO_IN_PRI_MAP_UPDATE_RDMA_TBL,\n\tMAX_UPDATE_IN_TO_IN_PRI_MAP_MODE_ENUM\n};\n\n/* Ramrod data for vport update ramrod */\nstruct vport_filter_update_ramrod_data {\n\tstruct eth_filter_cmd_header filter_cmd_hdr;\n\tstruct eth_filter_cmd filter_cmds[ETH_FILTER_RULES_COUNT];\n};\n\n/* Ramrod data for vport start ramrod */\nstruct vport_start_ramrod_data {\n\tu8 vport_id;\n\tu8 sw_fid;\n\t__le16 mtu;\n\tu8 drop_ttl0_en;\n\tu8 inner_vlan_removal_en;\n\tstruct eth_vport_rx_mode rx_mode;\n\tstruct eth_vport_tx_mode tx_mode;\n\tstruct eth_vport_tpa_param tpa_param;\n\t__le16 default_vlan;\n\tu8 tx_switching_en;\n\tu8 anti_spoofing_en;\n\tu8 default_vlan_en;\n\tu8 handle_ptp_pkts;\n\tu8 silent_vlan_removal_en;\n\tu8 untagged;\n\tstruct eth_tx_err_vals tx_err_behav;\n\tu8 zero_placement_offset;\n\tu8 ctl_frame_mac_check_en;\n\tu8 ctl_frame_ethtype_check_en;\n\tu8 reserved0;\n\tu8 reserved1;\n\tu8 tx_dst_port_mode_config;\n\tu8 dst_vport_id;\n\tu8 tx_dst_port_mode;\n\tu8 dst_vport_id_valid;\n\tu8 wipe_inner_vlan_pri_en;\n\tu8 reserved2[2];\n\tstruct eth_in_to_in_pri_map_cfg in_to_in_vlan_pri_map_cfg;\n};\n\n/* Ramrod data for vport stop ramrod */\nstruct vport_stop_ramrod_data {\n\tu8 vport_id;\n\tu8 reserved[7];\n};\n\n/* Ramrod data for vport update ramrod */\nstruct vport_update_ramrod_data_cmn {\n\tu8 vport_id;\n\tu8 update_rx_active_flg;\n\tu8 rx_active_flg;\n\tu8 update_tx_active_flg;\n\tu8 tx_active_flg;\n\tu8 update_rx_mode_flg;\n\tu8 update_tx_mode_flg;\n\tu8 update_approx_mcast_flg;\n\n\tu8 update_rss_flg;\n\tu8 update_inner_vlan_removal_en_flg;\n\n\tu8 inner_vlan_removal_en;\n\tu8 update_tpa_param_flg;\n\tu8 update_tpa_en_flg;\n\tu8 update_tx_switching_en_flg;\n\n\tu8 tx_switching_en;\n\tu8 update_anti_spoofing_en_flg;\n\n\tu8 anti_spoofing_en;\n\tu8 update_handle_ptp_pkts;\n\n\tu8 handle_ptp_pkts;\n\tu8 update_default_vlan_en_flg;\n\n\tu8 default_vlan_en;\n\n\tu8 update_default_vlan_flg;\n\n\t__le16 default_vlan;\n\tu8 update_accept_any_vlan_flg;\n\n\tu8 accept_any_vlan;\n\tu8 silent_vlan_removal_en;\n\tu8 update_mtu_flg;\n\n\t__le16 mtu;\n\tu8 update_ctl_frame_checks_en_flg;\n\tu8 ctl_frame_mac_check_en;\n\tu8 ctl_frame_ethtype_check_en;\n\tu8 update_in_to_in_pri_map_mode;\n\tu8 in_to_in_pri_map[8];\n\tu8 reserved[6];\n};\n\nstruct vport_update_ramrod_mcast {\n\t__le32 bins[ETH_MULTICAST_MAC_BINS_IN_REGS];\n};\n\n/* Ramrod data for vport update ramrod */\nstruct vport_update_ramrod_data {\n\tstruct vport_update_ramrod_data_cmn common;\n\n\tstruct eth_vport_rx_mode rx_mode;\n\tstruct eth_vport_tx_mode tx_mode;\n\t__le32 reserved[3];\n\tstruct eth_vport_tpa_param tpa_param;\n\tstruct vport_update_ramrod_mcast approx_mcast;\n\tstruct eth_vport_rss_config rss_config;\n};\n\nstruct e4_xstorm_eth_conn_ag_ctx_dq_ext_ldpart {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED2_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED2_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_E5_RESERVED3_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_SHIFT\t7\n\tu8 flags2;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_MASK\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_SHIFT\t6\n\tu8 flags7;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_MASK\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_SHIFT\t\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_SHIFT\t\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_SHIFT\t\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_SHIFT\t\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_SHIFT\t\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_SHIFT\t\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_SHIFT\t\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_SHIFT\t\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_MASK\t\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_SHIFT\t\t7\n\tu8 flags11;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_SHIFT\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_SHIFT\t\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_SHIFT\t\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_SHIFT\t\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT\t6\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_SHIFT\t\t0\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_SHIFT\t\t4\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK\t\t0x1\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT\t\t5\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_MASK\t\t\t0x3\n#define E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n};\n\nstruct e4_mstorm_eth_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t 0\n#define E4_MSTORM_ETH_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF0_SHIFT\t\t2\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_xstorm_eth_hw_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_SHIFT\t\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED2_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED2_SHIFT\t\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED3_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_E5_RESERVED3_SHIFT\t\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT\t\t7\n\tu8 flags2;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_MASK\t\t\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_SHIFT\t\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_MASK\t\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_SHIFT\t\t6\n\tu8 flags7;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_SHIFT\t\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_SHIFT\t\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_SHIFT\t\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_SHIFT\t\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_SHIFT\t\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_SHIFT\t\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT\t7\n\tu8 flags10;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_SHIFT\t\t\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT\t\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_SHIFT\t\t\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_SHIFT\t\t\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_MASK\t\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_SHIFT\t\t\t7\n\tu8 flags11;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_SHIFT\t\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_SHIFT\t\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_SHIFT\t\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_SHIFT\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT\t0\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT\t1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT\t2\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT\t3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT\t4\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t0x1\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_MASK\t\t0x3\n#define E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_SHIFT\t\t6\n\tu8 edpm_event_id;\n\t__le16 physical_q0;\n\t__le16 e5_reserved1;\n\t__le16 edpm_num_bds;\n\t__le16 tx_bd_cons;\n\t__le16 tx_bd_prod;\n\t__le16 updated_qm_pq_id;\n\t__le16 conn_dpi;\n};\n\n/* GFT CAM line struct with fields breakout */\nstruct gft_cam_line_mapped {\n\t__le32 camline;\n#define GFT_CAM_LINE_MAPPED_VALID_MASK\t\t\t\t0x1\n#define GFT_CAM_LINE_MAPPED_VALID_SHIFT\t\t\t\t0\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK\t\t\t0x1\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_SHIFT\t\t\t1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_SHIFT\t\t2\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK\t\t0xF\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_SHIFT\t\t3\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_SHIFT\t\t\t7\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK\t\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_PF_ID_SHIFT\t\t\t\t11\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_SHIFT\t\t15\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_MASK\t\t0x1\n#define GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_SHIFT\t16\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_MASK\t0xF\n#define GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_SHIFT\t17\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_MASK\t\t0xF\n#define GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_SHIFT\t\t21\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK\t\t\t0xF\n#define GFT_CAM_LINE_MAPPED_PF_ID_MASK_SHIFT\t\t\t25\n#define GFT_CAM_LINE_MAPPED_RESERVED1_MASK\t\t\t0x7\n#define GFT_CAM_LINE_MAPPED_RESERVED1_SHIFT\t\t\t29\n};\n\n\n/* Used in gft_profile_key: Indication for ip version */\nenum gft_profile_ip_version {\n\tGFT_PROFILE_IPV4 = 0,\n\tGFT_PROFILE_IPV6 = 1,\n\tMAX_GFT_PROFILE_IP_VERSION\n};\n\n/* Profile key stucr fot GFT logic in Prs */\nstruct gft_profile_key {\n\t__le16 profile_key;\n#define GFT_PROFILE_KEY_IP_VERSION_MASK\t\t\t0x1\n#define GFT_PROFILE_KEY_IP_VERSION_SHIFT\t\t0\n#define GFT_PROFILE_KEY_TUNNEL_IP_VERSION_MASK\t\t0x1\n#define GFT_PROFILE_KEY_TUNNEL_IP_VERSION_SHIFT\t\t1\n#define GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_MASK\t0xF\n#define GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_SHIFT\t2\n#define GFT_PROFILE_KEY_TUNNEL_TYPE_MASK\t\t0xF\n#define GFT_PROFILE_KEY_TUNNEL_TYPE_SHIFT\t\t6\n#define GFT_PROFILE_KEY_PF_ID_MASK\t\t\t0xF\n#define GFT_PROFILE_KEY_PF_ID_SHIFT\t\t\t10\n#define GFT_PROFILE_KEY_RESERVED0_MASK\t\t\t0x3\n#define GFT_PROFILE_KEY_RESERVED0_SHIFT\t\t\t14\n};\n\n/* Used in gft_profile_key: Indication for tunnel type */\nenum gft_profile_tunnel_type {\n\tGFT_PROFILE_NO_TUNNEL = 0,\n\tGFT_PROFILE_VXLAN_TUNNEL = 1,\n\tGFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL = 2,\n\tGFT_PROFILE_GRE_IP_TUNNEL = 3,\n\tGFT_PROFILE_GENEVE_MAC_TUNNEL = 4,\n\tGFT_PROFILE_GENEVE_IP_TUNNEL = 5,\n\tMAX_GFT_PROFILE_TUNNEL_TYPE\n};\n\n/* Used in gft_profile_key: Indication for protocol type */\nenum gft_profile_upper_protocol_type {\n\tGFT_PROFILE_ROCE_PROTOCOL = 0,\n\tGFT_PROFILE_RROCE_PROTOCOL = 1,\n\tGFT_PROFILE_FCOE_PROTOCOL = 2,\n\tGFT_PROFILE_ICMP_PROTOCOL = 3,\n\tGFT_PROFILE_ARP_PROTOCOL = 4,\n\tGFT_PROFILE_USER_TCP_SRC_PORT_1_INNER = 5,\n\tGFT_PROFILE_USER_TCP_DST_PORT_1_INNER = 6,\n\tGFT_PROFILE_TCP_PROTOCOL = 7,\n\tGFT_PROFILE_USER_UDP_DST_PORT_1_INNER = 8,\n\tGFT_PROFILE_USER_UDP_DST_PORT_2_OUTER = 9,\n\tGFT_PROFILE_UDP_PROTOCOL = 10,\n\tGFT_PROFILE_USER_IP_1_INNER = 11,\n\tGFT_PROFILE_USER_IP_2_OUTER = 12,\n\tGFT_PROFILE_USER_ETH_1_INNER = 13,\n\tGFT_PROFILE_USER_ETH_2_OUTER = 14,\n\tGFT_PROFILE_RAW = 15,\n\tMAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE\n};\n\n/* GFT RAM line struct */\nstruct gft_ram_line {\n\t__le32 lo;\n#define GFT_RAM_LINE_VLAN_SELECT_MASK\t\t\t0x3\n#define GFT_RAM_LINE_VLAN_SELECT_SHIFT\t\t\t0\n#define GFT_RAM_LINE_TUNNEL_ENTROPHY_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_ENTROPHY_SHIFT\t\t2\n#define GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_SHIFT\t\t3\n#define GFT_RAM_LINE_TUNNEL_TTL_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_TTL_SHIFT\t\t\t4\n#define GFT_RAM_LINE_TUNNEL_ETHERTYPE_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_ETHERTYPE_SHIFT\t\t5\n#define GFT_RAM_LINE_TUNNEL_DST_PORT_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_PORT_SHIFT\t\t6\n#define GFT_RAM_LINE_TUNNEL_SRC_PORT_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_PORT_SHIFT\t\t7\n#define GFT_RAM_LINE_TUNNEL_DSCP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DSCP_SHIFT\t\t\t8\n#define GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_MASK\t0x1\n#define GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_SHIFT\t9\n#define GFT_RAM_LINE_TUNNEL_DST_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_IP_SHIFT\t\t10\n#define GFT_RAM_LINE_TUNNEL_SRC_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_IP_SHIFT\t\t11\n#define GFT_RAM_LINE_TUNNEL_PRIORITY_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_PRIORITY_SHIFT\t\t12\n#define GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_SHIFT\t\t13\n#define GFT_RAM_LINE_TUNNEL_VLAN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_VLAN_SHIFT\t\t\t14\n#define GFT_RAM_LINE_TUNNEL_DST_MAC_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_DST_MAC_SHIFT\t\t15\n#define GFT_RAM_LINE_TUNNEL_SRC_MAC_MASK\t\t0x1\n#define GFT_RAM_LINE_TUNNEL_SRC_MAC_SHIFT\t\t16\n#define GFT_RAM_LINE_TTL_EQUAL_ONE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TTL_EQUAL_ONE_SHIFT\t\t17\n#define GFT_RAM_LINE_TTL_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_TTL_SHIFT\t\t\t\t18\n#define GFT_RAM_LINE_ETHERTYPE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_ETHERTYPE_SHIFT\t\t\t19\n#define GFT_RAM_LINE_RESERVED0_MASK\t\t\t0x1\n#define GFT_RAM_LINE_RESERVED0_SHIFT\t\t\t20\n#define GFT_RAM_LINE_TCP_FLAG_FIN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_FIN_SHIFT\t\t\t21\n#define GFT_RAM_LINE_TCP_FLAG_SYN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_SYN_SHIFT\t\t\t22\n#define GFT_RAM_LINE_TCP_FLAG_RST_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_RST_SHIFT\t\t\t23\n#define GFT_RAM_LINE_TCP_FLAG_PSH_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_PSH_SHIFT\t\t\t24\n#define GFT_RAM_LINE_TCP_FLAG_ACK_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_ACK_SHIFT\t\t\t25\n#define GFT_RAM_LINE_TCP_FLAG_URG_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_URG_SHIFT\t\t\t26\n#define GFT_RAM_LINE_TCP_FLAG_ECE_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_ECE_SHIFT\t\t\t27\n#define GFT_RAM_LINE_TCP_FLAG_CWR_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_CWR_SHIFT\t\t\t28\n#define GFT_RAM_LINE_TCP_FLAG_NS_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TCP_FLAG_NS_SHIFT\t\t\t29\n#define GFT_RAM_LINE_DST_PORT_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_PORT_SHIFT\t\t\t30\n#define GFT_RAM_LINE_SRC_PORT_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_PORT_SHIFT\t\t\t31\n\t__le32 hi;\n#define GFT_RAM_LINE_DSCP_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_DSCP_SHIFT\t\t\t\t0\n#define GFT_RAM_LINE_OVER_IP_PROTOCOL_MASK\t\t0x1\n#define GFT_RAM_LINE_OVER_IP_PROTOCOL_SHIFT\t\t1\n#define GFT_RAM_LINE_DST_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_IP_SHIFT\t\t\t2\n#define GFT_RAM_LINE_SRC_IP_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_IP_SHIFT\t\t\t3\n#define GFT_RAM_LINE_PRIORITY_MASK\t\t\t0x1\n#define GFT_RAM_LINE_PRIORITY_SHIFT\t\t\t4\n#define GFT_RAM_LINE_PROVIDER_VLAN_MASK\t\t\t0x1\n#define GFT_RAM_LINE_PROVIDER_VLAN_SHIFT\t\t5\n#define GFT_RAM_LINE_VLAN_MASK\t\t\t\t0x1\n#define GFT_RAM_LINE_VLAN_SHIFT\t\t\t\t6\n#define GFT_RAM_LINE_DST_MAC_MASK\t\t\t0x1\n#define GFT_RAM_LINE_DST_MAC_SHIFT\t\t\t7\n#define GFT_RAM_LINE_SRC_MAC_MASK\t\t\t0x1\n#define GFT_RAM_LINE_SRC_MAC_SHIFT\t\t\t8\n#define GFT_RAM_LINE_TENANT_ID_MASK\t\t\t0x1\n#define GFT_RAM_LINE_TENANT_ID_SHIFT\t\t\t9\n#define GFT_RAM_LINE_RESERVED1_MASK\t\t\t0x3FFFFF\n#define GFT_RAM_LINE_RESERVED1_SHIFT\t\t\t10\n};\n\n/* Used in the first 2 bits for gft_ram_line: Indication for vlan mask */\nenum gft_vlan_select {\n\tINNER_PROVIDER_VLAN = 0,\n\tINNER_VLAN = 1,\n\tOUTER_PROVIDER_VLAN = 2,\n\tOUTER_VLAN = 3,\n\tMAX_GFT_VLAN_SELECT\n};\n\n/* The rdma task context of Mstorm */\nstruct ystorm_rdma_task_st_ctx {\n\tstruct regpair temp[4];\n};\n\nstruct e4_ystorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 msem_ctx_upd_seq;\n\tu8 flags0;\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define E4_YSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define E4_YSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define E4_YSTORM_RDMA_TASK_AG_CTX_VALID_MASK\t\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_VALID_SHIFT\t\t\t6\n#define E4_YSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_SHIFT\t\t7\n\tu8 flags1;\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t\t0x3\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t\t0\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t\t0x3\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t\t2\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF2SPECIAL_MASK\t0x3\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF2SPECIAL_SHIFT\t4\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t\t6\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags2;\n#define E4_YSTORM_RDMA_TASK_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_BIT4_SHIFT\t\t0\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t2\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t3\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t4\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t5\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t6\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_YSTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t7\n\tu8 key;\n\t__le32 mw_cnt_or_qp_id;\n\tu8 ref_cnt_seq;\n\tu8 ctx_upd_seq;\n\t__le16 dif_flags;\n\t__le16 tx_ref_count;\n\t__le16 last_used_ltid;\n\t__le16 parent_mr_lo;\n\t__le16 parent_mr_hi;\n\t__le32 fbo_lo;\n\t__le32 fbo_hi;\n};\n\nstruct e4_mstorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 icid;\n\tu8 flags0;\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define E4_MSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define E4_MSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define E4_MSTORM_RDMA_TASK_AG_CTX_BIT2_MASK\t\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_BIT2_SHIFT\t\t\t6\n#define E4_MSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_DIF_FIRST_IO_SHIFT\t\t7\n\tu8 flags1;\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t0x3\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t0\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t0x3\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t2\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF2_MASK\t0x3\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF2_SHIFT\t4\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t6\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags2;\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_CF2EN_SHIFT\t\t0\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t2\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t3\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t4\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t5\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t6\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_MSTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t7\n\tu8 key;\n\t__le32 mw_cnt_or_qp_id;\n\tu8 ref_cnt_seq;\n\tu8 ctx_upd_seq;\n\t__le16 dif_flags;\n\t__le16 tx_ref_count;\n\t__le16 last_used_ltid;\n\t__le16 parent_mr_lo;\n\t__le16 parent_mr_hi;\n\t__le32 fbo_lo;\n\t__le32 fbo_hi;\n};\n\n/* The roce task context of Mstorm */\nstruct mstorm_rdma_task_st_ctx {\n\tstruct regpair temp[4];\n};\n\n/* The roce task context of Ustorm */\nstruct ustorm_rdma_task_st_ctx {\n\tstruct regpair temp[6];\n};\n\nstruct e4_ustorm_rdma_task_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\t__le16 icid;\n\tu8 flags0;\n#define E4_USTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define E4_USTORM_RDMA_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define E4_USTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define E4_USTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_MASK\t0x3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_RESULT_TOGGLE_BIT_MASK\t0x3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_RESULT_TOGGLE_BIT_SHIFT\t0\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_TX_IO_FLG_MASK\t\t0x3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_TX_IO_FLG_SHIFT\t\t2\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_BLOCK_SIZE_MASK          0x3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_BLOCK_SIZE_SHIFT         4\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_MASK\t\t0x3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_SHIFT\t\t6\n\tu8 flags2;\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_EN_MASK\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_RESULT_CF_EN_SHIFT\t0\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED2_MASK\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED2_SHIFT\t\t1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED3_MASK\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED3_SHIFT\t\t2\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED4_MASK               0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RESERVED4_SHIFT              3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_CF_EN_SHIFT\t4\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t\t5\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t\t6\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t\t7\n\tu8 flags3;\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_RXMIT_PROD_CONS_EN_MASK\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_RXMIT_PROD_CONS_EN_SHIFT\t0\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t\t1\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_PROD_CONS_EN_MASK\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_WRITE_PROD_CONS_EN_SHIFT\t2\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_TASK_AG_CTX_RULE6EN_SHIFT\t\t3\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_TYPE_MASK\t\t0xF\n#define E4_USTORM_RDMA_TASK_AG_CTX_DIF_ERROR_TYPE_SHIFT\t\t4\n\t__le32 dif_err_intervals;\n\t__le32 dif_error_1st_interval;\n\t__le32 dif_rxmit_cons;\n\t__le32 dif_rxmit_prod;\n\t__le32 sge_index;\n\t__le32 sq_cons;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 dif_write_cons;\n\t__le16 dif_write_prod;\n\t__le16 word3;\n\t__le32 dif_error_buffer_address_lo;\n\t__le32 dif_error_buffer_address_hi;\n};\n\n/* RDMA task context */\nstruct e4_rdma_task_context {\n\tstruct ystorm_rdma_task_st_ctx ystorm_st_context;\n\tstruct e4_ystorm_rdma_task_ag_ctx ystorm_ag_context;\n\tstruct tdif_task_context tdif_context;\n\tstruct e4_mstorm_rdma_task_ag_ctx mstorm_ag_context;\n\tstruct mstorm_rdma_task_st_ctx mstorm_st_context;\n\tstruct rdif_task_context rdif_context;\n\tstruct ustorm_rdma_task_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct e4_ustorm_rdma_task_ag_ctx ustorm_ag_context;\n};\n\n/* rdma function init ramrod data */\nstruct rdma_close_func_ramrod_data {\n\tu8 cnq_start_offset;\n\tu8 num_cnqs;\n\tu8 vf_id;\n\tu8 vf_valid;\n\tu8 reserved[4];\n};\n\n/* rdma function init CNQ parameters */\nstruct rdma_cnq_params {\n\t__le16 sb_num;\n\tu8 sb_index;\n\tu8 num_pbl_pages;\n\t__le32 reserved;\n\tstruct regpair pbl_base_addr;\n\t__le16 queue_zone_num;\n\tu8 reserved1[6];\n};\n\n/* rdma create cq ramrod data */\nstruct rdma_create_cq_ramrod_data {\n\tstruct regpair cq_handle;\n\tstruct regpair pbl_addr;\n\t__le32 max_cqes;\n\t__le16 pbl_num_pages;\n\t__le16 dpi;\n\tu8 is_two_level_pbl;\n\tu8 cnq_id;\n\tu8 pbl_log_page_size;\n\tu8 toggle_bit;\n\t__le16 int_timeout;\n\tu8 vf_id;\n\tu8 flags;\n#define RDMA_CREATE_CQ_RAMROD_DATA_VF_ID_VALID_MASK  0x1\n#define RDMA_CREATE_CQ_RAMROD_DATA_VF_ID_VALID_SHIFT 0\n#define RDMA_CREATE_CQ_RAMROD_DATA_RESERVED1_MASK    0x7F\n#define RDMA_CREATE_CQ_RAMROD_DATA_RESERVED1_SHIFT   1\n};\n\n/* rdma deregister tid ramrod data */\nstruct rdma_deregister_tid_ramrod_data {\n\t__le32 itid;\n\t__le32 reserved;\n};\n\n/* rdma destroy cq output params */\nstruct rdma_destroy_cq_output_params {\n\t__le16 cnq_num;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n/* rdma destroy cq ramrod data */\nstruct rdma_destroy_cq_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n/* RDMA slow path EQ cmd IDs */\nenum rdma_event_opcode {\n\tRDMA_EVENT_UNUSED,\n\tRDMA_EVENT_FUNC_INIT,\n\tRDMA_EVENT_FUNC_CLOSE,\n\tRDMA_EVENT_REGISTER_MR,\n\tRDMA_EVENT_DEREGISTER_MR,\n\tRDMA_EVENT_CREATE_CQ,\n\tRDMA_EVENT_RESIZE_CQ,\n\tRDMA_EVENT_DESTROY_CQ,\n\tRDMA_EVENT_CREATE_SRQ,\n\tRDMA_EVENT_MODIFY_SRQ,\n\tRDMA_EVENT_DESTROY_SRQ,\n\tMAX_RDMA_EVENT_OPCODE\n};\n\n/* RDMA FW return code for slow path ramrods */\nenum rdma_fw_return_code {\n\tRDMA_RETURN_OK = 0,\n\tRDMA_RETURN_REGISTER_MR_BAD_STATE_ERR,\n\tRDMA_RETURN_DEREGISTER_MR_BAD_STATE_ERR,\n\tRDMA_RETURN_RESIZE_CQ_ERR,\n\tRDMA_RETURN_NIG_DRAIN_REQ,\n\tRDMA_RETURN_GENERAL_ERR,\n\tMAX_RDMA_FW_RETURN_CODE\n};\n\n/* rdma function init header */\nstruct rdma_init_func_hdr {\n\tu8 cnq_start_offset;\n\tu8 num_cnqs;\n\tu8 cq_ring_mode;\n\tu8 vf_id;\n\tu8 vf_valid;\n\tu8 relaxed_ordering;\n\t__le16 first_reg_srq_id;\n\t__le32 reg_srq_base_addr;\n\tu8 searcher_mode;\n\tu8 pvrdma_mode;\n\tu8 max_num_ns_log;\n\tu8 reserved;\n};\n\n/* rdma function init ramrod data */\nstruct rdma_init_func_ramrod_data {\n\tstruct rdma_init_func_hdr params_header;\n\tstruct rdma_cnq_params cnq_params[NUM_OF_GLOBAL_QUEUES];\n};\n\n/* RDMA ramrod command IDs */\nenum rdma_ramrod_cmd_id {\n\tRDMA_RAMROD_UNUSED,\n\tRDMA_RAMROD_FUNC_INIT,\n\tRDMA_RAMROD_FUNC_CLOSE,\n\tRDMA_RAMROD_REGISTER_MR,\n\tRDMA_RAMROD_DEREGISTER_MR,\n\tRDMA_RAMROD_CREATE_CQ,\n\tRDMA_RAMROD_RESIZE_CQ,\n\tRDMA_RAMROD_DESTROY_CQ,\n\tRDMA_RAMROD_CREATE_SRQ,\n\tRDMA_RAMROD_MODIFY_SRQ,\n\tRDMA_RAMROD_DESTROY_SRQ,\n\tMAX_RDMA_RAMROD_CMD_ID\n};\n\n/* rdma register tid ramrod data */\nstruct rdma_register_tid_ramrod_data {\n\t__le16 flags;\n#define RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG_MASK\t0x1F\n#define RDMA_REGISTER_TID_RAMROD_DATA_PAGE_SIZE_LOG_SHIFT\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_TWO_LEVEL_PBL_SHIFT\t5\n#define RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_ZERO_BASED_SHIFT\t\t6\n#define RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_PHY_MR_SHIFT\t\t7\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_READ_SHIFT\t\t8\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_WRITE_SHIFT\t9\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_REMOTE_ATOMIC_SHIFT\t10\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_WRITE_SHIFT\t\t11\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_LOCAL_READ_SHIFT\t\t12\n#define RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_ENABLE_MW_BIND_SHIFT\t13\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED_MASK\t\t0x3\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED_SHIFT\t\t14\n\tu8 flags1;\n#define RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG_MASK\t0x1F\n#define RDMA_REGISTER_TID_RAMROD_DATA_PBL_PAGE_SIZE_LOG_SHIFT\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE_MASK\t\t0x7\n#define RDMA_REGISTER_TID_RAMROD_DATA_TID_TYPE_SHIFT\t\t5\n\tu8 flags2;\n#define RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR_MASK\t\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_DMA_MR_SHIFT\t\t0\n#define RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG_MASK\t0x1\n#define RDMA_REGISTER_TID_RAMROD_DATA_DIF_ON_HOST_FLG_SHIFT\t1\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED1_MASK\t\t0x3F\n#define RDMA_REGISTER_TID_RAMROD_DATA_RESERVED1_SHIFT\t\t2\n\tu8 key;\n\tu8 length_hi;\n\tu8 vf_id;\n\tu8 vf_valid;\n\t__le16 pd;\n\t__le16 reserved2;\n\t__le32 length_lo;\n\t__le32 itid;\n\t__le32 reserved3;\n\tstruct regpair va;\n\tstruct regpair pbl_base;\n\tstruct regpair dif_error_addr;\n\t__le32 reserved4[4];\n};\n\n/* rdma resize cq output params */\nstruct rdma_resize_cq_output_params {\n\t__le32 old_cq_cons;\n\t__le32 old_cq_prod;\n};\n\n/* rdma resize cq ramrod data */\nstruct rdma_resize_cq_ramrod_data {\n\tu8 flags;\n#define RDMA_RESIZE_CQ_RAMROD_DATA_TOGGLE_BIT_MASK\t\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_TOGGLE_BIT_SHIFT\t\t0\n#define RDMA_RESIZE_CQ_RAMROD_DATA_IS_TWO_LEVEL_PBL_MASK\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_IS_TWO_LEVEL_PBL_SHIFT\t1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_VF_ID_VALID_MASK\t\t0x1\n#define RDMA_RESIZE_CQ_RAMROD_DATA_VF_ID_VALID_SHIFT\t\t2\n#define RDMA_RESIZE_CQ_RAMROD_DATA_RESERVED_MASK\t\t0x1F\n#define RDMA_RESIZE_CQ_RAMROD_DATA_RESERVED_SHIFT\t\t3\n\tu8 pbl_log_page_size;\n\t__le16 pbl_num_pages;\n\t__le32 max_cqes;\n\tstruct regpair pbl_addr;\n\tstruct regpair output_params_addr;\n\tu8 vf_id;\n\tu8 reserved1[7];\n};\n\n/* The rdma SRQ context */\nstruct rdma_srq_context {\n\tstruct regpair temp[8];\n};\n\n/* rdma create qp requester ramrod data */\nstruct rdma_srq_create_ramrod_data {\n\tu8 flags;\n#define RDMA_SRQ_CREATE_RAMROD_DATA_XRC_FLAG_MASK         0x1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_XRC_FLAG_SHIFT        0\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED_KEY_EN_MASK  0x1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED_KEY_EN_SHIFT 1\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED1_MASK        0x3F\n#define RDMA_SRQ_CREATE_RAMROD_DATA_RESERVED1_SHIFT       2\n\tu8 reserved2;\n\t__le16 xrc_domain;\n\t__le32 xrc_srq_cq_cid;\n\tstruct regpair pbl_base_addr;\n\t__le16 pages_in_srq_pbl;\n\t__le16 pd_id;\n\tstruct rdma_srq_id srq_id;\n\t__le16 page_size;\n\t__le16 reserved3;\n\t__le32 reserved4;\n\tstruct regpair producers_addr;\n};\n\n/* rdma create qp requester ramrod data */\nstruct rdma_srq_destroy_ramrod_data {\n\tstruct rdma_srq_id srq_id;\n\t__le32 reserved;\n};\n\n/* rdma create qp requester ramrod data */\nstruct rdma_srq_modify_ramrod_data {\n\tstruct rdma_srq_id srq_id;\n\t__le32 wqe_limit;\n};\n\n/* RDMA Tid type enumeration (for register_tid ramrod) */\nenum rdma_tid_type {\n\tRDMA_TID_REGISTERED_MR,\n\tRDMA_TID_FMR,\n\tRDMA_TID_MW,\n\tMAX_RDMA_TID_TYPE\n};\n\n/* The rdma XRC SRQ context */\nstruct rdma_xrc_srq_context {\n\tstruct regpair temp[9];\n};\n\nstruct e4_tstorm_rdma_task_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\t__le16 word0;\n\tu8 flags0;\n#define E4_TSTORM_RDMA_TASK_AG_CTX_NIBBLE0_MASK\t\t0xF\n#define E4_TSTORM_RDMA_TASK_AG_CTX_NIBBLE0_SHIFT\t0\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT0_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT0_SHIFT\t\t4\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT1_SHIFT\t\t5\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT2_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT2_SHIFT\t\t6\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT3_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT3_SHIFT\t\t7\n\tu8 flags1;\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT4_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT4_SHIFT\t0\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT5_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_BIT5_SHIFT\t1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF0_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF0_SHIFT\t2\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF1_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF1_SHIFT\t4\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF2_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF2_SHIFT\t6\n\tu8 flags2;\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF3_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF3_SHIFT\t0\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF4_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF4_SHIFT\t2\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF5_SHIFT\t4\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF6_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF7_SHIFT\t0\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF0EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF0EN_SHIFT\t2\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF1EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF1EN_SHIFT\t3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF2EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF2EN_SHIFT\t4\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF3EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF3EN_SHIFT\t5\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF4EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF4EN_SHIFT\t6\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF5EN_MASK\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF5EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF6EN_SHIFT\t\t0\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF7EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_CF7EN_SHIFT\t\t1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE0EN_SHIFT\t2\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE1EN_SHIFT\t3\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE2EN_SHIFT\t4\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE3EN_SHIFT\t5\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE4EN_SHIFT\t6\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_RDMA_TASK_AG_CTX_RULE5EN_SHIFT\t7\n\tu8 byte2;\n\t__le16 word1;\n\t__le32 reg0;\n\tu8 byte3;\n\tu8 byte4;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg1;\n\t__le32 reg2;\n};\n\nstruct e4_ustorm_rdma_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_RDMA_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_USTORM_RDMA_CONN_AG_CTX_DIF_ERROR_REPORTED_MASK  0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_DIF_ERROR_REPORTED_SHIFT 1\n#define E4_USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t2\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF3_SHIFT\t\t0\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_MASK\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_SHIFT\t2\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_MASK\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_SHIFT\t4\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF6_SHIFT\t\t6\n\tu8 flags2;\n#define E4_USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_SE_CF_EN_SHIFT\t4\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_ARM_CF_EN_SHIFT\t\t5\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CF6EN_SHIFT\t\t\t6\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_SE_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_SE_EN_SHIFT\t\t7\n\tu8 flags3;\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_CQ_EN_SHIFT\t\t0\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_USTORM_RDMA_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 nvmf_only;\n\t__le16 conn_dpi;\n\t__le16 word1;\n\t__le32 cq_cons;\n\t__le32 cq_se_prod;\n\t__le32 cq_prod;\n\t__le32 reg3;\n\t__le16 int_timeout;\n\t__le16 word3;\n};\n\nstruct e4_xstorm_roce_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT     0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT1_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT             1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT2_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT2_SHIFT             2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM3_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT     3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT4_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT4_SHIFT             4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT5_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT5_SHIFT             5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT6_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT6_SHIFT             6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT7_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT7_SHIFT             7\n\tu8 flags1;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT8_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT8_SHIFT             0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT9_MASK              0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT9_SHIFT             1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT10_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT10_SHIFT            2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT11_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT11_SHIFT            3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MSDM_FLUSH_MASK        0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MSDM_FLUSH_SHIFT       4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MSEM_FLUSH_MASK        0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MSEM_FLUSH_SHIFT       5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT14_MASK\t       0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT14_SHIFT\t       6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_YSTORM_FLUSH_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_YSTORM_FLUSH_SHIFT     7\n\tu8 flags2;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF0_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT              0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF1_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT              2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF2_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT              4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF3_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF3_SHIFT              6\n\tu8 flags3;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF4_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF4_SHIFT              0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF5_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF5_SHIFT              2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF6_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF6_SHIFT              4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_MASK       0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT      6\n\tu8 flags4;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF8_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF8_SHIFT              0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF9_MASK               0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF9_SHIFT              2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF10_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF10_SHIFT             4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF11_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF11_SHIFT             6\n\tu8 flags5;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF12_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF12_SHIFT             0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF13_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF13_SHIFT             2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF14_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF14_SHIFT             4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF15_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF15_SHIFT             6\n\tu8 flags6;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF16_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF16_SHIFT             0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF17_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF17_SHIFT             2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF18_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF18_SHIFT             4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF19_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF19_SHIFT             6\n\tu8 flags7;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF20_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF20_SHIFT             0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF21_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF21_SHIFT             2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_MASK         0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_SHIFT        4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT            6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT            7\n\tu8 flags8;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT            0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF3EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF3EN_SHIFT            1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF4EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF4EN_SHIFT            2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF5EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF5EN_SHIFT            3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF6EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF6EN_SHIFT            4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK    0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT   5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF8EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF8EN_SHIFT            6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF9EN_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF9EN_SHIFT            7\n\tu8 flags9;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF10EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF10EN_SHIFT           0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF11EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF11EN_SHIFT           1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF12EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF12EN_SHIFT           2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF13EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF13EN_SHIFT           3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF14EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF14EN_SHIFT           4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF15EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF15EN_SHIFT           5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF16EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF16EN_SHIFT           6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF17EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF17EN_SHIFT           7\n\tu8 flags10;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF18EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF18EN_SHIFT           0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF19EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF19EN_SHIFT           1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF20EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF20EN_SHIFT           2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF21EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF21EN_SHIFT           3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_EN_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT     4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF23EN_MASK            0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF23EN_SHIFT           5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT          6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT          7\n\tu8 flags11;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT          0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT          1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT          2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE5EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE5EN_SHIFT          3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE6EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE6EN_SHIFT          4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE7EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE7EN_SHIFT          5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED1_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED1_SHIFT     6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE9EN_MASK           0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE9EN_SHIFT          7\n\tu8 flags12;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE10EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE10EN_SHIFT         0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE11EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE11EN_SHIFT         1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED2_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED2_SHIFT     2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED3_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED3_SHIFT     3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE14EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE14EN_SHIFT         4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE15EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE15EN_SHIFT         5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE16EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE16EN_SHIFT         6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE17EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE17EN_SHIFT         7\n\tu8 flags13;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE18EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE18EN_SHIFT         0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE19EN_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RULE19EN_SHIFT         1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED4_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED4_SHIFT     2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED5_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED5_SHIFT     3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED6_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED6_SHIFT     4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED7_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED7_SHIFT     5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED8_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED8_SHIFT     6\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED9_MASK      0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_A0_RESERVED9_SHIFT     7\n\tu8 flags14;\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MIGRATION_MASK         0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_MIGRATION_SHIFT        0\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT17_MASK             0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_BIT17_SHIFT            1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_DPM_PORT_NUM_MASK      0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_DPM_PORT_NUM_SHIFT     2\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RESERVED_MASK          0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_RESERVED_SHIFT         4\n#define E4_XSTORM_ROCE_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK  0x1\n#define E4_XSTORM_ROCE_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT 5\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF23_MASK              0x3\n#define E4_XSTORM_ROCE_CONN_AG_CTX_CF23_SHIFT             6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 snd_nxt_psn;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n};\n\nstruct e4_tstorm_roce_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_MASK          0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT         0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT1_MASK                  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT                 1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT2_MASK                  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT2_SHIFT                 2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT3_MASK                  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT3_SHIFT                 3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT4_MASK                  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT4_SHIFT                 4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT5_MASK                  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_BIT5_SHIFT                 5\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF0_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT                  6\n\tu8 flags1;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK       0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT      0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF2_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT                  2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK     0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT    4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_MASK           0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT          6\n\tu8 flags2;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF5_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF5_SHIFT                  0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF6_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF6_SHIFT                  2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF7_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF7_SHIFT                  4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF8_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF8_SHIFT                  6\n\tu8 flags3;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF9_MASK                   0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF9_SHIFT                  0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF10_MASK                  0x3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF10_SHIFT                 2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT                4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK    0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT   5\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT                6\n#define E4_TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK  0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7\n\tu8 flags4;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK        0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT       0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF5EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF5EN_SHIFT                1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF6EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF6EN_SHIFT                2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF7EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF7EN_SHIFT                3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF8EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF8EN_SHIFT                4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF9EN_MASK                 0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF9EN_SHIFT                5\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF10EN_MASK                0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_CF10EN_SHIFT               6\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT              7\n\tu8 flags5;\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT              0\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT              1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT              2\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT              3\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE5EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE5EN_SHIFT              4\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE6EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE6EN_SHIFT              5\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE7EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE7EN_SHIFT              6\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE8EN_MASK               0x1\n#define E4_TSTORM_ROCE_CONN_AG_CTX_RULE8EN_SHIFT              7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\n/* The roce storm context of Ystorm */\nstruct ystorm_roce_conn_st_ctx {\n\tstruct regpair temp[2];\n};\n\n/* The roce storm context of Mstorm */\nstruct pstorm_roce_conn_st_ctx {\n\tstruct regpair temp[16];\n};\n\n/* The roce storm context of Xstorm */\nstruct xstorm_roce_conn_st_ctx {\n\tstruct regpair temp[24];\n};\n\n/* The roce storm context of Tstorm */\nstruct tstorm_roce_conn_st_ctx {\n\tstruct regpair temp[30];\n};\n\n/* The roce storm context of Mstorm */\nstruct mstorm_roce_conn_st_ctx {\n\tstruct regpair temp[6];\n};\n\n/* The roce storm context of Ustorm */\nstruct ustorm_roce_conn_st_ctx {\n\tstruct regpair temp[14];\n};\n\n/* roce connection context */\nstruct e4_roce_conn_context {\n\tstruct ystorm_roce_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_roce_conn_st_ctx pstorm_st_context;\n\tstruct xstorm_roce_conn_st_ctx xstorm_st_context;\n\tstruct e4_xstorm_roce_conn_ag_ctx xstorm_ag_context;\n\tstruct e4_tstorm_roce_conn_ag_ctx tstorm_ag_context;\n\tstruct timers_context timer_context;\n\tstruct e4_ustorm_rdma_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_roce_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_roce_conn_st_ctx mstorm_st_context;\n\tstruct regpair mstorm_st_padding[2];\n\tstruct ustorm_roce_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n};\n\n/* roce cqes statistics */\nstruct roce_cqe_stats {\n\t__le32 req_cqe_error;\n\t__le32 req_remote_access_errors;\n\t__le32 req_remote_invalid_request;\n\t__le32 resp_cqe_error;\n\t__le32 resp_local_length_error;\n\t__le32 reserved;\n};\n\n/* roce create qp requester ramrod data */\nstruct roce_create_qp_req_ramrod_data {\n\t__le16 flags;\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_MASK\t\t\t0x3\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_SHIFT\t\t0\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_MASK\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_SHIFT\t2\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_MASK\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_SHIFT\t\t3\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_MASK\t\t\t\t0x7\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_SHIFT\t\t\t4\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_XRC_FLAG_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_XRC_FLAG_SHIFT\t\t\t7\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK\t\t0xF\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT\t\t8\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK\t\t\t0xF\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT\t\t12\n\tu8 max_ord;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\tu8 orq_num_pages;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 dst_qp_id;\n\t__le32 ack_timeout_val;\n\t__le32 initial_psn;\n\t__le16 mtu;\n\t__le16 pd;\n\t__le16 sq_num_pages;\n\t__le16 low_latency_phy_queue;\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair orq_pbl_addr;\n\t__le16 local_mac_addr[3];\n\t__le16 remote_mac_addr[3];\n\t__le16 vlan_id;\n\t__le16 udp_src_port;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n\t__le32 cq_cid;\n\tstruct regpair qp_handle_for_cqe;\n\tstruct regpair qp_handle_for_async;\n\tu8 stats_counter_id;\n\tu8 vf_id;\n\tu8 vport_id;\n\tu8 flags2;\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_EDPM_MODE_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_EDPM_MODE_SHIFT\t\t\t0\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_VF_ID_VALID_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_VF_ID_VALID_SHIFT\t\t1\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_MASK\t\t\t0x3F\n#define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_SHIFT\t\t\t2\n\tu8 name_space;\n\tu8 reserved3[3];\n\t__le16 regular_latency_phy_queue;\n\t__le16 dpi;\n};\n\n/* roce create qp responder ramrod data */\nstruct roce_create_qp_resp_ramrod_data {\n\t__le32 flags;\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_MASK\t\t0x3\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_SHIFT\t\t0\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t2\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t3\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t\t4\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_MASK\t\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_SHIFT\t\t\t5\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_MASK\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_SHIFT\t6\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_MASK\t\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_SHIFT\t\t7\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_MASK\t\t\t0x7\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_SHIFT\t\t\t8\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK\t\t0x1F\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT\t\t11\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_XRC_FLAG_MASK             0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_XRC_FLAG_SHIFT            16\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_VF_ID_VALID_MASK\t0x1\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_VF_ID_VALID_SHIFT\t17\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_MASK\t\t0x3FFF\n#define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_SHIFT\t\t18\n\t__le16 xrc_domain;\n\tu8 max_ird;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\tu8 irq_num_pages;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 dst_qp_id;\n\tu8 stats_counter_id;\n\tu8 reserved1;\n\t__le16 mtu;\n\t__le32 initial_psn;\n\t__le16 pd;\n\t__le16 rq_num_pages;\n\tstruct rdma_srq_id srq_id;\n\tstruct regpair rq_pbl_addr;\n\tstruct regpair irq_pbl_addr;\n\t__le16 local_mac_addr[3];\n\t__le16 remote_mac_addr[3];\n\t__le16 vlan_id;\n\t__le16 udp_src_port;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n\tstruct regpair qp_handle_for_cqe;\n\tstruct regpair qp_handle_for_async;\n\t__le16 low_latency_phy_queue;\n\tu8 vf_id;\n\tu8 vport_id;\n\t__le32 cq_cid;\n\t__le16 regular_latency_phy_queue;\n\t__le16 dpi;\n\t__le32 src_qp_id;\n\tu8 name_space;\n\tu8 reserved3[3];\n};\n\n/* roce DCQCN received statistics */\nstruct roce_dcqcn_received_stats {\n\tstruct regpair ecn_pkt_rcv;\n\tstruct regpair cnp_pkt_rcv;\n};\n\n/* roce DCQCN sent statistics */\nstruct roce_dcqcn_sent_stats {\n\tstruct regpair cnp_pkt_sent;\n};\n\n/* RoCE destroy qp requester output params */\nstruct roce_destroy_qp_req_output_params {\n\t__le32 cq_prod;\n\t__le32 reserved;\n};\n\n/* RoCE destroy qp requester ramrod data */\nstruct roce_destroy_qp_req_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n/* RoCE destroy qp responder output params */\nstruct roce_destroy_qp_resp_output_params {\n\t__le32 cq_prod;\n\t__le32 reserved;\n};\n\n/* RoCE destroy qp responder ramrod data */\nstruct roce_destroy_qp_resp_ramrod_data {\n\tstruct regpair output_params_addr;\n\t__le32 src_qp_id;\n\t__le32 reserved;\n};\n\n/* roce error statistics */\nstruct roce_error_stats {\n\t__le32 resp_remote_access_errors;\n\t__le32 reserved;\n};\n\n/* roce special events statistics */\nstruct roce_events_stats {\n\t__le32 silent_drops;\n\t__le32 rnr_naks_sent;\n\t__le32 retransmit_count;\n\t__le32 icrc_error_count;\n\t__le32 implied_nak_seq_err;\n\t__le32 duplicate_request;\n\t__le32 local_ack_timeout_err;\n\t__le32 out_of_sequence;\n\t__le32 packet_seq_err;\n\t__le32 rnr_nak_retry_err;\n};\n\n/* roce slow path EQ cmd IDs */\nenum roce_event_opcode {\n\tROCE_EVENT_CREATE_QP = 11,\n\tROCE_EVENT_MODIFY_QP,\n\tROCE_EVENT_QUERY_QP,\n\tROCE_EVENT_DESTROY_QP,\n\tROCE_EVENT_CREATE_UD_QP,\n\tROCE_EVENT_DESTROY_UD_QP,\n\tROCE_EVENT_FUNC_UPDATE,\n\tMAX_ROCE_EVENT_OPCODE\n};\n\n/* roce func init ramrod data */\nstruct roce_init_func_params {\n\tu8 ll2_queue_id;\n\tu8 cnp_vlan_priority;\n\tu8 cnp_dscp;\n\tu8 flags;\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_NP_EN_MASK\t\t0x1\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_NP_EN_SHIFT\t\t0\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_RP_EN_MASK\t\t0x1\n#define ROCE_INIT_FUNC_PARAMS_DCQCN_RP_EN_SHIFT\t\t1\n#define ROCE_INIT_FUNC_PARAMS_RESERVED0_MASK\t\t0x3F\n#define ROCE_INIT_FUNC_PARAMS_RESERVED0_SHIFT\t\t2\n\t__le32 cnp_send_timeout;\n\t__le16 rl_offset;\n\tu8 rl_count_log;\n\tu8 reserved1[5];\n};\n\n/* roce func init ramrod data */\nstruct roce_init_func_ramrod_data {\n\tstruct rdma_init_func_ramrod_data rdma;\n\tstruct roce_init_func_params roce;\n};\n\n/* roce modify qp requester ramrod data */\nstruct roce_modify_qp_req_ramrod_data {\n\t__le16 flags;\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT\t\t0\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_SHIFT\t\t1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_SHIFT\t2\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_SHIFT\t\t\t3\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT\t\t4\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_SHIFT\t\t5\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_SHIFT\t\t6\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_SHIFT\t\t7\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_SHIFT\t\t8\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_SHIFT\t\t\t9\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_MASK\t\t\t\t0x7\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_SHIFT\t\t\t10\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t\t13\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_MASK\t\t\t0x3\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_SHIFT\t\t\t14\n\tu8 fields;\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK\t0xF\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT\t0\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK\t\t0xF\n#define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT\t4\n\tu8 max_ord;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le32 ack_timeout_val;\n\t__le16 mtu;\n\t__le16 reserved2;\n\t__le32 reserved3[2];\n\t__le16 low_latency_phy_queue;\n\t__le16 regular_latency_phy_queue;\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n};\n\n/* roce modify qp responder ramrod data */\nstruct roce_modify_qp_resp_ramrod_data {\n\t__le16 flags;\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT\t\t0\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t2\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t\t3\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_SHIFT\t\t\t4\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT\t5\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_SHIFT\t\t6\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_MASK\t\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_SHIFT\t\t\t7\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_MASK\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_SHIFT\t8\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_SHIFT\t\t9\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t\t0x1\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t10\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_MASK\t\t\t0x1F\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_SHIFT\t\t\t11\n\tu8 fields;\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_MASK\t\t0x7\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_SHIFT\t\t0\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK\t0x1F\n#define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT\t3\n\tu8 max_ird;\n\tu8 traffic_class;\n\tu8 hop_limit;\n\t__le16 p_key;\n\t__le32 flow_label;\n\t__le16 mtu;\n\t__le16 low_latency_phy_queue;\n\t__le16 regular_latency_phy_queue;\n\tu8 reserved2[6];\n\t__le32 src_gid[4];\n\t__le32 dst_gid[4];\n};\n\n/* RoCE query qp requester output params */\nstruct roce_query_qp_req_output_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_MASK\t\t0x1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_SHIFT\t\t0\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_MASK\t0x1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_SHIFT\t1\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_MASK\t\t0x3FFFFFFF\n#define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_SHIFT\t\t2\n};\n\n/* RoCE query qp requester ramrod data */\nstruct roce_query_qp_req_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n/* RoCE query qp responder output params */\nstruct roce_query_qp_resp_output_params {\n\t__le32 psn;\n\t__le32 flags;\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_MASK  0x1\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_SHIFT 0\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_MASK  0x7FFFFFFF\n#define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_SHIFT 1\n};\n\n/* RoCE query qp responder ramrod data */\nstruct roce_query_qp_resp_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n/* ROCE ramrod command IDs */\nenum roce_ramrod_cmd_id {\n\tROCE_RAMROD_CREATE_QP = 11,\n\tROCE_RAMROD_MODIFY_QP,\n\tROCE_RAMROD_QUERY_QP,\n\tROCE_RAMROD_DESTROY_QP,\n\tROCE_RAMROD_CREATE_UD_QP,\n\tROCE_RAMROD_DESTROY_UD_QP,\n\tROCE_RAMROD_FUNC_UPDATE,\n\tMAX_ROCE_RAMROD_CMD_ID\n};\n\n/* RoCE func init ramrod data */\nstruct roce_update_func_params {\n\tu8 cnp_vlan_priority;\n\tu8 cnp_dscp;\n\t__le16 flags;\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_NP_EN_MASK\t0x1\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_NP_EN_SHIFT\t0\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_RP_EN_MASK\t0x1\n#define ROCE_UPDATE_FUNC_PARAMS_DCQCN_RP_EN_SHIFT\t1\n#define ROCE_UPDATE_FUNC_PARAMS_RESERVED0_MASK\t\t0x3FFF\n#define ROCE_UPDATE_FUNC_PARAMS_RESERVED0_SHIFT\t\t2\n\t__le32 cnp_send_timeout;\n};\n\nstruct e4_xstorm_roce_conn_ag_ctx_dq_ext_ld_part {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT1_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT1_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT2_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT2_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT4_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT4_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT5_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT5_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT6_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT6_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT7_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT8_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT8_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT9_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT9_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSDM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSDM_FLUSH_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSEM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MSEM_FLUSH_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT14_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT14_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19_SHIFT\t6\n\tu8 flags7;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF4EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF5EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF6EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_SHIFT\t\t7\n\tu8 flags9;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_SHIFT\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF14EN_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_SHIFT\t\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_SHIFT\t\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE7EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE7EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE10EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE10EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE14EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE14EN_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_SHIFT\t\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE16EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE16EN_SHIFT\t\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE17EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_SHIFT\t\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT\t3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT\t6\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_SHIFT\t0\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_SHIFT\t\t1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_MASK\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_SHIFT\t2\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_MASK\t\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_SHIFT\t\t4\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK\t0x1\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT\t5\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23_MASK\t\t0x3\n#define E4XSTORMROCECONNAGCTXDQEXTLDPART_CF23_SHIFT\t\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 snd_nxt_psn;\n\t__le32 reg4;\n};\n\nstruct e4_mstorm_roce_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_ROCE_CONN_AG_CTX_BIT0_MASK     0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_BIT0_SHIFT    0\n#define E4_MSTORM_ROCE_CONN_AG_CTX_BIT1_MASK     0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT    1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF0_MASK      0x3\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT     2\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF1_MASK      0x3\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT     4\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF2_MASK      0x3\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT     6\n\tu8 flags1;\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK    0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT   0\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK    0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT   1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK    0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT   2\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK  0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT 3\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK  0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT 4\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK  0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT 5\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK  0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT 6\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK  0x1\n#define E4_MSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT 7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_mstorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_mstorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_tstorm_roce_req_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURRED_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURRED_SHIFT\t\t1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURRED_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURRED_SHIFT\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_SHIFT\t\t\t3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_SHIFT\t\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_SHIFT\t\t\t5\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_MASK\t\t\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_SHIFT\t\t\t6\n\tu8 flags1;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK             0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT            0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_MASK\t\t\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_SHIFT\t\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK\t\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT\t\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t\t6\n\tu8 flags2;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_MASK               0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_SHIFT              0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_SHIFT\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_SHIFT\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_SHIFT\t0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_SHIFT\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_SHIFT\t\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK          0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT         5\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_SHIFT\t\t6\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_EN_MASK            0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FORCE_COMP_CF_EN_SHIFT           1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_SHIFT\t\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_SHIFT\t3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_SHIFT\t\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_SHIFT\t5\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_SHIFT\t6\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_DIF_CNT_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_DIF_CNT_EN_SHIFT\t\t1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_SHIFT\t5\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 dif_rxmit_cnt;\n\t__le32 snd_nxt_psn;\n\t__le32 snd_max_psn;\n\t__le32 orq_prod;\n\t__le32 reg4;\n\t__le32 dif_acked_cnt;\n\t__le32 dif_cnt;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 tx_cqe_error_type;\n\tu8 orq_cache_idx;\n\t__le16 snd_sq_cons_th;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 snd_sq_cons;\n\t__le16 conn_dpi;\n\t__le16 force_comp_cons;\n\t__le32 dif_rxmit_acked_cnt;\n\t__le32 reg10;\n};\n\nstruct e4_tstorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 state;\n\tu8 flags0;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_MASK\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_SHIFT\t1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_SHIFT\t\t\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_SHIFT\t\t\t3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_SHIFT\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_SHIFT\t\t\t5\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t\t\t6\n\tu8 flags1;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK            0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT           0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_SHIFT\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags2;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK                0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT               0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT\t\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_SHIFT\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT\t\t6\n\tu8 flags3;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT\t\t0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK\t\t0x3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT\t\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK         0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT        5\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_MASK\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_SHIFT\t6\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t\t7\n\tu8 flags4;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK             0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT            1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT\t\t\t5\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT\t\t\t6\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_SHIFT\t5\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 psn_and_rxmit_id_echo;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 tx_async_error_type;\n\tu8 byte3;\n\t__le16 rq_cons;\n\tu8 byte4;\n\tu8 byte5;\n\t__le16 rq_prod;\n\t__le16 conn_dpi;\n\t__le16 irq_cons;\n\t__le32 reg9;\n\t__le32 reg10;\n};\n\nstruct e4_ustorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT\t0\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_SHIFT\t2\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_SHIFT\t4\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT\t3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_SHIFT\t4\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_SHIFT\t5\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_SHIFT\t6\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct e4_ustorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t0\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_SHIFT\t2\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_SHIFT\t4\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_SHIFT\t4\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_SHIFT\t5\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT\t6\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct e4_xstorm_roce_req_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_SHIFT\t\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_SHIFT\t\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_SHIFT\t\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MSDM_FLUSH_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MSDM_FLUSH_SHIFT\t\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MSEM_FLUSH_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MSEM_FLUSH_SHIFT\t\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_SHIFT\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_MASK        0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_SHIFT       0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_MASK     0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_SHIFT    2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_SHIFT\t\t6\n\tu8 flags6;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_SHIFT\t6\n\tu8 flags7;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_EN_MASK     0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DIF_ERROR_CF_EN_SHIFT    6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_EN_MASK  0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SCAN_SQ_FOR_COMP_CF_EN_SHIFT 7\n\tu8 flags9;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_SHIFT\t\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_SHIFT\t\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_SHIFT\t\t7\n\tu8 flags10;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_SHIFT\t\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_SHIFT\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_SHIFT\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_SHIFT\t7\n\tu8 flags13;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_SHIFT\t0\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_SHIFT\t\t1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_MASK\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_SHIFT\t2\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_MASK\t\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_SHIFT\t\t4\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK\t0x1\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT\t5\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_MASK\t\t0x3\n#define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_SHIFT\t\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 sq_cmp_cons;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 dif_error_first_sq_cons;\n\t__le16 conn_dpi;\n\tu8 dif_error_sge_index;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 lsn;\n\t__le32 ssn;\n\t__le32 snd_una_psn;\n\t__le32 snd_nxt_psn;\n\t__le32 dif_error_offset;\n\t__le32 orq_cons_th;\n\t__le32 orq_cons;\n};\n\nstruct e4_xstorm_roce_resp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_SHIFT\t\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_SHIFT\t\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_SHIFT\t\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_SHIFT\t\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_SHIFT\t\t7\n\tu8 flags1;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_MSDM_FLUSH_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_MSDM_FLUSH_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_MSEM_FLUSH_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_MSEM_FLUSH_SHIFT\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_SHIFT\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_SHIFT\t7\n\tu8 flags2;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_MASK\t\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_SHIFT\t6\n\tu8 flags7;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t7\n\tu8 flags8;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT\t\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT\t\t7\n\tu8 flags9;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_SHIFT\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_SHIFT\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_SHIFT\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_SHIFT\t\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_SHIFT\t\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t\t7\n\tu8 flags11;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_SHIFT\t\t7\n\tu8 flags12;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_SHIFT\t\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_SHIFT\t\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_SHIFT\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_SHIFT\t6\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_SHIFT\t7\n\tu8 flags14;\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_SHIFT\t0\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_SHIFT\t1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_SHIFT\t2\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_SHIFT\t3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_SHIFT\t4\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_MASK\t0x1\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_SHIFT\t5\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_MASK\t0x3\n#define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 irq_prod_shadow;\n\t__le16 word2;\n\t__le16 irq_cons;\n\t__le16 irq_prod;\n\t__le16 e5_reserved1;\n\t__le16 conn_dpi;\n\tu8 rxmit_opcode;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 rxmit_psn_and_id;\n\t__le32 rxmit_bytes_length;\n\t__le32 psn;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 msn_and_syndrome;\n};\n\nstruct e4_ystorm_roce_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_ROCE_CONN_AG_CTX_BIT0_MASK     0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_BIT0_SHIFT    0\n#define E4_YSTORM_ROCE_CONN_AG_CTX_BIT1_MASK     0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_BIT1_SHIFT    1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF0_MASK      0x3\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF0_SHIFT     2\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF1_MASK      0x3\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF1_SHIFT     4\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF2_MASK      0x3\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF2_SHIFT     6\n\tu8 flags1;\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF0EN_MASK    0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF0EN_SHIFT   0\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF1EN_MASK    0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF1EN_SHIFT   1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF2EN_MASK    0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_CF2EN_SHIFT   2\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE0EN_MASK  0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE0EN_SHIFT 3\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE1EN_MASK  0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE1EN_SHIFT 4\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE2EN_MASK  0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE2EN_SHIFT 5\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE3EN_MASK  0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE3EN_SHIFT 6\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE4EN_MASK  0x1\n#define E4_YSTORM_ROCE_CONN_AG_CTX_RULE4EN_SHIFT 7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct e4_ystorm_roce_req_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\nstruct e4_ystorm_roce_resp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT\t0\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT\t1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT\t2\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n/* Roce doorbell data */\nenum roce_flavor {\n\tPLAIN_ROCE,\n\tRROCE_IPV4,\n\tRROCE_IPV6,\n\tMAX_ROCE_FLAVOR\n};\n\n/* The iwarp storm context of Ystorm */\nstruct ystorm_iwarp_conn_st_ctx {\n\t__le32 reserved[4];\n};\n\n/* The iwarp storm context of Pstorm */\nstruct pstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[36];\n};\n\n/* The iwarp storm context of Xstorm */\nstruct xstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[48];\n};\n\nstruct e4_xstorm_iwarp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM1_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM1_SHIFT\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM2_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM2_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RESERVED2_SHIFT\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT6_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT6_SHIFT\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT7_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT8_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT8_SHIFT\t\t\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT9_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT9_SHIFT\t\t\t\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT10_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT10_SHIFT\t\t\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT11_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT11_SHIFT\t\t\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT12_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT12_SHIFT\t\t\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT13_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT13_SHIFT\t\t\t\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT14_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT14_SHIFT\t\t\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_YSTORM_FLUSH_OR_REWIND_SND_MAX_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_YSTORM_FLUSH_OR_REWIND_SND_MAX_SHIFT 7\n\tu8 flags2;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF12_MASK\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF12_SHIFT\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF13_MASK\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF13_SHIFT\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF15_MASK\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF15_SHIFT\t\t6\n\tu8 flags6;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_SHIFT 0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF17_MASK\t\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF17_SHIFT\t\t\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF18_MASK\t\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF18_SHIFT\t\t\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_MASK\t\t\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_SHIFT\t\t\t6\n\tu8 flags7;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF4EN_SHIFT\t\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF5EN_SHIFT\t\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF9EN_SHIFT\t\t\t7\n\tu8 flags9;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF10EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF11EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF12EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF13EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF15EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF15EN_SHIFT\t\t\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_EN_MASK 0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MPA_OR_ERROR_WAKEUP_TRIGGER_CF_EN_SHIFT 6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF17EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF18EN_MASK\t\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_DQ_FLUSH_EN_SHIFT\t\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_FLUSH_Q1_EN_SHIFT\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_EN_MASK               0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_EN_SHIFT              5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_MORE_TO_SEND_RULE_EN_SHIFT\t7\n\tu8 flags11;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TX_BLOCKED_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_TX_BLOCKED_EN_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RESERVED3_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE9EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_NOT_EMPTY_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_NOT_EMPTY_RULE_EN_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED2_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED2_SHIFT\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED3_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED3_SHIFT\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FENCE_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SQ_FENCE_RULE_EN_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_IRQ_NOT_EMPTY_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_IRQ_NOT_EMPTY_RULE_EN_SHIFT\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_HQ_NOT_FULL_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_HQ_NOT_FULL_RULE_EN_SHIFT\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_ORQ_RD_FENCE_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_ORQ_RD_FENCE_RULE_EN_SHIFT\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE21EN_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_RULE21EN_SHIFT\t\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_ORQ_NOT_FULL_RULE_EN_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_ORQ_NOT_FULL_RULE_EN_SHIFT\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT16_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT16_SHIFT\t\t0\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT17_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT17_SHIFT\t\t1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT18_MASK\t\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_BIT18_SHIFT\t\t2\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED1_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED1_SHIFT\t3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED2_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED2_SHIFT\t4\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED3_MASK\t0x1\n#define E4_XSTORM_IWARP_CONN_AG_CTX_E5_RESERVED3_SHIFT\t5\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_MASK\t0x3\n#define E4_XSTORM_IWARP_CONN_AG_CTX_SEND_TERMINATE_CF_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le16 sq_comp_cons;\n\t__le16 sq_tx_cons;\n\t__le16 sq_prod;\n\t__le16 word5;\n\t__le16 conn_dpi;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 more_to_send_seq;\n\t__le32 reg4;\n\t__le32 rewinded_snd_max_or_term_opcode;\n\t__le32 rd_msn;\n\t__le16 irq_prod_via_msdm;\n\t__le16 irq_cons;\n\t__le16 hq_cons_th_or_mpa_data;\n\t__le16 hq_cons;\n\t__le32 atom_msn;\n\t__le32 orq_cons;\n\t__le32 orq_cons_th;\n\tu8 byte7;\n\tu8 wqe_data_pad_bytes;\n\tu8 max_ord;\n\tu8 former_hq_prod;\n\tu8 irq_prod_via_msem;\n\tu8 byte12;\n\tu8 max_pkt_pdu_size_lo;\n\tu8 max_pkt_pdu_size_hi;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 e5_reserved4;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 shared_queue_page_addr_lo;\n\t__le32 shared_queue_page_addr_hi;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n};\n\nstruct e4_tstorm_iwarp_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MSTORM_FLUSH_OR_TERMINATE_SENT_MASK  0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MSTORM_FLUSH_OR_TERMINATE_SENT_SHIFT 3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CACHED_ORQ_MASK\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CACHED_ORQ_SHIFT\t5\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t6\n\tu8 flags1;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_MASK\t\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_SHIFT\t\t0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_MASK\t\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_SHIFT\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF5_SHIFT\t0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF7_SHIFT\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPLETE_MASK 0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPLETE_SHIFT 0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_MASK\t0x3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_SHIFT\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t\t\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_EN_MASK\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RQ_POST_CF_EN_SHIFT\t\t\t5\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_MPA_TIMEOUT_CF_EN_SHIFT\t\t6\n#define E4_TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t\t7\n\tu8 flags4;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF4EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF4EN_SHIFT\t\t\t\t0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF5EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF5EN_SHIFT\t\t\t\t1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF7EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF7EN_SHIFT\t\t\t\t3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF8EN_MASK\t\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_CF8EN_SHIFT\t\t\t\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPL_EN_MASK 0x1\n#define\tE4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_Q0_AND_TCP_HANDSHAKE_COMPL_EN_SHIFT 5\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_EN_MASK\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_FLUSH_OR_ERROR_DETECTED_EN_SHIFT\t6\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t7\n\tu8 flags5;\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t\t0\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t\t1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t\t2\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t\t3\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t\t4\n#define E4_TSTORM_IWARP_CONN_AG_CTX_SND_SQ_CONS_RULE_MASK\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_SND_SQ_CONS_RULE_SHIFT\t5\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t\t6\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_IWARP_CONN_AG_CTX_RULE8EN_SHIFT\t\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 unaligned_nxt_seq;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 orq_cache_idx;\n\tu8 hq_prod;\n\t__le16 sq_tx_cons_th;\n\tu8 orq_prod;\n\tu8 irq_cons;\n\t__le16 sq_tx_cons;\n\t__le16 conn_dpi;\n\t__le16 rq_prod;\n\t__le32 snd_seq;\n\t__le32 last_hq_sequence;\n};\n\n/* The iwarp storm context of Tstorm */\nstruct tstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[60];\n};\n\n/* The iwarp storm context of Mstorm */\nstruct mstorm_iwarp_conn_st_ctx {\n\t__le32 reserved[32];\n};\n\n/* The iwarp storm context of Ustorm */\nstruct ustorm_iwarp_conn_st_ctx {\n\tstruct regpair reserved[14];\n};\n\n/* iwarp connection context */\nstruct e4_iwarp_conn_context {\n\tstruct ystorm_iwarp_conn_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct pstorm_iwarp_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_iwarp_conn_st_ctx xstorm_st_context;\n\tstruct e4_xstorm_iwarp_conn_ag_ctx xstorm_ag_context;\n\tstruct e4_tstorm_iwarp_conn_ag_ctx tstorm_ag_context;\n\tstruct timers_context timer_context;\n\tstruct e4_ustorm_rdma_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_iwarp_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_iwarp_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_iwarp_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n};\n\n/* iWARP create QP params passed by driver to FW in CreateQP Request Ramrod */\nstruct iwarp_create_qp_ramrod_data {\n\tu8 flags;\n#define IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN_MASK\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_FMR_AND_RESERVED_EN_SHIFT\t0\n#define IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_SIGNALED_COMP_SHIFT\t\t1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t2\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t3\n#define IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t4\n#define IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_SRQ_FLG_SHIFT\t\t5\n#define IWARP_CREATE_QP_RAMROD_DATA_LOW_LATENCY_QUEUE_EN_MASK\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_LOW_LATENCY_QUEUE_EN_SHIFT\t6\n#define IWARP_CREATE_QP_RAMROD_DATA_RESERVED0_MASK\t\t0x1\n#define IWARP_CREATE_QP_RAMROD_DATA_RESERVED0_SHIFT\t\t7\n\tu8 reserved1;\n\t__le16 pd;\n\t__le16 sq_num_pages;\n\t__le16 rq_num_pages;\n\t__le32 reserved3[2];\n\tstruct regpair qp_handle_for_cqe;\n\tstruct rdma_srq_id srq_id;\n\t__le32 cq_cid_for_sq;\n\t__le32 cq_cid_for_rq;\n\t__le16 dpi;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\tu8 reserved2[6];\n};\n\n/* iWARP completion queue types */\nenum iwarp_eqe_async_opcode {\n\tIWARP_EVENT_TYPE_ASYNC_CONNECT_COMPLETE,\n\tIWARP_EVENT_TYPE_ASYNC_ENHANCED_MPA_REPLY_ARRIVED,\n\tIWARP_EVENT_TYPE_ASYNC_MPA_HANDSHAKE_COMPLETE,\n\tIWARP_EVENT_TYPE_ASYNC_CID_CLEANED,\n\tIWARP_EVENT_TYPE_ASYNC_EXCEPTION_DETECTED,\n\tIWARP_EVENT_TYPE_ASYNC_QP_IN_ERROR_STATE,\n\tIWARP_EVENT_TYPE_ASYNC_CQ_OVERFLOW,\n\tIWARP_EVENT_TYPE_ASYNC_SRQ_EMPTY,\n\tIWARP_EVENT_TYPE_ASYNC_SRQ_LIMIT,\n\tMAX_IWARP_EQE_ASYNC_OPCODE\n};\n\nstruct iwarp_eqe_data_mpa_async_completion {\n\t__le16 ulp_data_len;\n\tu8 rtr_type_sent;\n\tu8 reserved[5];\n};\n\nstruct iwarp_eqe_data_tcp_async_completion {\n\t__le16 ulp_data_len;\n\tu8 mpa_handshake_mode;\n\tu8 reserved[5];\n};\n\n/* iWARP completion queue types */\nenum iwarp_eqe_sync_opcode {\n\tIWARP_EVENT_TYPE_TCP_OFFLOAD =\n\t11,\n\tIWARP_EVENT_TYPE_MPA_OFFLOAD,\n\tIWARP_EVENT_TYPE_MPA_OFFLOAD_SEND_RTR,\n\tIWARP_EVENT_TYPE_CREATE_QP,\n\tIWARP_EVENT_TYPE_QUERY_QP,\n\tIWARP_EVENT_TYPE_MODIFY_QP,\n\tIWARP_EVENT_TYPE_DESTROY_QP,\n\tIWARP_EVENT_TYPE_ABORT_TCP_OFFLOAD,\n\tMAX_IWARP_EQE_SYNC_OPCODE\n};\n\n/* iWARP EQE completion status */\nenum iwarp_fw_return_code {\n\tIWARP_CONN_ERROR_TCP_CONNECT_INVALID_PACKET = 6,\n\tIWARP_CONN_ERROR_TCP_CONNECTION_RST,\n\tIWARP_CONN_ERROR_TCP_CONNECT_TIMEOUT,\n\tIWARP_CONN_ERROR_MPA_ERROR_REJECT,\n\tIWARP_CONN_ERROR_MPA_NOT_SUPPORTED_VER,\n\tIWARP_CONN_ERROR_MPA_RST,\n\tIWARP_CONN_ERROR_MPA_FIN,\n\tIWARP_CONN_ERROR_MPA_RTR_MISMATCH,\n\tIWARP_CONN_ERROR_MPA_INSUF_IRD,\n\tIWARP_CONN_ERROR_MPA_INVALID_PACKET,\n\tIWARP_CONN_ERROR_MPA_LOCAL_ERROR,\n\tIWARP_CONN_ERROR_MPA_TIMEOUT,\n\tIWARP_CONN_ERROR_MPA_TERMINATE,\n\tIWARP_QP_IN_ERROR_GOOD_CLOSE,\n\tIWARP_QP_IN_ERROR_BAD_CLOSE,\n\tIWARP_EXCEPTION_DETECTED_LLP_CLOSED,\n\tIWARP_EXCEPTION_DETECTED_LLP_RESET,\n\tIWARP_EXCEPTION_DETECTED_IRQ_FULL,\n\tIWARP_EXCEPTION_DETECTED_RQ_EMPTY,\n\tIWARP_EXCEPTION_DETECTED_SRQ_EMPTY,\n\tIWARP_EXCEPTION_DETECTED_SRQ_LIMIT,\n\tIWARP_EXCEPTION_DETECTED_LLP_TIMEOUT,\n\tIWARP_EXCEPTION_DETECTED_REMOTE_PROTECTION_ERROR,\n\tIWARP_EXCEPTION_DETECTED_CQ_OVERFLOW,\n\tIWARP_EXCEPTION_DETECTED_LOCAL_CATASTROPHIC,\n\tIWARP_EXCEPTION_DETECTED_LOCAL_ACCESS_ERROR,\n\tIWARP_EXCEPTION_DETECTED_REMOTE_OPERATION_ERROR,\n\tIWARP_EXCEPTION_DETECTED_TERMINATE_RECEIVED,\n\tMAX_IWARP_FW_RETURN_CODE\n};\n\n/* unaligned opaque data received from LL2 */\nstruct iwarp_init_func_params {\n\tu8 ll2_ooo_q_index;\n\tu8 reserved1[7];\n};\n\n/* iwarp func init ramrod data */\nstruct iwarp_init_func_ramrod_data {\n\tstruct rdma_init_func_ramrod_data rdma;\n\tstruct tcp_init_params tcp;\n\tstruct iwarp_init_func_params iwarp;\n};\n\n/* iWARP QP - possible states to transition to */\nenum iwarp_modify_qp_new_state_type {\n\tIWARP_MODIFY_QP_STATE_CLOSING = 1,\n\tIWARP_MODIFY_QP_STATE_ERROR = 2,\n\tMAX_IWARP_MODIFY_QP_NEW_STATE_TYPE\n};\n\n/* iwarp modify qp responder ramrod data */\nstruct iwarp_modify_qp_ramrod_data {\n\t__le16 transition_to_state;\n\t__le16 flags;\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_RD_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_RD_EN_SHIFT\t\t0\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_WR_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_WR_EN_SHIFT\t\t1\n#define IWARP_MODIFY_QP_RAMROD_DATA_ATOMIC_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_ATOMIC_EN_SHIFT\t\t2\n#define IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN_MASK\t\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_STATE_TRANS_EN_SHIFT\t3\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_OPS_EN_FLG_MASK\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_RDMA_OPS_EN_FLG_SHIFT\t4\n#define IWARP_MODIFY_QP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_MASK\t0x1\n#define IWARP_MODIFY_QP_RAMROD_DATA_PHYSICAL_QUEUE_FLG_SHIFT\t5\n#define IWARP_MODIFY_QP_RAMROD_DATA_RESERVED_MASK\t\t0x3FF\n#define IWARP_MODIFY_QP_RAMROD_DATA_RESERVED_SHIFT\t\t6\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le32 reserved1[10];\n};\n\n/* MPA params for Enhanced mode */\nstruct mpa_rq_params {\n\t__le32 ird;\n\t__le32 ord;\n};\n\n/* MPA host Address-Len for private data */\nstruct mpa_ulp_buffer {\n\tstruct regpair addr;\n\t__le16 len;\n\t__le16 reserved[3];\n};\n\n/* iWARP MPA offload params common to Basic and Enhanced modes */\nstruct mpa_outgoing_params {\n\tu8 crc_needed;\n\tu8 reject;\n\tu8 reserved[6];\n\tstruct mpa_rq_params out_rq;\n\tstruct mpa_ulp_buffer outgoing_ulp_buffer;\n};\n\n/* iWARP MPA offload params passed by driver to FW in MPA Offload Request\n * Ramrod.\n */\nstruct iwarp_mpa_offload_ramrod_data {\n\tstruct mpa_outgoing_params common;\n\t__le32 tcp_cid;\n\tu8 mode;\n\tu8 tcp_connect_side;\n\tu8 rtr_pref;\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RTR_SUPPORTED_MASK\t0x7\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RTR_SUPPORTED_SHIFT\t0\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RESERVED1_MASK\t\t0x1F\n#define IWARP_MPA_OFFLOAD_RAMROD_DATA_RESERVED1_SHIFT\t\t3\n\tu8 reserved2;\n\tstruct mpa_ulp_buffer incoming_ulp_buffer;\n\tstruct regpair async_eqe_output_buf;\n\tstruct regpair handle_for_async;\n\tstruct regpair shared_queue_addr;\n\t__le16 rcv_wnd;\n\tu8 stats_counter_id;\n\tu8 reserved3[13];\n};\n\n/* iWARP TCP connection offload params passed by driver to FW */\nstruct iwarp_offload_params {\n\tstruct mpa_ulp_buffer incoming_ulp_buffer;\n\tstruct regpair async_eqe_output_buf;\n\tstruct regpair handle_for_async;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\tu8 stats_counter_id;\n\tu8 mpa_mode;\n\tu8 reserved[10];\n};\n\n/* iWARP query QP output params */\nstruct iwarp_query_qp_output_params {\n\t__le32 flags;\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_ERROR_FLG_MASK\t0x1\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_ERROR_FLG_SHIFT\t0\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_RESERVED0_MASK\t0x7FFFFFFF\n#define IWARP_QUERY_QP_OUTPUT_PARAMS_RESERVED0_SHIFT\t1\n\tu8 reserved1[4];\n};\n\n/* iWARP query QP ramrod data */\nstruct iwarp_query_qp_ramrod_data {\n\tstruct regpair output_params_addr;\n};\n\n/* iWARP Ramrod Command IDs */\nenum iwarp_ramrod_cmd_id {\n\tIWARP_RAMROD_CMD_ID_TCP_OFFLOAD = 11,\n\tIWARP_RAMROD_CMD_ID_MPA_OFFLOAD,\n\tIWARP_RAMROD_CMD_ID_MPA_OFFLOAD_SEND_RTR,\n\tIWARP_RAMROD_CMD_ID_CREATE_QP,\n\tIWARP_RAMROD_CMD_ID_QUERY_QP,\n\tIWARP_RAMROD_CMD_ID_MODIFY_QP,\n\tIWARP_RAMROD_CMD_ID_DESTROY_QP,\n\tIWARP_RAMROD_CMD_ID_ABORT_TCP_OFFLOAD,\n\tMAX_IWARP_RAMROD_CMD_ID\n};\n\n/* Per PF iWARP retransmit path statistics */\nstruct iwarp_rxmit_stats_drv {\n\tstruct regpair tx_go_to_slow_start_event_cnt;\n\tstruct regpair tx_fast_retransmit_event_cnt;\n};\n\n/* iWARP and TCP connection offload params passed by driver to FW in iWARP\n * offload ramrod.\n */\nstruct iwarp_tcp_offload_ramrod_data {\n\tstruct tcp_offload_params_opt2 tcp;\n\tstruct iwarp_offload_params iwarp;\n};\n\n/* iWARP MPA negotiation types */\nenum mpa_negotiation_mode {\n\tMPA_NEGOTIATION_TYPE_BASIC = 1,\n\tMPA_NEGOTIATION_TYPE_ENHANCED = 2,\n\tMAX_MPA_NEGOTIATION_MODE\n};\n\n/* iWARP MPA Enhanced mode RTR types */\nenum mpa_rtr_type {\n\tMPA_RTR_TYPE_NONE = 0,\n\tMPA_RTR_TYPE_ZERO_SEND = 1,\n\tMPA_RTR_TYPE_ZERO_WRITE = 2,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_WRITE = 3,\n\tMPA_RTR_TYPE_ZERO_READ = 4,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_READ = 5,\n\tMPA_RTR_TYPE_ZERO_WRITE_AND_READ = 6,\n\tMPA_RTR_TYPE_ZERO_SEND_AND_WRITE_AND_READ = 7,\n\tMAX_MPA_RTR_TYPE\n};\n\n/* unaligned opaque data received from LL2 */\nstruct unaligned_opaque_data {\n\t__le16 first_mpa_offset;\n\tu8 tcp_payload_offset;\n\tu8 flags;\n#define UNALIGNED_OPAQUE_DATA_PKT_REACHED_WIN_RIGHT_EDGE_MASK\t0x1\n#define UNALIGNED_OPAQUE_DATA_PKT_REACHED_WIN_RIGHT_EDGE_SHIFT\t0\n#define UNALIGNED_OPAQUE_DATA_CONNECTION_CLOSED_MASK\t\t0x1\n#define UNALIGNED_OPAQUE_DATA_CONNECTION_CLOSED_SHIFT\t\t1\n#define UNALIGNED_OPAQUE_DATA_RESERVED_MASK\t\t\t0x3F\n#define UNALIGNED_OPAQUE_DATA_RESERVED_SHIFT\t\t\t2\n\t__le32 cid;\n};\n\nstruct e4_mstorm_iwarp_conn_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\tu8 flags0;\n#define E4_MSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t\t0\n#define E4_MSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t\t1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_MASK\t0x3\n#define E4_MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_SHIFT\t2\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t\t4\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t\t6\n\tu8 flags1;\n#define E4_MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_EN_MASK\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_INV_STAG_DONE_CF_EN_SHIFT\t0\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t\t3\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t\t4\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t\t5\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RCQ_CONS_EN_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RCQ_CONS_EN_SHIFT\t\t6\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_MSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t\t7\n\t__le16 rcq_cons;\n\t__le16 rcq_cons_th;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_ustorm_iwarp_conn_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_USTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t\t2\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF1_MASK\t\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t\t4\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF2_MASK\t\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags1;\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF3_MASK\t\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF3_SHIFT\t\t0\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_MASK\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_SHIFT\t2\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_MASK\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_SHIFT\t4\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF6_MASK\t\t0x3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF6_SHIFT\t\t6\n\tu8 flags2;\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t\t0\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_SE_CF_EN_SHIFT\t4\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_EN_MASK\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_ARM_CF_EN_SHIFT\t\t5\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CF6EN_SHIFT\t\t\t6\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_SE_EN_MASK\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_SE_EN_SHIFT\t\t7\n\tu8 flags3;\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_EN_MASK\t\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_CQ_EN_SHIFT\t\t0\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_USTORM_IWARP_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 cq_cons;\n\t__le32 cq_se_prod;\n\t__le32 cq_prod;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\nstruct e4_ystorm_iwarp_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_IWARP_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_IWARP_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_YSTORM_IWARP_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n/* The fcoe storm context of Ystorm */\nstruct ystorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 cos;\n\tu8 conf_version;\n\tu8 eth_hdr_size;\n\t__le16 stat_ram_addr;\n\t__le16 mtu;\n\t__le16 max_fc_payload_len;\n\t__le16 tx_max_fc_pay_len;\n\tu8 fcp_cmd_size;\n\tu8 fcp_rsp_size;\n\t__le16 mss;\n\tstruct regpair reserved;\n\t__le16 min_frame_size;\n\tu8 protection_info_flags;\n#define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK\t\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT\t0\n#define YSTORM_FCOE_CONN_ST_CTX_VALID_MASK\t\t\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT\t\t\t1\n#define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_MASK\t\t\t0x3F\n#define YSTORM_FCOE_CONN_ST_CTX_RESERVED1_SHIFT\t\t\t2\n\tu8 dst_protection_per_mss;\n\tu8 src_protection_per_mss;\n\tu8 ptu_log_page_size;\n\tu8 flags;\n#define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t0\n#define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK\t0x1\n#define YSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT\t1\n#define YSTORM_FCOE_CONN_ST_CTX_RSRV_MASK\t\t0x3F\n#define YSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT\t\t2\n\tu8 fcp_xfer_size;\n};\n\n/* FCoE 16-bits vlan structure */\nstruct fcoe_vlan_fields {\n\t__le16 fields;\n#define FCOE_VLAN_FIELDS_VID_MASK\t0xFFF\n#define FCOE_VLAN_FIELDS_VID_SHIFT\t0\n#define FCOE_VLAN_FIELDS_CLI_MASK\t0x1\n#define FCOE_VLAN_FIELDS_CLI_SHIFT\t12\n#define FCOE_VLAN_FIELDS_PRI_MASK\t0x7\n#define FCOE_VLAN_FIELDS_PRI_SHIFT\t13\n};\n\n/* FCoE 16-bits vlan union */\nunion fcoe_vlan_field_union {\n\tstruct fcoe_vlan_fields fields;\n\t__le16 val;\n};\n\n/* FCoE 16-bits vlan, vif union */\nunion fcoe_vlan_vif_field_union {\n\tunion fcoe_vlan_field_union vlan;\n\t__le16 vif;\n};\n\n/* Ethernet context section */\nstruct pstorm_fcoe_eth_context_section {\n\tu8 remote_addr_3;\n\tu8 remote_addr_2;\n\tu8 remote_addr_1;\n\tu8 remote_addr_0;\n\tu8 local_addr_1;\n\tu8 local_addr_0;\n\tu8 remote_addr_5;\n\tu8 remote_addr_4;\n\tu8 local_addr_5;\n\tu8 local_addr_4;\n\tu8 local_addr_3;\n\tu8 local_addr_2;\n\tunion fcoe_vlan_vif_field_union vif_outer_vlan;\n\t__le16 vif_outer_eth_type;\n\tunion fcoe_vlan_vif_field_union inner_vlan;\n\t__le16 inner_eth_type;\n};\n\n/* The fcoe storm context of Pstorm */\nstruct pstorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 cos;\n\tu8 conf_version;\n\tu8 rsrv;\n\t__le16 stat_ram_addr;\n\t__le16 mss;\n\tstruct regpair abts_cleanup_addr;\n\tstruct pstorm_fcoe_eth_context_section eth;\n\tu8 sid_2;\n\tu8 sid_1;\n\tu8 sid_0;\n\tu8 flags;\n#define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_MASK\t\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_VNTAG_VLAN_SHIFT\t\t0\n#define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_SUPPORT_REC_RR_TOV_SHIFT\t1\n#define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t\t2\n#define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_OUTER_VLAN_FLAG_SHIFT\t\t3\n#define PSTORM_FCOE_CONN_ST_CTX_SINGLE_VLAN_FLAG_MASK\t\t0x1\n#define PSTORM_FCOE_CONN_ST_CTX_SINGLE_VLAN_FLAG_SHIFT\t\t4\n#define PSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK\t\t\t0x7\n#define PSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT\t\t\t5\n\tu8 did_2;\n\tu8 did_1;\n\tu8 did_0;\n\tu8 src_mac_index;\n\t__le16 rec_rr_tov_val;\n\tu8 q_relative_offset;\n\tu8 reserved1;\n};\n\n/* The fcoe storm context of Xstorm */\nstruct xstorm_fcoe_conn_st_ctx {\n\tu8 func_mode;\n\tu8 src_mac_index;\n\tu8 conf_version;\n\tu8 cached_wqes_avail;\n\t__le16 stat_ram_addr;\n\tu8 flags;\n#define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_SQ_DEFERRED_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_SHIFT\t\t1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_MASK\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_INNER_VLAN_FLAG_ORIG_SHIFT\t2\n#define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_MASK\t\t0x3\n#define XSTORM_FCOE_CONN_ST_CTX_LAST_QUEUE_HANDLED_SHIFT\t3\n#define XSTORM_FCOE_CONN_ST_CTX_RSRV_MASK\t\t\t0x7\n#define XSTORM_FCOE_CONN_ST_CTX_RSRV_SHIFT\t\t\t5\n\tu8 cached_wqes_offset;\n\tu8 reserved2;\n\tu8 eth_hdr_size;\n\tu8 seq_id;\n\tu8 max_conc_seqs;\n\t__le16 num_pages_in_pbl;\n\t__le16 reserved;\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair sq_curr_page_addr;\n\tstruct regpair sq_next_page_addr;\n\tstruct regpair xferq_pbl_addr;\n\tstruct regpair xferq_curr_page_addr;\n\tstruct regpair xferq_next_page_addr;\n\tstruct regpair respq_pbl_addr;\n\tstruct regpair respq_curr_page_addr;\n\tstruct regpair respq_next_page_addr;\n\t__le16 mtu;\n\t__le16 tx_max_fc_pay_len;\n\t__le16 max_fc_payload_len;\n\t__le16 min_frame_size;\n\t__le16 sq_pbl_next_index;\n\t__le16 respq_pbl_next_index;\n\tu8 fcp_cmd_byte_credit;\n\tu8 fcp_rsp_byte_credit;\n\t__le16 protection_info;\n#define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_PROTECTION_PERF_SHIFT\t\t0\n#define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_SUPPORT_PROTECTION_SHIFT\t1\n#define XSTORM_FCOE_CONN_ST_CTX_VALID_MASK\t\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_VALID_SHIFT\t\t\t2\n#define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_MASK\t\t0x1\n#define XSTORM_FCOE_CONN_ST_CTX_FRAME_PROT_ALIGNED_SHIFT\t3\n#define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_MASK\t\t\t0xF\n#define XSTORM_FCOE_CONN_ST_CTX_RESERVED3_SHIFT\t\t\t4\n#define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_MASK\t0xFF\n#define XSTORM_FCOE_CONN_ST_CTX_DST_PROTECTION_PER_MSS_SHIFT\t8\n\t__le16 xferq_pbl_next_index;\n\t__le16 page_size;\n\tu8 mid_seq;\n\tu8 fcp_xfer_byte_credit;\n\tu8 reserved1[2];\n\tstruct fcoe_wqe cached_wqes[16];\n};\n\nstruct e4_xstorm_fcoe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED1_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED2_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED3_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED4_SHIFT\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED5_SHIFT\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED6_SHIFT\t7\n\tu8 flags1;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED7_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED8_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED9_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT14_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT14_SHIFT\t\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT15_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT15_SHIFT\t\t7\n\tu8 flags2;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF3_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF12_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF12_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF13_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF13_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF14_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF14_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF15_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF15_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF16_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF16_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF17_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF17_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF18_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF18_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_SHIFT\t6\n\tu8 flags7;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED10_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags8;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF3EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT\t7\n\tu8 flags9;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF11EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF11EN_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF12EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF12EN_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF13EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF13EN_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF14EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF14EN_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF15EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF15EN_SHIFT\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF16EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF16EN_SHIFT\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF17EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF17EN_SHIFT\t7\n\tu8 flags10;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF18EN_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF18EN_SHIFT\t\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_DQ_CF_EN_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED11_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF23EN_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF23EN_SHIFT\t\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED12_SHIFT\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED13_SHIFT\t7\n\tu8 flags11;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED14_SHIFT\t\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED15_SHIFT\t\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESERVED16_SHIFT\t\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED1_SHIFT\t\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_XFERQ_DECISION_EN_SHIFT\t7\n\tu8 flags12;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_SQ_DECISION_EN_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE11EN_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED2_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED3_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE14EN_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE15EN_SHIFT\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE16EN_SHIFT\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE17EN_SHIFT\t7\n\tu8 flags13;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RESPQ_DECISION_EN_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_RULE19EN_SHIFT\t\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED4_SHIFT\t\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED5_SHIFT\t\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED7_SHIFT\t\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT16_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT16_SHIFT\t0\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT17_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT17_SHIFT\t1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT18_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT18_SHIFT\t2\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT19_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT19_SHIFT\t3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT20_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT20_SHIFT\t4\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT21_MASK\t0x1\n#define E4_XSTORM_FCOE_CONN_AG_CTX_BIT21_SHIFT\t5\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF23_MASK\t0x3\n#define E4_XSTORM_FCOE_CONN_AG_CTX_CF23_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 xferq_prod;\n\t__le16 xferq_cons;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 remain_io;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le16 respq_prod;\n\t__le16 respq_cons;\n\t__le16 word9;\n\t__le16 word10;\n\t__le32 reg7;\n\t__le32 reg8;\n};\n\n/* The fcoe storm context of Ustorm */\nstruct ustorm_fcoe_conn_st_ctx {\n\tstruct regpair respq_pbl_addr;\n\t__le16 num_pages_in_pbl;\n\tu8 ptu_log_page_size;\n\tu8 log_page_size;\n\t__le16 respq_prod;\n\tu8 reserved[2];\n};\n\nstruct e4_tstorm_fcoe_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT3_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT3_SHIFT\t\t3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT5_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_BIT5_SHIFT\t\t5\n#define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_SHIFT\t6\n\tu8 flags1;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_MASK\t\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT\t\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t\t\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF7_SHIFT\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF9_MASK\t\t\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF9_SHIFT\t\t\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF10_MASK\t\t\t0x3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF10_SHIFT\t\t\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_MASK\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_DUMMY_TIMER_CF_EN_SHIFT\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT\t\t5\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t\t6\n#define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF9EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF9EN_SHIFT\t\t5\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF10EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_CF10EN_SHIFT\t\t6\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_TSTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\nstruct e4_ustorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_USTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF3_SHIFT\t0\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF4_SHIFT\t2\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF5_SHIFT\t4\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE5EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE6EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE7EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE8EN_MASK\t\t0x1\n#define E4_USTORM_FCOE_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n/* The fcoe storm context of Tstorm */\nstruct tstorm_fcoe_conn_st_ctx {\n\t__le16 stat_ram_addr;\n\t__le16 rx_max_fc_payload_len;\n\t__le16 e_d_tov_val;\n\tu8 flags;\n#define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_MASK\t0x1\n#define TSTORM_FCOE_CONN_ST_CTX_INC_SEQ_CNT_SHIFT\t0\n#define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_MASK\t0x1\n#define TSTORM_FCOE_CONN_ST_CTX_SUPPORT_CONF_SHIFT\t1\n#define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_MASK\t\t0x3F\n#define TSTORM_FCOE_CONN_ST_CTX_DEF_Q_IDX_SHIFT\t\t2\n\tu8 timers_cleanup_invocation_cnt;\n\t__le32 reserved1[2];\n\t__le32 dst_mac_address_bytes_0_to_3;\n\t__le16 dst_mac_address_bytes_4_to_5;\n\t__le16 ramrod_echo;\n\tu8 flags1;\n#define TSTORM_FCOE_CONN_ST_CTX_MODE_MASK\t0x3\n#define TSTORM_FCOE_CONN_ST_CTX_MODE_SHIFT\t0\n#define TSTORM_FCOE_CONN_ST_CTX_RESERVED_MASK\t0x3F\n#define TSTORM_FCOE_CONN_ST_CTX_RESERVED_SHIFT\t2\n\tu8 cq_relative_offset;\n\tu8 cmdq_relative_offset;\n\tu8 bdq_resource_id;\n\tu8 reserved0[4];\n};\n\nstruct e4_mstorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_MSTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_MSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_MSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\n/* Fast path part of the fcoe storm context of Mstorm */\nstruct fcoe_mstorm_fcoe_conn_st_ctx_fp {\n\t__le16 xfer_prod;\n\tu8 num_cqs;\n\tu8 reserved1;\n\tu8 protection_info;\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_MASK  0x1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_SUPPORT_PROTECTION_SHIFT 0\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_MASK               0x1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_VALID_SHIFT              1\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_MASK           0x3F\n#define FCOE_MSTORM_FCOE_CONN_ST_CTX_FP_RESERVED0_SHIFT          2\n\tu8 q_relative_offset;\n\tu8 reserved2[2];\n};\n\n/* Non fast path part of the fcoe storm context of Mstorm */\nstruct fcoe_mstorm_fcoe_conn_st_ctx_non_fp {\n\t__le16 conn_id;\n\t__le16 stat_ram_addr;\n\t__le16 num_pages_in_pbl;\n\tu8 ptu_log_page_size;\n\tu8 log_page_size;\n\t__le16 unsolicited_cq_count;\n\t__le16 cmdq_count;\n\tu8 bdq_resource_id;\n\tu8 reserved0[3];\n\tstruct regpair xferq_pbl_addr;\n\tstruct regpair reserved1;\n\tstruct regpair reserved2[3];\n};\n\n/* The fcoe storm context of Mstorm */\nstruct mstorm_fcoe_conn_st_ctx {\n\tstruct fcoe_mstorm_fcoe_conn_st_ctx_fp fp;\n\tstruct fcoe_mstorm_fcoe_conn_st_ctx_non_fp non_fp;\n};\n\n/* fcoe connection context */\nstruct e4_fcoe_conn_context {\n\tstruct ystorm_fcoe_conn_st_ctx ystorm_st_context;\n\tstruct pstorm_fcoe_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct xstorm_fcoe_conn_st_ctx xstorm_st_context;\n\tstruct e4_xstorm_fcoe_conn_ag_ctx xstorm_ag_context;\n\tstruct regpair xstorm_ag_padding[6];\n\tstruct ustorm_fcoe_conn_st_ctx ustorm_st_context;\n\tstruct regpair ustorm_st_padding[2];\n\tstruct e4_tstorm_fcoe_conn_ag_ctx tstorm_ag_context;\n\tstruct regpair tstorm_ag_padding[2];\n\tstruct timers_context timer_context;\n\tstruct e4_ustorm_fcoe_conn_ag_ctx ustorm_ag_context;\n\tstruct tstorm_fcoe_conn_st_ctx tstorm_st_context;\n\tstruct e4_mstorm_fcoe_conn_ag_ctx mstorm_ag_context;\n\tstruct mstorm_fcoe_conn_st_ctx mstorm_st_context;\n};\n\n/* FCoE connection offload params passed by driver to FW in FCoE offload\n * ramrod.\n */\nstruct fcoe_conn_offload_ramrod_params {\n\tstruct fcoe_conn_offload_ramrod_data offload_ramrod_data;\n};\n\n/* FCoE connection terminate params passed by driver to FW in FCoE terminate\n * conn ramrod.\n */\nstruct fcoe_conn_terminate_ramrod_params {\n\tstruct fcoe_conn_terminate_ramrod_data terminate_ramrod_data;\n};\n\n/* FCoE event type */\nenum fcoe_event_type {\n\tFCOE_EVENT_INIT_FUNC,\n\tFCOE_EVENT_DESTROY_FUNC,\n\tFCOE_EVENT_STAT_FUNC,\n\tFCOE_EVENT_OFFLOAD_CONN,\n\tFCOE_EVENT_TERMINATE_CONN,\n\tFCOE_EVENT_ERROR,\n\tMAX_FCOE_EVENT_TYPE\n};\n\n/* FCoE init params passed by driver to FW in FCoE init ramrod */\nstruct fcoe_init_ramrod_params {\n\tstruct fcoe_init_func_ramrod_data init_ramrod_data;\n};\n\n/* FCoE ramrod Command IDs */\nenum fcoe_ramrod_cmd_id {\n\tFCOE_RAMROD_CMD_ID_INIT_FUNC,\n\tFCOE_RAMROD_CMD_ID_DESTROY_FUNC,\n\tFCOE_RAMROD_CMD_ID_STAT_FUNC,\n\tFCOE_RAMROD_CMD_ID_OFFLOAD_CONN,\n\tFCOE_RAMROD_CMD_ID_TERMINATE_CONN,\n\tMAX_FCOE_RAMROD_CMD_ID\n};\n\n/* FCoE statistics params buffer passed by driver to FW in FCoE statistics\n * ramrod.\n */\nstruct fcoe_stat_ramrod_params {\n\tstruct fcoe_stat_ramrod_data stat_ramrod_data;\n};\n\nstruct e4_ystorm_fcoe_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_FCOE_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_FCOE_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_MASK\t\t0x1\n#define E4_YSTORM_FCOE_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n/* The iscsi storm connection context of Ystorm */\nstruct ystorm_iscsi_conn_st_ctx {\n\t__le32 reserved[8];\n};\n\n/* Combined iSCSI and TCP storm connection of Pstorm */\nstruct pstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 tcp[32];\n\t__le32 iscsi[4];\n};\n\n/* The combined tcp and iscsi storm context of Xstorm */\nstruct xstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 reserved_tcp[4];\n\t__le32 reserved_iscsi[44];\n};\n\nstruct e4_xstorm_iscsi_conn_ag_ctx {\n\tu8 cdu_validation;\n\tu8 state;\n\tu8 flags0;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM1_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM1_SHIFT\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED1_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM3_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM3_SHIFT\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED2_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED2_SHIFT\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT6_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT6_SHIFT\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT7_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT7_SHIFT\t\t7\n\tu8 flags1;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT8_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT8_SHIFT\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT9_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT9_SHIFT\t\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT10_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT10_SHIFT\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT11_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT11_SHIFT\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT12_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT12_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT13_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT13_SHIFT\t\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT14_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT14_SHIFT\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TX_TRUNCATE_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TX_TRUNCATE_SHIFT\t7\n\tu8 flags2;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t6\n\tu8 flags3;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF7_SHIFT\t6\n\tu8 flags4;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF8_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF9_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF9_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF10_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF10_SHIFT\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF11_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF11_SHIFT\t6\n\tu8 flags5;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF12_MASK\t\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF12_SHIFT\t\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF13_MASK\t\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF13_SHIFT\t\t\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF14_MASK\t\t\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF14_SHIFT\t\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_SHIFT\t6\n\tu8 flags6;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF16_MASK\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF16_SHIFT\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF17_MASK\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF17_SHIFT\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF18_MASK\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF18_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_SHIFT\t6\n\tu8 flags7;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_MASK\t\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t\t7\n\tu8 flags8;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF7EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF7EN_SHIFT\t\t\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF8EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF8EN_SHIFT\t\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF9EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF9EN_SHIFT\t\t\t7\n\tu8 flags9;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF10EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF10EN_SHIFT\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF11EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF11EN_SHIFT\t\t\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF12EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF12EN_SHIFT\t\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF13EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF13EN_SHIFT\t\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF14EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF14EN_SHIFT\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UPDATE_STATE_TO_BASE_CF_EN_SHIFT\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF16EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF16EN_SHIFT\t\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF17EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF17EN_SHIFT\t\t\t7\n\tu8 flags10;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF18EN_MASK\t\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_CF18EN_SHIFT\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DQ_FLUSH_EN_SHIFT\t\t\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MST_XCM_Q0_FLUSH_CF_EN_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_UST_XCM_Q1_FLUSH_CF_EN_SHIFT\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SLOW_PATH_EN_SHIFT\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_EN_SHIFT\t\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MORE_TO_SEND_DEC_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_MORE_TO_SEND_DEC_RULE_EN_SHIFT\t7\n\tu8 flags11;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TX_BLOCKED_EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_TX_BLOCKED_EN_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED3_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RESERVED3_SHIFT\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED1_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED1_SHIFT\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE9EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE9EN_SHIFT\t7\n\tu8 flags12;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SQ_DEC_RULE_EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_SQ_DEC_RULE_EN_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE11EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE11EN_SHIFT\t\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED2_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED2_SHIFT\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED3_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED3_SHIFT\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE14EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE14EN_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE15EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE15EN_SHIFT\t\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE16EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE16EN_SHIFT\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE17EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_RULE17EN_SHIFT\t\t7\n\tu8 flags13;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_R2TQ_DEC_RULE_EN_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_R2TQ_DEC_RULE_EN_SHIFT\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_HQ_DEC_RULE_EN_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_HQ_DEC_RULE_EN_SHIFT\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED4_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED4_SHIFT\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED5_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED5_SHIFT\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED6_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED6_SHIFT\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED7_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED7_SHIFT\t\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED8_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED8_SHIFT\t\t6\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED9_MASK\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_A0_RESERVED9_SHIFT\t\t7\n\tu8 flags14;\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT16_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT16_SHIFT\t\t\t0\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT17_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT17_SHIFT\t\t\t1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT18_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT18_SHIFT\t\t\t2\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT19_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT19_SHIFT\t\t\t3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT20_MASK\t\t\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_BIT20_SHIFT\t\t\t4\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DUMMY_READ_DONE_MASK\t0x1\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_DUMMY_READ_DONE_SHIFT\t5\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_MASK\t0x3\n#define E4_XSTORM_ISCSI_CONN_AG_CTX_PROC_ONLY_CLEANUP_SHIFT\t6\n\tu8 byte2;\n\t__le16 physical_q0;\n\t__le16 physical_q1;\n\t__le16 dummy_dorq_var;\n\t__le16 sq_cons;\n\t__le16 sq_prod;\n\t__le16 word5;\n\t__le16 slow_io_total_data_tx_update;\n\tu8 byte3;\n\tu8 byte4;\n\tu8 byte5;\n\tu8 byte6;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 more_to_send_seq;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 hq_scan_next_relevant_ack;\n\t__le16 r2tq_prod;\n\t__le16 r2tq_cons;\n\t__le16 hq_prod;\n\t__le16 hq_cons;\n\t__le32 remain_seq;\n\t__le32 bytes_to_next_pdu;\n\t__le32 hq_tcp_seq;\n\tu8 byte7;\n\tu8 byte8;\n\tu8 byte9;\n\tu8 byte10;\n\tu8 byte11;\n\tu8 byte12;\n\tu8 byte13;\n\tu8 byte14;\n\tu8 byte15;\n\tu8 e5_reserved;\n\t__le16 word11;\n\t__le32 reg10;\n\t__le32 reg11;\n\t__le32 exp_stat_sn;\n\t__le32 ongoing_fast_rxmit_seq;\n\t__le32 reg14;\n\t__le32 reg15;\n\t__le32 reg16;\n\t__le32 reg17;\n};\n\nstruct e4_tstorm_iscsi_conn_ag_ctx {\n\tu8 reserved0;\n\tu8 state;\n\tu8 flags0;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_EXIST_IN_QM0_SHIFT\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t\t1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT2_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT2_SHIFT\t\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT3_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT3_SHIFT\t\t3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT4_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT4_SHIFT\t\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT5_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_BIT5_SHIFT\t\t5\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t\t6\n\tu8 flags1;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_MASK\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_SHIFT\t\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_MASK\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_SHIFT\t\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_SHIFT\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t\t\t6\n\tu8 flags2;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF7_MASK\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF7_SHIFT\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF8_MASK\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF8_SHIFT\t6\n\tu8 flags3;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_MASK\t\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_SHIFT\t\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_MASK\t0x3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_SHIFT\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_P2T_FLUSH_CF_EN_SHIFT\t5\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_M2T_FLUSH_CF_EN_SHIFT\t6\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t7\n\tu8 flags4;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF7EN_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF7EN_SHIFT\t\t3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF8EN_MASK\t\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_CF8EN_SHIFT\t\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT\t5\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_FLUSH_OOO_ISLES_CF_EN_SHIFT\t6\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags5;\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_TSTORM_ISCSI_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 rx_tcp_checksum_err_cnt;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n\t__le32 reg6;\n\t__le32 reg7;\n\t__le32 reg8;\n\tu8 cid_offload_cnt;\n\tu8 byte3;\n\t__le16 word0;\n};\n\nstruct e4_ustorm_iscsi_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_USTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_USTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF3_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF3_SHIFT\t0\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF4_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF4_SHIFT\t2\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF5_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF5_SHIFT\t4\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF6_MASK\t0x3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF6_SHIFT\t6\n\tu8 flags2;\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF3EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF3EN_SHIFT\t\t3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF4EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF4EN_SHIFT\t\t4\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF5EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF5EN_SHIFT\t\t5\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF6EN_MASK\t\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_CF6EN_SHIFT\t\t6\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t7\n\tu8 flags3;\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t0\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t2\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t3\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE5EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE5EN_SHIFT\t4\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE6EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE6EN_SHIFT\t5\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE7EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE7EN_SHIFT\t6\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE8EN_MASK\t0x1\n#define E4_USTORM_ISCSI_CONN_AG_CTX_RULE8EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le32 reg2;\n\t__le32 reg3;\n\t__le16 word2;\n\t__le16 word3;\n};\n\n/* The iscsi storm connection context of Tstorm */\nstruct tstorm_iscsi_conn_st_ctx {\n\t__le32 reserved[44];\n};\n\nstruct e4_mstorm_iscsi_conn_ag_ctx {\n\tu8 reserved;\n\tu8 state;\n\tu8 flags0;\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_MSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\t__le16 word0;\n\t__le16 word1;\n\t__le32 reg0;\n\t__le32 reg1;\n};\n\n/* Combined iSCSI and TCP storm connection of Mstorm */\nstruct mstorm_iscsi_tcp_conn_st_ctx {\n\t__le32 reserved_tcp[20];\n\t__le32 reserved_iscsi[12];\n};\n\n/* The iscsi storm context of Ustorm */\nstruct ustorm_iscsi_conn_st_ctx {\n\t__le32 reserved[52];\n};\n\n/* iscsi connection context */\nstruct e4_iscsi_conn_context {\n\tstruct ystorm_iscsi_conn_st_ctx ystorm_st_context;\n\tstruct pstorm_iscsi_tcp_conn_st_ctx pstorm_st_context;\n\tstruct regpair pstorm_st_padding[2];\n\tstruct pb_context xpb2_context;\n\tstruct xstorm_iscsi_tcp_conn_st_ctx xstorm_st_context;\n\tstruct regpair xstorm_st_padding[2];\n\tstruct e4_xstorm_iscsi_conn_ag_ctx xstorm_ag_context;\n\tstruct e4_tstorm_iscsi_conn_ag_ctx tstorm_ag_context;\n\tstruct regpair tstorm_ag_padding[2];\n\tstruct timers_context timer_context;\n\tstruct e4_ustorm_iscsi_conn_ag_ctx ustorm_ag_context;\n\tstruct pb_context upb_context;\n\tstruct tstorm_iscsi_conn_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct e4_mstorm_iscsi_conn_ag_ctx mstorm_ag_context;\n\tstruct mstorm_iscsi_tcp_conn_st_ctx mstorm_st_context;\n\tstruct ustorm_iscsi_conn_st_ctx ustorm_st_context;\n};\n\n/* iSCSI init params passed by driver to FW in iSCSI init ramrod */\nstruct iscsi_init_ramrod_params {\n\tstruct iscsi_spe_func_init iscsi_init_spe;\n\tstruct tcp_init_params tcp_init;\n};\n\nstruct e4_ystorm_iscsi_conn_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\tu8 flags0;\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_BIT0_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_BIT0_SHIFT\t0\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_BIT1_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_BIT1_SHIFT\t1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF0_MASK\t0x3\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF0_SHIFT\t2\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF1_MASK\t0x3\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF1_SHIFT\t4\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF2_MASK\t0x3\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF2_SHIFT\t6\n\tu8 flags1;\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF0EN_MASK\t\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF0EN_SHIFT\t\t0\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF1EN_MASK\t\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF1EN_SHIFT\t\t1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF2EN_MASK\t\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_CF2EN_SHIFT\t\t2\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE0EN_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE0EN_SHIFT\t3\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE1EN_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE1EN_SHIFT\t4\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE2EN_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE2EN_SHIFT\t5\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE3EN_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE3EN_SHIFT\t6\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE4EN_MASK\t0x1\n#define E4_YSTORM_ISCSI_CONN_AG_CTX_RULE4EN_SHIFT\t7\n\tu8 byte2;\n\tu8 byte3;\n\t__le16 word0;\n\t__le32 reg0;\n\t__le32 reg1;\n\t__le16 word1;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 reg2;\n\t__le32 reg3;\n};\n\n#define MFW_TRACE_SIGNATURE     0x25071946\n\n/* The trace in the buffer */\n#define MFW_TRACE_EVENTID_MASK          0x00ffff\n#define MFW_TRACE_PRM_SIZE_MASK         0x0f0000\n#define MFW_TRACE_PRM_SIZE_OFFSET\t16\n#define MFW_TRACE_ENTRY_SIZE            3\n\nstruct mcp_trace {\n\tu32 signature;\t\t/* Help to identify that the trace is valid */\n\tu32 size;\t\t/* the size of the trace buffer in bytes */\n\tu32 curr_level;\t\t/* 2 - all will be written to the buffer\n\t\t\t\t * 1 - debug trace will not be written\n\t\t\t\t * 0 - just errors will be written to the buffer\n\t\t\t\t */\n\tu32 modules_mask[2];\t/* a bit per module, 1 means write it, 0 means\n\t\t\t\t * mask it.\n\t\t\t\t */\n\n\t/* Warning: the following pointers are assumed to be 32bits as they are\n\t * used only in the MFW.\n\t */\n\tu32 trace_prod; /* The next trace will be written to this offset */\n\tu32 trace_oldest; /* The oldest valid trace starts at this offset\n\t\t\t   * (usually very close after the current producer).\n\t\t\t   */\n};\n\n#define VF_MAX_STATIC 192\n\n#define MCP_GLOB_PATH_MAX\t2\n#define MCP_PORT_MAX\t\t2\n#define MCP_GLOB_PORT_MAX\t4\n#define MCP_GLOB_FUNC_MAX\t16\n\ntypedef u32 offsize_t;\t\t/* In DWORDS !!! */\n/* Offset from the beginning of the MCP scratchpad */\n#define OFFSIZE_OFFSET_SHIFT\t0\n#define OFFSIZE_OFFSET_MASK\t0x0000ffff\n/* Size of specific element (not the whole array if any) */\n#define OFFSIZE_SIZE_SHIFT\t16\n#define OFFSIZE_SIZE_MASK\t0xffff0000\n\n#define SECTION_OFFSET(_offsize) ((((_offsize &\t\t\t\\\n\t\t\t\t     OFFSIZE_OFFSET_MASK) >>\t\\\n\t\t\t\t    OFFSIZE_OFFSET_SHIFT) << 2))\n\n#define QED_SECTION_SIZE(_offsize) (((_offsize &\t\t\\\n\t\t\t\t      OFFSIZE_SIZE_MASK) >>\t\\\n\t\t\t\t     OFFSIZE_SIZE_SHIFT) << 2)\n\n#define SECTION_ADDR(_offsize, idx) (MCP_REG_SCRATCH +\t\t\t\\\n\t\t\t\t     SECTION_OFFSET(_offsize) +\t\t\\\n\t\t\t\t     (QED_SECTION_SIZE(_offsize) * idx))\n\n#define SECTION_OFFSIZE_ADDR(_pub_base, _section)\t\\\n\t(_pub_base + offsetof(struct mcp_public_data, sections[_section]))\n\n/* PHY configuration */\nstruct eth_phy_cfg {\n\tu32\t\t\t\t\tspeed;\n#define ETH_SPEED_AUTONEG\t\t\t0x0\n#define ETH_SPEED_SMARTLINQ\t\t\t0x8\n\n\tu32\t\t\t\t\tpause;\n#define ETH_PAUSE_NONE\t\t\t\t0x0\n#define ETH_PAUSE_AUTONEG\t\t\t0x1\n#define ETH_PAUSE_RX\t\t\t\t0x2\n#define ETH_PAUSE_TX\t\t\t\t0x4\n\n\tu32\t\t\t\t\tadv_speed;\n\n\tu32\t\t\t\t\tloopback_mode;\n#define ETH_LOOPBACK_NONE\t\t\t0x0\n#define ETH_LOOPBACK_INT_PHY\t\t\t0x1\n#define ETH_LOOPBACK_EXT_PHY\t\t\t0x2\n#define ETH_LOOPBACK_EXT\t\t\t0x3\n#define ETH_LOOPBACK_MAC\t\t\t0x4\n#define ETH_LOOPBACK_CNIG_AH_ONLY_0123\t\t0x5\n#define ETH_LOOPBACK_CNIG_AH_ONLY_2301\t\t0x6\n#define ETH_LOOPBACK_PCS_AH_ONLY\t\t0x7\n#define ETH_LOOPBACK_REVERSE_MAC_AH_ONLY\t0x8\n#define ETH_LOOPBACK_INT_PHY_FEA_AH_ONLY\t0x9\n\n\tu32\t\t\t\t\teee_cfg;\n#define EEE_CFG_EEE_ENABLED\t\t\tBIT(0)\n#define EEE_CFG_TX_LPI\t\t\t\tBIT(1)\n#define EEE_CFG_ADV_SPEED_1G\t\t\tBIT(2)\n#define EEE_CFG_ADV_SPEED_10G\t\t\tBIT(3)\n#define EEE_TX_TIMER_USEC_MASK\t\t\t0xfffffff0\n#define EEE_TX_TIMER_USEC_OFFSET\t\t4\n#define EEE_TX_TIMER_USEC_BALANCED_TIME\t\t0xa00\n#define EEE_TX_TIMER_USEC_AGGRESSIVE_TIME\t0x100\n#define EEE_TX_TIMER_USEC_LATENCY_TIME\t\t0x6000\n\n\tu32\t\t\t\t\tdeprecated;\n\n\tu32\t\t\t\t\tfec_mode;\n#define FEC_FORCE_MODE_MASK\t\t\t0x000000ff\n#define FEC_FORCE_MODE_OFFSET\t\t\t0\n#define FEC_FORCE_MODE_NONE\t\t\t0x00\n#define FEC_FORCE_MODE_FIRECODE\t\t\t0x01\n#define FEC_FORCE_MODE_RS\t\t\t0x02\n#define FEC_FORCE_MODE_AUTO\t\t\t0x07\n#define FEC_EXTENDED_MODE_MASK\t\t\t0xffffff00\n#define FEC_EXTENDED_MODE_OFFSET\t\t8\n#define ETH_EXT_FEC_NONE\t\t\t0x00000100\n#define ETH_EXT_FEC_10G_NONE\t\t\t0x00000200\n#define ETH_EXT_FEC_10G_BASE_R\t\t\t0x00000400\n#define ETH_EXT_FEC_20G_NONE\t\t\t0x00000800\n#define ETH_EXT_FEC_20G_BASE_R\t\t\t0x00001000\n#define ETH_EXT_FEC_25G_NONE\t\t\t0x00002000\n#define ETH_EXT_FEC_25G_BASE_R\t\t\t0x00004000\n#define ETH_EXT_FEC_25G_RS528\t\t\t0x00008000\n#define ETH_EXT_FEC_40G_NONE\t\t\t0x00010000\n#define ETH_EXT_FEC_40G_BASE_R\t\t\t0x00020000\n#define ETH_EXT_FEC_50G_NONE\t\t\t0x00040000\n#define ETH_EXT_FEC_50G_BASE_R\t\t\t0x00080000\n#define ETH_EXT_FEC_50G_RS528\t\t\t0x00100000\n#define ETH_EXT_FEC_50G_RS544\t\t\t0x00200000\n#define ETH_EXT_FEC_100G_NONE\t\t\t0x00400000\n#define ETH_EXT_FEC_100G_BASE_R\t\t\t0x00800000\n#define ETH_EXT_FEC_100G_RS528\t\t\t0x01000000\n#define ETH_EXT_FEC_100G_RS544\t\t\t0x02000000\n\n\tu32\t\t\t\t\textended_speed;\n#define ETH_EXT_SPEED_MASK\t\t\t0x0000ffff\n#define ETH_EXT_SPEED_OFFSET\t\t\t0\n#define ETH_EXT_SPEED_AN\t\t\t0x00000001\n#define ETH_EXT_SPEED_1G\t\t\t0x00000002\n#define ETH_EXT_SPEED_10G\t\t\t0x00000004\n#define ETH_EXT_SPEED_20G\t\t\t0x00000008\n#define ETH_EXT_SPEED_25G\t\t\t0x00000010\n#define ETH_EXT_SPEED_40G\t\t\t0x00000020\n#define ETH_EXT_SPEED_50G_BASE_R\t\t0x00000040\n#define ETH_EXT_SPEED_50G_BASE_R2\t\t0x00000080\n#define ETH_EXT_SPEED_100G_BASE_R2\t\t0x00000100\n#define ETH_EXT_SPEED_100G_BASE_R4\t\t0x00000200\n#define ETH_EXT_SPEED_100G_BASE_P4\t\t0x00000400\n#define ETH_EXT_ADV_SPEED_MASK\t\t\t0xffff0000\n#define ETH_EXT_ADV_SPEED_OFFSET\t\t16\n#define ETH_EXT_ADV_SPEED_RESERVED\t\t0x00010000\n#define ETH_EXT_ADV_SPEED_1G\t\t\t0x00020000\n#define ETH_EXT_ADV_SPEED_10G\t\t\t0x00040000\n#define ETH_EXT_ADV_SPEED_20G\t\t\t0x00080000\n#define ETH_EXT_ADV_SPEED_25G\t\t\t0x00100000\n#define ETH_EXT_ADV_SPEED_40G\t\t\t0x00200000\n#define ETH_EXT_ADV_SPEED_50G_BASE_R\t\t0x00400000\n#define ETH_EXT_ADV_SPEED_50G_BASE_R2\t\t0x00800000\n#define ETH_EXT_ADV_SPEED_100G_BASE_R2\t\t0x01000000\n#define ETH_EXT_ADV_SPEED_100G_BASE_R4\t\t0x02000000\n#define ETH_EXT_ADV_SPEED_100G_BASE_P4\t\t0x04000000\n};\n\nstruct port_mf_cfg {\n\tu32 dynamic_cfg;\n#define PORT_MF_CFG_OV_TAG_MASK\t\t0x0000ffff\n#define PORT_MF_CFG_OV_TAG_SHIFT\t0\n#define PORT_MF_CFG_OV_TAG_DEFAULT\tPORT_MF_CFG_OV_TAG_MASK\n\n\tu32 reserved[1];\n};\n\nstruct eth_stats {\n\tu64 r64;\n\tu64 r127;\n\tu64 r255;\n\tu64 r511;\n\tu64 r1023;\n\tu64 r1518;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 r1522;\n\t\t\tu64 r2047;\n\t\t\tu64 r4095;\n\t\t\tu64 r9216;\n\t\t\tu64 r16383;\n\t\t} bb0;\n\t\tstruct {\n\t\t\tu64 unused1;\n\t\t\tu64 r1519_to_max;\n\t\t\tu64 unused2;\n\t\t\tu64 unused3;\n\t\t\tu64 unused4;\n\t\t} ah0;\n\t} u0;\n\n\tu64 rfcs;\n\tu64 rxcf;\n\tu64 rxpf;\n\tu64 rxpp;\n\tu64 raln;\n\tu64 rfcr;\n\tu64 rovr;\n\tu64 rjbr;\n\tu64 rund;\n\tu64 rfrg;\n\tu64 t64;\n\tu64 t127;\n\tu64 t255;\n\tu64 t511;\n\tu64 t1023;\n\tu64 t1518;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 t2047;\n\t\t\tu64 t4095;\n\t\t\tu64 t9216;\n\t\t\tu64 t16383;\n\t\t} bb1;\n\t\tstruct {\n\t\t\tu64 t1519_to_max;\n\t\t\tu64 unused6;\n\t\t\tu64 unused7;\n\t\t\tu64 unused8;\n\t\t} ah1;\n\t} u1;\n\n\tu64 txpf;\n\tu64 txpp;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 tlpiec;\n\t\t\tu64 tncl;\n\t\t} bb2;\n\t\tstruct {\n\t\t\tu64 unused9;\n\t\t\tu64 unused10;\n\t\t} ah2;\n\t} u2;\n\n\tu64 rbyte;\n\tu64 rxuca;\n\tu64 rxmca;\n\tu64 rxbca;\n\tu64 rxpok;\n\tu64 tbyte;\n\tu64 txuca;\n\tu64 txmca;\n\tu64 txbca;\n\tu64 txcf;\n};\n\nstruct brb_stats {\n\tu64 brb_truncate[8];\n\tu64 brb_discard[8];\n};\n\nstruct port_stats {\n\tstruct brb_stats brb;\n\tstruct eth_stats eth;\n};\n\nstruct couple_mode_teaming {\n\tu8 port_cmt[MCP_GLOB_PORT_MAX];\n#define PORT_CMT_IN_TEAM\t(1 << 0)\n\n#define PORT_CMT_PORT_ROLE\t(1 << 1)\n#define PORT_CMT_PORT_INACTIVE\t(0 << 1)\n#define PORT_CMT_PORT_ACTIVE\t(1 << 1)\n\n#define PORT_CMT_TEAM_MASK\t(1 << 2)\n#define PORT_CMT_TEAM0\t\t(0 << 2)\n#define PORT_CMT_TEAM1\t\t(1 << 2)\n};\n\n#define LLDP_CHASSIS_ID_STAT_LEN\t4\n#define LLDP_PORT_ID_STAT_LEN\t\t4\n#define DCBX_MAX_APP_PROTOCOL\t\t32\n#define MAX_SYSTEM_LLDP_TLV_DATA\t32\n\nenum _lldp_agent {\n\tLLDP_NEAREST_BRIDGE = 0,\n\tLLDP_NEAREST_NON_TPMR_BRIDGE,\n\tLLDP_NEAREST_CUSTOMER_BRIDGE,\n\tLLDP_MAX_LLDP_AGENTS\n};\n\nstruct lldp_config_params_s {\n\tu32 config;\n#define LLDP_CONFIG_TX_INTERVAL_MASK\t0x000000ff\n#define LLDP_CONFIG_TX_INTERVAL_SHIFT\t0\n#define LLDP_CONFIG_HOLD_MASK\t\t0x00000f00\n#define LLDP_CONFIG_HOLD_SHIFT\t\t8\n#define LLDP_CONFIG_MAX_CREDIT_MASK\t0x0000f000\n#define LLDP_CONFIG_MAX_CREDIT_SHIFT\t12\n#define LLDP_CONFIG_ENABLE_RX_MASK\t0x40000000\n#define LLDP_CONFIG_ENABLE_RX_SHIFT\t30\n#define LLDP_CONFIG_ENABLE_TX_MASK\t0x80000000\n#define LLDP_CONFIG_ENABLE_TX_SHIFT\t31\n\tu32 local_chassis_id[LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 local_port_id[LLDP_PORT_ID_STAT_LEN];\n};\n\nstruct lldp_status_params_s {\n\tu32 prefix_seq_num;\n\tu32 status;\n\tu32 peer_chassis_id[LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 peer_port_id[LLDP_PORT_ID_STAT_LEN];\n\tu32 suffix_seq_num;\n};\n\nstruct dcbx_ets_feature {\n\tu32 flags;\n#define DCBX_ETS_ENABLED_MASK\t0x00000001\n#define DCBX_ETS_ENABLED_SHIFT\t0\n#define DCBX_ETS_WILLING_MASK\t0x00000002\n#define DCBX_ETS_WILLING_SHIFT\t1\n#define DCBX_ETS_ERROR_MASK\t0x00000004\n#define DCBX_ETS_ERROR_SHIFT\t2\n#define DCBX_ETS_CBS_MASK\t0x00000008\n#define DCBX_ETS_CBS_SHIFT\t3\n#define DCBX_ETS_MAX_TCS_MASK\t0x000000f0\n#define DCBX_ETS_MAX_TCS_SHIFT\t4\n#define DCBX_OOO_TC_MASK\t0x00000f00\n#define DCBX_OOO_TC_SHIFT\t8\n\tu32 pri_tc_tbl[1];\n#define DCBX_TCP_OOO_TC\t\t(4)\n\n#define NIG_ETS_ISCSI_OOO_CLIENT_OFFSET\t(DCBX_TCP_OOO_TC + 1)\n#define DCBX_CEE_STRICT_PRIORITY\t0xf\n\tu32 tc_bw_tbl[2];\n\tu32 tc_tsa_tbl[2];\n#define DCBX_ETS_TSA_STRICT\t0\n#define DCBX_ETS_TSA_CBS\t1\n#define DCBX_ETS_TSA_ETS\t2\n};\n\n#define DCBX_TCP_OOO_TC\t\t\t(4)\n#define DCBX_TCP_OOO_K2_4PORT_TC\t(3)\n\nstruct dcbx_app_priority_entry {\n\tu32 entry;\n#define DCBX_APP_PRI_MAP_MASK\t\t0x000000ff\n#define DCBX_APP_PRI_MAP_SHIFT\t\t0\n#define DCBX_APP_PRI_0\t\t\t0x01\n#define DCBX_APP_PRI_1\t\t\t0x02\n#define DCBX_APP_PRI_2\t\t\t0x04\n#define DCBX_APP_PRI_3\t\t\t0x08\n#define DCBX_APP_PRI_4\t\t\t0x10\n#define DCBX_APP_PRI_5\t\t\t0x20\n#define DCBX_APP_PRI_6\t\t\t0x40\n#define DCBX_APP_PRI_7\t\t\t0x80\n#define DCBX_APP_SF_MASK\t\t0x00000300\n#define DCBX_APP_SF_SHIFT\t\t8\n#define DCBX_APP_SF_ETHTYPE\t\t0\n#define DCBX_APP_SF_PORT\t\t1\n#define DCBX_APP_SF_IEEE_MASK\t\t0x0000f000\n#define DCBX_APP_SF_IEEE_SHIFT\t\t12\n#define DCBX_APP_SF_IEEE_RESERVED\t0\n#define DCBX_APP_SF_IEEE_ETHTYPE\t1\n#define DCBX_APP_SF_IEEE_TCP_PORT\t2\n#define DCBX_APP_SF_IEEE_UDP_PORT\t3\n#define DCBX_APP_SF_IEEE_TCP_UDP_PORT\t4\n\n#define DCBX_APP_PROTOCOL_ID_MASK\t0xffff0000\n#define DCBX_APP_PROTOCOL_ID_SHIFT\t16\n};\n\nstruct dcbx_app_priority_feature {\n\tu32 flags;\n#define DCBX_APP_ENABLED_MASK\t\t0x00000001\n#define DCBX_APP_ENABLED_SHIFT\t\t0\n#define DCBX_APP_WILLING_MASK\t\t0x00000002\n#define DCBX_APP_WILLING_SHIFT\t\t1\n#define DCBX_APP_ERROR_MASK\t\t0x00000004\n#define DCBX_APP_ERROR_SHIFT\t\t2\n#define DCBX_APP_MAX_TCS_MASK\t\t0x0000f000\n#define DCBX_APP_MAX_TCS_SHIFT\t\t12\n#define DCBX_APP_NUM_ENTRIES_MASK\t0x00ff0000\n#define DCBX_APP_NUM_ENTRIES_SHIFT\t16\n\tstruct dcbx_app_priority_entry app_pri_tbl[DCBX_MAX_APP_PROTOCOL];\n};\n\nstruct dcbx_features {\n\tstruct dcbx_ets_feature ets;\n\tu32 pfc;\n#define DCBX_PFC_PRI_EN_BITMAP_MASK\t0x000000ff\n#define DCBX_PFC_PRI_EN_BITMAP_SHIFT\t0\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_0\t0x01\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_1\t0x02\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_2\t0x04\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_3\t0x08\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_4\t0x10\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_5\t0x20\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_6\t0x40\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_7\t0x80\n\n#define DCBX_PFC_FLAGS_MASK\t\t0x0000ff00\n#define DCBX_PFC_FLAGS_SHIFT\t\t8\n#define DCBX_PFC_CAPS_MASK\t\t0x00000f00\n#define DCBX_PFC_CAPS_SHIFT\t\t8\n#define DCBX_PFC_MBC_MASK\t\t0x00004000\n#define DCBX_PFC_MBC_SHIFT\t\t14\n#define DCBX_PFC_WILLING_MASK\t\t0x00008000\n#define DCBX_PFC_WILLING_SHIFT\t\t15\n#define DCBX_PFC_ENABLED_MASK\t\t0x00010000\n#define DCBX_PFC_ENABLED_SHIFT\t\t16\n#define DCBX_PFC_ERROR_MASK\t\t0x00020000\n#define DCBX_PFC_ERROR_SHIFT\t\t17\n\n\tstruct dcbx_app_priority_feature app;\n};\n\nstruct dcbx_local_params {\n\tu32 config;\n#define DCBX_CONFIG_VERSION_MASK\t0x00000007\n#define DCBX_CONFIG_VERSION_SHIFT\t0\n#define DCBX_CONFIG_VERSION_DISABLED\t0\n#define DCBX_CONFIG_VERSION_IEEE\t1\n#define DCBX_CONFIG_VERSION_CEE\t\t2\n#define DCBX_CONFIG_VERSION_STATIC\t4\n\n\tu32 flags;\n\tstruct dcbx_features features;\n};\n\nstruct dcbx_mib {\n\tu32 prefix_seq_num;\n\tu32 flags;\n\tstruct dcbx_features features;\n\tu32 suffix_seq_num;\n};\n\nstruct lldp_system_tlvs_buffer_s {\n\tu16 valid;\n\tu16 length;\n\tu32 data[MAX_SYSTEM_LLDP_TLV_DATA];\n};\n\nstruct dcb_dscp_map {\n\tu32 flags;\n#define DCB_DSCP_ENABLE_MASK\t0x1\n#define DCB_DSCP_ENABLE_SHIFT\t0\n#define DCB_DSCP_ENABLE\t1\n\tu32 dscp_pri_map[8];\n};\n\nstruct public_global {\n\tu32 max_path;\n\tu32 max_ports;\n#define MODE_1P 1\n#define MODE_2P 2\n#define MODE_3P 3\n#define MODE_4P 4\n\tu32 debug_mb_offset;\n\tu32 phymod_dbg_mb_offset;\n\tstruct couple_mode_teaming cmt;\n\ts32 internal_temperature;\n\tu32 mfw_ver;\n\tu32 running_bundle_id;\n\ts32 external_temperature;\n\tu32 mdump_reason;\n\tu64 reserved;\n\tu32 data_ptr;\n\tu32 data_size;\n};\n\nstruct fw_flr_mb {\n\tu32 aggint;\n\tu32 opgen_addr;\n\tu32 accum_ack;\n};\n\nstruct public_path {\n\tstruct fw_flr_mb flr_mb;\n\tu32 mcp_vf_disabled[VF_MAX_STATIC / 32];\n\n\tu32 process_kill;\n#define PROCESS_KILL_COUNTER_MASK\t0x0000ffff\n#define PROCESS_KILL_COUNTER_SHIFT\t0\n#define PROCESS_KILL_GLOB_AEU_BIT_MASK\t0xffff0000\n#define PROCESS_KILL_GLOB_AEU_BIT_SHIFT\t16\n#define GLOBAL_AEU_BIT(aeu_reg_id, aeu_bit) (aeu_reg_id * 32 + aeu_bit)\n};\n\nstruct public_port {\n\tu32\t\t\t\t\t\tvalidity_map;\n\n\tu32\t\t\t\t\t\tlink_status;\n#define LINK_STATUS_LINK_UP\t\t\t\t0x00000001\n#define LINK_STATUS_SPEED_AND_DUPLEX_MASK\t\t0x0000001e\n#define LINK_STATUS_SPEED_AND_DUPLEX_1000THD\t\t(1 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_1000TFD\t\t(2 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_10G\t\t(3 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_20G\t\t(4 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_40G\t\t(5 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_50G\t\t(6 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_100G\t\t(7 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_25G\t\t(8 << 1)\n#define LINK_STATUS_AUTO_NEGOTIATE_ENABLED\t\t0x00000020\n#define LINK_STATUS_AUTO_NEGOTIATE_COMPLETE\t\t0x00000040\n#define LINK_STATUS_PARALLEL_DETECTION_USED\t\t0x00000080\n#define LINK_STATUS_PFC_ENABLED\t\t\t\t0x00000100\n#define LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE\t0x00000200\n#define LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE\t0x00000400\n#define LINK_STATUS_LINK_PARTNER_10G_CAPABLE\t\t0x00000800\n#define LINK_STATUS_LINK_PARTNER_20G_CAPABLE\t\t0x00001000\n#define LINK_STATUS_LINK_PARTNER_40G_CAPABLE\t\t0x00002000\n#define LINK_STATUS_LINK_PARTNER_50G_CAPABLE\t\t0x00004000\n#define LINK_STATUS_LINK_PARTNER_100G_CAPABLE\t\t0x00008000\n#define LINK_STATUS_LINK_PARTNER_25G_CAPABLE\t\t0x00010000\n#define LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK\t0x000c0000\n#define LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE\t(0 << 18)\n#define LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE\t(1 << 18)\n#define LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE\t(2 << 18)\n#define LINK_STATUS_LINK_PARTNER_BOTH_PAUSE\t\t(3 << 18)\n#define LINK_STATUS_SFP_TX_FAULT\t\t\t0x00100000\n#define LINK_STATUS_TX_FLOW_CONTROL_ENABLED\t\t0x00200000\n#define LINK_STATUS_RX_FLOW_CONTROL_ENABLED\t\t0x00400000\n#define LINK_STATUS_RX_SIGNAL_PRESENT\t\t\t0x00800000\n#define LINK_STATUS_MAC_LOCAL_FAULT\t\t\t0x01000000\n#define LINK_STATUS_MAC_REMOTE_FAULT\t\t\t0x02000000\n#define LINK_STATUS_UNSUPPORTED_SPD_REQ\t\t\t0x04000000\n\n#define LINK_STATUS_FEC_MODE_MASK\t\t\t0x38000000\n#define LINK_STATUS_FEC_MODE_NONE\t\t\t(0 << 27)\n#define LINK_STATUS_FEC_MODE_FIRECODE_CL74\t\t(1 << 27)\n#define LINK_STATUS_FEC_MODE_RS_CL91\t\t\t(2 << 27)\n\n\tu32 link_status1;\n\tu32 ext_phy_fw_version;\n\tu32 drv_phy_cfg_addr;\n\n\tu32 port_stx;\n\n\tu32 stat_nig_timer;\n\n\tstruct port_mf_cfg port_mf_config;\n\tstruct port_stats stats;\n\n\tu32 media_type;\n#define MEDIA_UNSPECIFIED\t0x0\n#define MEDIA_SFPP_10G_FIBER\t0x1\n#define MEDIA_XFP_FIBER\t\t0x2\n#define MEDIA_DA_TWINAX\t\t0x3\n#define MEDIA_BASE_T\t\t0x4\n#define MEDIA_SFP_1G_FIBER\t0x5\n#define MEDIA_MODULE_FIBER\t0x6\n#define MEDIA_KR\t\t0xf0\n#define MEDIA_NOT_PRESENT\t0xff\n\n\tu32 lfa_status;\n\tu32 link_change_count;\n\n\tstruct lldp_config_params_s lldp_config_params[LLDP_MAX_LLDP_AGENTS];\n\tstruct lldp_status_params_s lldp_status_params[LLDP_MAX_LLDP_AGENTS];\n\tstruct lldp_system_tlvs_buffer_s system_lldp_tlvs_buf;\n\n\t/* DCBX related MIB */\n\tstruct dcbx_local_params local_admin_dcbx_mib;\n\tstruct dcbx_mib remote_dcbx_mib;\n\tstruct dcbx_mib operational_dcbx_mib;\n\n\tu32 reserved[2];\n\n\tu32\t\t\t\t\t\ttransceiver_data;\n#define ETH_TRANSCEIVER_STATE_MASK\t\t\t0x000000ff\n#define ETH_TRANSCEIVER_STATE_SHIFT\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_OFFSET\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_UNPLUGGED\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_PRESENT\t\t\t0x00000001\n#define ETH_TRANSCEIVER_STATE_VALID\t\t\t0x00000003\n#define ETH_TRANSCEIVER_STATE_UPDATING\t\t\t0x00000008\n#define ETH_TRANSCEIVER_TYPE_MASK\t\t\t0x0000ff00\n#define ETH_TRANSCEIVER_TYPE_OFFSET\t\t\t0x8\n#define ETH_TRANSCEIVER_TYPE_NONE\t\t\t0x00\n#define ETH_TRANSCEIVER_TYPE_UNKNOWN\t\t\t0xff\n#define ETH_TRANSCEIVER_TYPE_1G_PCC\t\t\t0x01\n#define ETH_TRANSCEIVER_TYPE_1G_ACC\t\t\t0x02\n#define ETH_TRANSCEIVER_TYPE_1G_LX\t\t\t0x03\n#define ETH_TRANSCEIVER_TYPE_1G_SX\t\t\t0x04\n#define ETH_TRANSCEIVER_TYPE_10G_SR\t\t\t0x05\n#define ETH_TRANSCEIVER_TYPE_10G_LR\t\t\t0x06\n#define ETH_TRANSCEIVER_TYPE_10G_LRM\t\t\t0x07\n#define ETH_TRANSCEIVER_TYPE_10G_ER\t\t\t0x08\n#define ETH_TRANSCEIVER_TYPE_10G_PCC\t\t\t0x09\n#define ETH_TRANSCEIVER_TYPE_10G_ACC\t\t\t0x0a\n#define ETH_TRANSCEIVER_TYPE_XLPPI\t\t\t0x0b\n#define ETH_TRANSCEIVER_TYPE_40G_LR4\t\t\t0x0c\n#define ETH_TRANSCEIVER_TYPE_40G_SR4\t\t\t0x0d\n#define ETH_TRANSCEIVER_TYPE_40G_CR4\t\t\t0x0e\n#define ETH_TRANSCEIVER_TYPE_100G_AOC\t\t\t0x0f\n#define ETH_TRANSCEIVER_TYPE_100G_SR4\t\t\t0x10\n#define ETH_TRANSCEIVER_TYPE_100G_LR4\t\t\t0x11\n#define ETH_TRANSCEIVER_TYPE_100G_ER4\t\t\t0x12\n#define ETH_TRANSCEIVER_TYPE_100G_ACC\t\t\t0x13\n#define ETH_TRANSCEIVER_TYPE_100G_CR4\t\t\t0x14\n#define ETH_TRANSCEIVER_TYPE_4x10G_SR\t\t\t0x15\n#define ETH_TRANSCEIVER_TYPE_25G_CA_N\t\t\t0x16\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_S\t\t\t0x17\n#define ETH_TRANSCEIVER_TYPE_25G_CA_S\t\t\t0x18\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_M\t\t\t0x19\n#define ETH_TRANSCEIVER_TYPE_25G_CA_L\t\t\t0x1a\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_L\t\t\t0x1b\n#define ETH_TRANSCEIVER_TYPE_25G_SR\t\t\t0x1c\n#define ETH_TRANSCEIVER_TYPE_25G_LR\t\t\t0x1d\n#define ETH_TRANSCEIVER_TYPE_25G_AOC\t\t\t0x1e\n#define ETH_TRANSCEIVER_TYPE_4x10G\t\t\t0x1f\n#define ETH_TRANSCEIVER_TYPE_4x25G_CR\t\t\t0x20\n#define ETH_TRANSCEIVER_TYPE_1000BASET\t\t\t0x21\n#define ETH_TRANSCEIVER_TYPE_10G_BASET\t\t\t0x22\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_SR\t0x30\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_CR\t0x31\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_LR\t0x32\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_SR\t0x33\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_CR\t0x34\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_LR\t0x35\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_AOC\t0x36\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_25G_SR\t0x37\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_25G_LR\t0x38\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_1G_10G_SR\t0x39\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_1G_10G_LR\t0x3a\n\n\tu32 wol_info;\n\tu32 wol_pkt_len;\n\tu32 wol_pkt_details;\n\tstruct dcb_dscp_map dcb_dscp_map;\n\n\tu32 eee_status;\n#define EEE_ACTIVE_BIT\t\t\tBIT(0)\n#define EEE_LD_ADV_STATUS_MASK\t\t0x000000f0\n#define EEE_LD_ADV_STATUS_OFFSET\t4\n#define EEE_1G_ADV\t\t\tBIT(1)\n#define EEE_10G_ADV\t\t\tBIT(2)\n#define EEE_LP_ADV_STATUS_MASK\t\t0x00000f00\n#define EEE_LP_ADV_STATUS_OFFSET\t8\n#define EEE_SUPPORTED_SPEED_MASK\t0x0000f000\n#define EEE_SUPPORTED_SPEED_OFFSET\t12\n#define EEE_1G_SUPPORTED\t\tBIT(1)\n#define EEE_10G_SUPPORTED\t\tBIT(2)\n\n\tu32 eee_remote;\n#define EEE_REMOTE_TW_TX_MASK   0x0000ffff\n#define EEE_REMOTE_TW_TX_OFFSET 0\n#define EEE_REMOTE_TW_RX_MASK   0xffff0000\n#define EEE_REMOTE_TW_RX_OFFSET 16\n\n\tu32 reserved1;\n\tu32 oem_cfg_port;\n#define OEM_CFG_CHANNEL_TYPE_MASK                       0x00000003\n#define OEM_CFG_CHANNEL_TYPE_OFFSET                     0\n#define OEM_CFG_CHANNEL_TYPE_VLAN_PARTITION             0x1\n#define OEM_CFG_CHANNEL_TYPE_STAGGED                    0x2\n#define OEM_CFG_SCHED_TYPE_MASK                         0x0000000C\n#define OEM_CFG_SCHED_TYPE_OFFSET                       2\n#define OEM_CFG_SCHED_TYPE_ETS                          0x1\n#define OEM_CFG_SCHED_TYPE_VNIC_BW                      0x2\n};\n\nstruct public_func {\n\tu32 reserved0[2];\n\n\tu32 mtu_size;\n\n\tu32 reserved[7];\n\n\tu32 config;\n#define FUNC_MF_CFG_FUNC_HIDE\t\t\t0x00000001\n#define FUNC_MF_CFG_PAUSE_ON_HOST_RING\t\t0x00000002\n#define FUNC_MF_CFG_PAUSE_ON_HOST_RING_SHIFT\t0x00000001\n\n#define FUNC_MF_CFG_PROTOCOL_MASK\t0x000000f0\n#define FUNC_MF_CFG_PROTOCOL_SHIFT\t4\n#define FUNC_MF_CFG_PROTOCOL_ETHERNET\t0x00000000\n#define FUNC_MF_CFG_PROTOCOL_ISCSI              0x00000010\n#define FUNC_MF_CFG_PROTOCOL_FCOE               0x00000020\n#define FUNC_MF_CFG_PROTOCOL_ROCE               0x00000030\n#define FUNC_MF_CFG_PROTOCOL_MAX\t0x00000030\n\n#define FUNC_MF_CFG_MIN_BW_MASK\t\t0x0000ff00\n#define FUNC_MF_CFG_MIN_BW_SHIFT\t8\n#define FUNC_MF_CFG_MIN_BW_DEFAULT\t0x00000000\n#define FUNC_MF_CFG_MAX_BW_MASK\t\t0x00ff0000\n#define FUNC_MF_CFG_MAX_BW_SHIFT\t16\n#define FUNC_MF_CFG_MAX_BW_DEFAULT\t0x00640000\n\n\tu32 status;\n#define FUNC_STATUS_VIRTUAL_LINK_UP\t0x00000001\n\n\tu32 mac_upper;\n#define FUNC_MF_CFG_UPPERMAC_MASK\t0x0000ffff\n#define FUNC_MF_CFG_UPPERMAC_SHIFT\t0\n#define FUNC_MF_CFG_UPPERMAC_DEFAULT\tFUNC_MF_CFG_UPPERMAC_MASK\n\tu32 mac_lower;\n#define FUNC_MF_CFG_LOWERMAC_DEFAULT\t0xffffffff\n\n\tu32 fcoe_wwn_port_name_upper;\n\tu32 fcoe_wwn_port_name_lower;\n\n\tu32 fcoe_wwn_node_name_upper;\n\tu32 fcoe_wwn_node_name_lower;\n\n\tu32 ovlan_stag;\n#define FUNC_MF_CFG_OV_STAG_MASK\t0x0000ffff\n#define FUNC_MF_CFG_OV_STAG_SHIFT\t0\n#define FUNC_MF_CFG_OV_STAG_DEFAULT\tFUNC_MF_CFG_OV_STAG_MASK\n\n\tu32 pf_allocation;\n\n\tu32 preserve_data;\n\n\tu32 driver_last_activity_ts;\n\n\tu32 drv_ack_vf_disabled[VF_MAX_STATIC / 32];\n\n\tu32 drv_id;\n#define DRV_ID_PDA_COMP_VER_MASK\t0x0000ffff\n#define DRV_ID_PDA_COMP_VER_SHIFT\t0\n\n#define LOAD_REQ_HSI_VERSION\t\t2\n#define DRV_ID_MCP_HSI_VER_MASK\t\t0x00ff0000\n#define DRV_ID_MCP_HSI_VER_SHIFT\t16\n#define DRV_ID_MCP_HSI_VER_CURRENT\t(LOAD_REQ_HSI_VERSION << \\\n\t\t\t\t\t DRV_ID_MCP_HSI_VER_SHIFT)\n\n#define DRV_ID_DRV_TYPE_MASK\t\t0x7f000000\n#define DRV_ID_DRV_TYPE_SHIFT\t\t24\n#define DRV_ID_DRV_TYPE_UNKNOWN\t\t(0 << DRV_ID_DRV_TYPE_SHIFT)\n#define DRV_ID_DRV_TYPE_LINUX\t\t(1 << DRV_ID_DRV_TYPE_SHIFT)\n\n#define DRV_ID_DRV_INIT_HW_MASK\t\t0x80000000\n#define DRV_ID_DRV_INIT_HW_SHIFT\t31\n#define DRV_ID_DRV_INIT_HW_FLAG\t\t(1 << DRV_ID_DRV_INIT_HW_SHIFT)\n\n\tu32 oem_cfg_func;\n#define OEM_CFG_FUNC_TC_MASK                    0x0000000F\n#define OEM_CFG_FUNC_TC_OFFSET                  0\n#define OEM_CFG_FUNC_TC_0                       0x0\n#define OEM_CFG_FUNC_TC_1                       0x1\n#define OEM_CFG_FUNC_TC_2                       0x2\n#define OEM_CFG_FUNC_TC_3                       0x3\n#define OEM_CFG_FUNC_TC_4                       0x4\n#define OEM_CFG_FUNC_TC_5                       0x5\n#define OEM_CFG_FUNC_TC_6                       0x6\n#define OEM_CFG_FUNC_TC_7                       0x7\n\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_MASK         0x00000030\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_OFFSET       4\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_VNIC         0x1\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_OS           0x2\n};\n\nstruct mcp_mac {\n\tu32 mac_upper;\n\tu32 mac_lower;\n};\n\nstruct mcp_val64 {\n\tu32 lo;\n\tu32 hi;\n};\n\nstruct mcp_file_att {\n\tu32 nvm_start_addr;\n\tu32 len;\n};\n\nstruct bist_nvm_image_att {\n\tu32 return_code;\n\tu32 image_type;\n\tu32 nvm_start_addr;\n\tu32 len;\n};\n\n#define MCP_DRV_VER_STR_SIZE 16\n#define MCP_DRV_VER_STR_SIZE_DWORD (MCP_DRV_VER_STR_SIZE / sizeof(u32))\n#define MCP_DRV_NVM_BUF_LEN 32\nstruct drv_version_stc {\n\tu32 version;\n\tu8 name[MCP_DRV_VER_STR_SIZE - 4];\n};\n\nstruct lan_stats_stc {\n\tu64 ucast_rx_pkts;\n\tu64 ucast_tx_pkts;\n\tu32 fcs_err;\n\tu32 rserved;\n};\n\nstruct fcoe_stats_stc {\n\tu64 rx_pkts;\n\tu64 tx_pkts;\n\tu32 fcs_err;\n\tu32 login_failure;\n};\n\nstruct ocbb_data_stc {\n\tu32 ocbb_host_addr;\n\tu32 ocsd_host_addr;\n\tu32 ocsd_req_update_interval;\n};\n\n#define MAX_NUM_OF_SENSORS 7\nstruct temperature_status_stc {\n\tu32 num_of_sensors;\n\tu32 sensor[MAX_NUM_OF_SENSORS];\n};\n\n/* crash dump configuration header */\nstruct mdump_config_stc {\n\tu32 version;\n\tu32 config;\n\tu32 epoc;\n\tu32 num_of_logs;\n\tu32 valid_logs;\n};\n\nenum resource_id_enum {\n\tRESOURCE_NUM_SB_E = 0,\n\tRESOURCE_NUM_L2_QUEUE_E = 1,\n\tRESOURCE_NUM_VPORT_E = 2,\n\tRESOURCE_NUM_VMQ_E = 3,\n\tRESOURCE_FACTOR_NUM_RSS_PF_E = 4,\n\tRESOURCE_FACTOR_RSS_PER_VF_E = 5,\n\tRESOURCE_NUM_RL_E = 6,\n\tRESOURCE_NUM_PQ_E = 7,\n\tRESOURCE_NUM_VF_E = 8,\n\tRESOURCE_VFC_FILTER_E = 9,\n\tRESOURCE_ILT_E = 10,\n\tRESOURCE_CQS_E = 11,\n\tRESOURCE_GFT_PROFILES_E = 12,\n\tRESOURCE_NUM_TC_E = 13,\n\tRESOURCE_NUM_RSS_ENGINES_E = 14,\n\tRESOURCE_LL2_QUEUE_E = 15,\n\tRESOURCE_RDMA_STATS_QUEUE_E = 16,\n\tRESOURCE_BDQ_E = 17,\n\tRESOURCE_QCN_E = 18,\n\tRESOURCE_LLH_FILTER_E = 19,\n\tRESOURCE_VF_MAC_ADDR = 20,\n\tRESOURCE_LL2_CQS_E = 21,\n\tRESOURCE_VF_CNQS = 22,\n\tRESOURCE_MAX_NUM,\n\tRESOURCE_NUM_INVALID = 0xFFFFFFFF\n};\n\n/* Resource ID is to be filled by the driver in the MB request\n * Size, offset & flags to be filled by the MFW in the MB response\n */\nstruct resource_info {\n\tenum resource_id_enum res_id;\n\tu32 size;\t\t/* number of allocated resources */\n\tu32 offset;\t\t/* Offset of the 1st resource */\n\tu32 vf_size;\n\tu32 vf_offset;\n\tu32 flags;\n#define RESOURCE_ELEMENT_STRICT (1 << 0)\n};\n\n#define DRV_ROLE_NONE           0\n#define DRV_ROLE_PREBOOT        1\n#define DRV_ROLE_OS             2\n#define DRV_ROLE_KDUMP          3\n\nstruct load_req_stc {\n\tu32 drv_ver_0;\n\tu32 drv_ver_1;\n\tu32 fw_ver;\n\tu32 misc0;\n#define LOAD_REQ_ROLE_MASK              0x000000FF\n#define LOAD_REQ_ROLE_SHIFT             0\n#define LOAD_REQ_LOCK_TO_MASK           0x0000FF00\n#define LOAD_REQ_LOCK_TO_SHIFT          8\n#define LOAD_REQ_LOCK_TO_DEFAULT        0\n#define LOAD_REQ_LOCK_TO_NONE           255\n#define LOAD_REQ_FORCE_MASK             0x000F0000\n#define LOAD_REQ_FORCE_SHIFT            16\n#define LOAD_REQ_FORCE_NONE             0\n#define LOAD_REQ_FORCE_PF               1\n#define LOAD_REQ_FORCE_ALL              2\n#define LOAD_REQ_FLAGS0_MASK            0x00F00000\n#define LOAD_REQ_FLAGS0_SHIFT           20\n#define LOAD_REQ_FLAGS0_AVOID_RESET     (0x1 << 0)\n};\n\nstruct load_rsp_stc {\n\tu32 drv_ver_0;\n\tu32 drv_ver_1;\n\tu32 fw_ver;\n\tu32 misc0;\n#define LOAD_RSP_ROLE_MASK              0x000000FF\n#define LOAD_RSP_ROLE_SHIFT             0\n#define LOAD_RSP_HSI_MASK               0x0000FF00\n#define LOAD_RSP_HSI_SHIFT              8\n#define LOAD_RSP_FLAGS0_MASK            0x000F0000\n#define LOAD_RSP_FLAGS0_SHIFT           16\n#define LOAD_RSP_FLAGS0_DRV_EXISTS      (0x1 << 0)\n};\n\nstruct mdump_retain_data_stc {\n\tu32 valid;\n\tu32 epoch;\n\tu32 pf;\n\tu32 status;\n};\n\nunion drv_union_data {\n\tu32 ver_str[MCP_DRV_VER_STR_SIZE_DWORD];\n\tstruct mcp_mac wol_mac;\n\n\tstruct eth_phy_cfg drv_phy_cfg;\n\n\tstruct mcp_val64 val64;\n\n\tu8 raw_data[MCP_DRV_NVM_BUF_LEN];\n\n\tstruct mcp_file_att file_att;\n\n\tu32 ack_vf_disabled[VF_MAX_STATIC / 32];\n\n\tstruct drv_version_stc drv_version;\n\n\tstruct lan_stats_stc lan_stats;\n\tstruct fcoe_stats_stc fcoe_stats;\n\tstruct ocbb_data_stc ocbb_info;\n\tstruct temperature_status_stc temp_info;\n\tstruct resource_info resource;\n\tstruct bist_nvm_image_att nvm_image_att;\n\tstruct mdump_config_stc mdump_config;\n};\n\nstruct public_drv_mb {\n\tu32 drv_mb_header;\n#define DRV_MSG_CODE_MASK\t\t\t0xffff0000\n#define DRV_MSG_CODE_LOAD_REQ\t\t\t0x10000000\n#define DRV_MSG_CODE_LOAD_DONE\t\t\t0x11000000\n#define DRV_MSG_CODE_INIT_HW\t\t\t0x12000000\n#define DRV_MSG_CODE_CANCEL_LOAD_REQ            0x13000000\n#define DRV_MSG_CODE_UNLOAD_REQ\t\t\t0x20000000\n#define DRV_MSG_CODE_UNLOAD_DONE\t\t0x21000000\n#define DRV_MSG_CODE_INIT_PHY\t\t\t0x22000000\n#define DRV_MSG_CODE_LINK_RESET\t\t\t0x23000000\n#define DRV_MSG_CODE_SET_DCBX\t\t\t0x25000000\n#define DRV_MSG_CODE_OV_UPDATE_CURR_CFG         0x26000000\n#define DRV_MSG_CODE_OV_UPDATE_BUS_NUM          0x27000000\n#define DRV_MSG_CODE_OV_UPDATE_BOOT_PROGRESS    0x28000000\n#define DRV_MSG_CODE_OV_UPDATE_STORM_FW_VER     0x29000000\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE     0x31000000\n#define DRV_MSG_CODE_BW_UPDATE_ACK              0x32000000\n#define DRV_MSG_CODE_OV_UPDATE_MTU              0x33000000\n#define DRV_MSG_GET_RESOURCE_ALLOC_MSG\t\t0x34000000\n#define DRV_MSG_SET_RESOURCE_VALUE_MSG\t\t0x35000000\n#define DRV_MSG_CODE_OV_UPDATE_WOL              0x38000000\n#define DRV_MSG_CODE_OV_UPDATE_ESWITCH_MODE     0x39000000\n#define DRV_MSG_CODE_GET_OEM_UPDATES            0x41000000\n\n#define DRV_MSG_CODE_BW_UPDATE_ACK\t\t0x32000000\n#define DRV_MSG_CODE_NIG_DRAIN\t\t\t0x30000000\n#define DRV_MSG_CODE_S_TAG_UPDATE_ACK\t\t0x3b000000\n#define DRV_MSG_CODE_GET_NVM_CFG_OPTION\t\t0x003e0000\n#define DRV_MSG_CODE_SET_NVM_CFG_OPTION\t\t0x003f0000\n#define DRV_MSG_CODE_INITIATE_PF_FLR            0x02010000\n#define DRV_MSG_CODE_VF_DISABLED_DONE\t\t0xc0000000\n#define DRV_MSG_CODE_CFG_VF_MSIX\t\t0xc0010000\n#define DRV_MSG_CODE_CFG_PF_VFS_MSIX\t\t0xc0020000\n#define DRV_MSG_CODE_NVM_PUT_FILE_BEGIN\t\t0x00010000\n#define DRV_MSG_CODE_NVM_PUT_FILE_DATA\t\t0x00020000\n#define DRV_MSG_CODE_NVM_GET_FILE_ATT\t\t0x00030000\n#define DRV_MSG_CODE_NVM_READ_NVRAM\t\t0x00050000\n#define DRV_MSG_CODE_NVM_WRITE_NVRAM\t\t0x00060000\n#define DRV_MSG_CODE_MCP_RESET\t\t\t0x00090000\n#define DRV_MSG_CODE_SET_VERSION\t\t0x000f0000\n#define DRV_MSG_CODE_MCP_HALT                   0x00100000\n#define DRV_MSG_CODE_SET_VMAC                   0x00110000\n#define DRV_MSG_CODE_GET_VMAC                   0x00120000\n#define DRV_MSG_CODE_VMAC_TYPE_SHIFT            4\n#define DRV_MSG_CODE_VMAC_TYPE_MASK             0x30\n#define DRV_MSG_CODE_VMAC_TYPE_MAC              1\n#define DRV_MSG_CODE_VMAC_TYPE_WWNN             2\n#define DRV_MSG_CODE_VMAC_TYPE_WWPN             3\n\n#define DRV_MSG_CODE_GET_STATS                  0x00130000\n#define DRV_MSG_CODE_STATS_TYPE_LAN             1\n#define DRV_MSG_CODE_STATS_TYPE_FCOE            2\n#define DRV_MSG_CODE_STATS_TYPE_ISCSI           3\n#define DRV_MSG_CODE_STATS_TYPE_RDMA            4\n\n#define DRV_MSG_CODE_TRANSCEIVER_READ           0x00160000\n\n#define DRV_MSG_CODE_MASK_PARITIES              0x001a0000\n\n#define DRV_MSG_CODE_BIST_TEST\t\t\t0x001e0000\n#define DRV_MSG_CODE_SET_LED_MODE\t\t0x00200000\n#define DRV_MSG_CODE_RESOURCE_CMD\t\t0x00230000\n/* Send crash dump commands with param[3:0] - opcode */\n#define DRV_MSG_CODE_MDUMP_CMD\t\t\t0x00250000\n#define DRV_MSG_CODE_GET_TLV_DONE\t\t0x002f0000\n#define DRV_MSG_CODE_GET_ENGINE_CONFIG\t\t0x00370000\n#define DRV_MSG_CODE_GET_PPFID_BITMAP\t\t0x43000000\n\n#define DRV_MSG_CODE_DEBUG_DATA_SEND\t\t0xc0040000\n\n#define RESOURCE_CMD_REQ_RESC_MASK\t\t0x0000001F\n#define RESOURCE_CMD_REQ_RESC_SHIFT\t\t0\n#define RESOURCE_CMD_REQ_OPCODE_MASK\t\t0x000000E0\n#define RESOURCE_CMD_REQ_OPCODE_SHIFT\t\t5\n#define RESOURCE_OPCODE_REQ\t\t\t1\n#define RESOURCE_OPCODE_REQ_WO_AGING\t\t2\n#define RESOURCE_OPCODE_REQ_W_AGING\t\t3\n#define RESOURCE_OPCODE_RELEASE\t\t\t4\n#define RESOURCE_OPCODE_FORCE_RELEASE\t\t5\n#define RESOURCE_CMD_REQ_AGE_MASK\t\t0x0000FF00\n#define RESOURCE_CMD_REQ_AGE_SHIFT\t\t8\n\n#define RESOURCE_CMD_RSP_OWNER_MASK\t\t0x000000FF\n#define RESOURCE_CMD_RSP_OWNER_SHIFT\t\t0\n#define RESOURCE_CMD_RSP_OPCODE_MASK\t\t0x00000700\n#define RESOURCE_CMD_RSP_OPCODE_SHIFT\t\t8\n#define RESOURCE_OPCODE_GNT\t\t\t1\n#define RESOURCE_OPCODE_BUSY\t\t\t2\n#define RESOURCE_OPCODE_RELEASED\t\t3\n#define RESOURCE_OPCODE_RELEASED_PREVIOUS\t4\n#define RESOURCE_OPCODE_WRONG_OWNER\t\t5\n#define RESOURCE_OPCODE_UNKNOWN_CMD\t\t255\n\n#define RESOURCE_DUMP\t\t\t\t0\n\n/* DRV_MSG_CODE_MDUMP_CMD parameters */\n#define MDUMP_DRV_PARAM_OPCODE_MASK             0x0000000f\n#define DRV_MSG_CODE_MDUMP_ACK                  0x01\n#define DRV_MSG_CODE_MDUMP_SET_VALUES           0x02\n#define DRV_MSG_CODE_MDUMP_TRIGGER              0x03\n#define DRV_MSG_CODE_MDUMP_GET_CONFIG           0x04\n#define DRV_MSG_CODE_MDUMP_SET_ENABLE           0x05\n#define DRV_MSG_CODE_MDUMP_CLEAR_LOGS           0x06\n#define DRV_MSG_CODE_MDUMP_GET_RETAIN           0x07\n#define DRV_MSG_CODE_MDUMP_CLR_RETAIN           0x08\n\n#define DRV_MSG_CODE_HW_DUMP_TRIGGER            0x0a\n#define DRV_MSG_CODE_MDUMP_GEN_MDUMP2           0x0b\n#define DRV_MSG_CODE_MDUMP_FREE_MDUMP2          0x0c\n\n#define DRV_MSG_CODE_GET_PF_RDMA_PROTOCOL\t0x002b0000\n#define DRV_MSG_CODE_OS_WOL\t\t\t0x002e0000\n\n#define DRV_MSG_CODE_FEATURE_SUPPORT\t\t0x00300000\n#define DRV_MSG_CODE_GET_MFW_FEATURE_SUPPORT\t0x00310000\n#define DRV_MSG_SEQ_NUMBER_MASK\t\t\t0x0000ffff\n\n\tu32 drv_mb_param;\n#define DRV_MB_PARAM_UNLOAD_WOL_UNKNOWN         0x00000000\n#define DRV_MB_PARAM_UNLOAD_WOL_MCP             0x00000001\n#define DRV_MB_PARAM_UNLOAD_WOL_DISABLED        0x00000002\n#define DRV_MB_PARAM_UNLOAD_WOL_ENABLED         0x00000003\n#define DRV_MB_PARAM_DCBX_NOTIFY_MASK\t\t0x000000FF\n#define DRV_MB_PARAM_DCBX_NOTIFY_SHIFT\t\t3\n\n#define DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MBI     0x3\n#define DRV_MB_PARAM_NVM_OFFSET_OFFSET          0\n#define DRV_MB_PARAM_NVM_OFFSET_MASK            0x00FFFFFF\n#define DRV_MB_PARAM_NVM_LEN_OFFSET\t\t24\n#define DRV_MB_PARAM_NVM_LEN_MASK               0xFF000000\n\n#define DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_SHIFT\t0\n#define DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_MASK\t0x000000FF\n#define DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_SHIFT\t8\n#define DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_MASK\t0x0000FF00\n#define DRV_MB_PARAM_LLDP_SEND_MASK\t\t0x00000001\n#define DRV_MB_PARAM_LLDP_SEND_SHIFT\t\t0\n\n#define DRV_MB_PARAM_OV_CURR_CFG_SHIFT\t\t0\n#define DRV_MB_PARAM_OV_CURR_CFG_MASK\t\t0x0000000F\n#define DRV_MB_PARAM_OV_CURR_CFG_NONE\t\t0\n#define DRV_MB_PARAM_OV_CURR_CFG_OS\t\t1\n#define DRV_MB_PARAM_OV_CURR_CFG_VENDOR_SPEC\t2\n#define DRV_MB_PARAM_OV_CURR_CFG_OTHER\t\t3\n\n#define DRV_MB_PARAM_OV_STORM_FW_VER_SHIFT\t0\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MASK\t0xFFFFFFFF\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MAJOR_MASK\t0xFF000000\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MINOR_MASK\t0x00FF0000\n#define DRV_MB_PARAM_OV_STORM_FW_VER_BUILD_MASK\t0x0000FF00\n#define DRV_MB_PARAM_OV_STORM_FW_VER_DROP_MASK\t0x000000FF\n\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_SHIFT\t0\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_MASK\t0xF\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_UNKNOWN\t0x1\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_NOT_LOADED\t0x2\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_LOADING\t0x3\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_DISABLED\t0x4\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_ACTIVE\t0x5\n\n#define DRV_MB_PARAM_OV_MTU_SIZE_SHIFT\t0\n#define DRV_MB_PARAM_OV_MTU_SIZE_MASK\t0xFFFFFFFF\n\n#define DRV_MB_PARAM_WOL_MASK\t(DRV_MB_PARAM_WOL_DEFAULT | \\\n\t\t\t\t DRV_MB_PARAM_WOL_DISABLED | \\\n\t\t\t\t DRV_MB_PARAM_WOL_ENABLED)\n#define DRV_MB_PARAM_WOL_DEFAULT\tDRV_MB_PARAM_UNLOAD_WOL_MCP\n#define DRV_MB_PARAM_WOL_DISABLED\tDRV_MB_PARAM_UNLOAD_WOL_DISABLED\n#define DRV_MB_PARAM_WOL_ENABLED\tDRV_MB_PARAM_UNLOAD_WOL_ENABLED\n\n#define DRV_MB_PARAM_ESWITCH_MODE_MASK\t(DRV_MB_PARAM_ESWITCH_MODE_NONE | \\\n\t\t\t\t\t DRV_MB_PARAM_ESWITCH_MODE_VEB | \\\n\t\t\t\t\t DRV_MB_PARAM_ESWITCH_MODE_VEPA)\n#define DRV_MB_PARAM_ESWITCH_MODE_NONE\t0x0\n#define DRV_MB_PARAM_ESWITCH_MODE_VEB\t0x1\n#define DRV_MB_PARAM_ESWITCH_MODE_VEPA\t0x2\n\n#define DRV_MB_PARAM_DUMMY_OEM_UPDATES_MASK\t0x1\n#define DRV_MB_PARAM_DUMMY_OEM_UPDATES_OFFSET\t0\n\n#define DRV_MB_PARAM_SET_LED_MODE_OPER\t\t0x0\n#define DRV_MB_PARAM_SET_LED_MODE_ON\t\t0x1\n#define DRV_MB_PARAM_SET_LED_MODE_OFF\t\t0x2\n\n#define DRV_MB_PARAM_TRANSCEIVER_PORT_OFFSET\t\t\t0\n#define DRV_MB_PARAM_TRANSCEIVER_PORT_MASK\t\t\t0x00000003\n#define DRV_MB_PARAM_TRANSCEIVER_SIZE_OFFSET\t\t\t2\n#define DRV_MB_PARAM_TRANSCEIVER_SIZE_MASK\t\t\t0x000000fc\n#define DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_OFFSET\t\t8\n#define DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK\t\t0x0000ff00\n#define DRV_MB_PARAM_TRANSCEIVER_OFFSET_OFFSET\t\t\t16\n#define DRV_MB_PARAM_TRANSCEIVER_OFFSET_MASK\t\t\t0xffff0000\n\n\t/* Resource Allocation params - Driver version support */\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK\t\t0xffff0000\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_SHIFT\t\t16\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK\t\t0x0000ffff\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_SHIFT\t\t0\n\n#define DRV_MB_PARAM_BIST_REGISTER_TEST\t\t\t\t1\n#define DRV_MB_PARAM_BIST_CLOCK_TEST\t\t\t\t2\n#define DRV_MB_PARAM_BIST_NVM_TEST_NUM_IMAGES\t\t\t3\n#define DRV_MB_PARAM_BIST_NVM_TEST_IMAGE_BY_INDEX\t\t4\n\n#define DRV_MB_PARAM_BIST_RC_UNKNOWN\t\t\t\t0\n#define DRV_MB_PARAM_BIST_RC_PASSED\t\t\t\t1\n#define DRV_MB_PARAM_BIST_RC_FAILED\t\t\t\t2\n#define DRV_MB_PARAM_BIST_RC_INVALID_PARAMETER\t\t\t3\n\n#define DRV_MB_PARAM_BIST_TEST_INDEX_SHIFT\t\t\t0\n#define DRV_MB_PARAM_BIST_TEST_INDEX_MASK\t\t\t0x000000ff\n#define DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_SHIFT\t\t8\n#define DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_MASK\t\t\t0x0000ff00\n\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_MASK\t\t\t0x0000ffff\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_OFFSET\t\t0\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EEE\t\t\t0x00000002\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_FEC_CONTROL\t\t0x00000004\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EXT_SPEED_FEC_CONTROL\t0x00000008\n#define DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_VLINK\t\t\t0x00010000\n\n/* DRV_MSG_CODE_DEBUG_DATA_SEND parameters */\n#define DRV_MSG_CODE_DEBUG_DATA_SEND_SIZE_OFFSET\t\t0\n#define DRV_MSG_CODE_DEBUG_DATA_SEND_SIZE_MASK\t\t\t0xff\n\n/* Driver attributes params */\n#define DRV_MB_PARAM_ATTRIBUTE_KEY_OFFSET\t\t\t0\n#define DRV_MB_PARAM_ATTRIBUTE_KEY_MASK\t\t\t\t0x00ffffff\n#define DRV_MB_PARAM_ATTRIBUTE_CMD_OFFSET\t\t\t24\n#define DRV_MB_PARAM_ATTRIBUTE_CMD_MASK\t\t\t\t0xff000000\n\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_OFFSET\t\t\t0\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_SHIFT\t\t\t0\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_MASK\t\t\t0x0000ffff\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ALL_SHIFT\t\t\t16\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ALL_MASK\t\t\t0x00010000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_INIT_SHIFT\t\t\t17\n#define DRV_MB_PARAM_NVM_CFG_OPTION_INIT_MASK\t\t\t0x00020000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_COMMIT_SHIFT\t\t18\n#define DRV_MB_PARAM_NVM_CFG_OPTION_COMMIT_MASK\t\t\t0x00040000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_FREE_SHIFT\t\t\t19\n#define DRV_MB_PARAM_NVM_CFG_OPTION_FREE_MASK\t\t\t0x00080000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_SEL_SHIFT\t\t20\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_SEL_MASK\t\t0x00100000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_ID_SHIFT\t\t24\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_ID_MASK\t\t0x0f000000\n\n\tu32 fw_mb_header;\n#define FW_MSG_CODE_MASK\t\t\t0xffff0000\n#define FW_MSG_CODE_UNSUPPORTED                 0x00000000\n#define FW_MSG_CODE_DRV_LOAD_ENGINE\t\t0x10100000\n#define FW_MSG_CODE_DRV_LOAD_PORT\t\t0x10110000\n#define FW_MSG_CODE_DRV_LOAD_FUNCTION\t\t0x10120000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_PDA\t0x10200000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_HSI_1\t0x10210000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_DIAG\t0x10220000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_HSI        0x10230000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_REQUIRES_FORCE 0x10300000\n#define FW_MSG_CODE_DRV_LOAD_REFUSED_REJECT     0x10310000\n#define FW_MSG_CODE_DRV_LOAD_DONE\t\t0x11100000\n#define FW_MSG_CODE_DRV_UNLOAD_ENGINE\t\t0x20110000\n#define FW_MSG_CODE_DRV_UNLOAD_PORT\t\t0x20120000\n#define FW_MSG_CODE_DRV_UNLOAD_FUNCTION\t\t0x20130000\n#define FW_MSG_CODE_DRV_UNLOAD_DONE\t\t0x21100000\n#define FW_MSG_CODE_RESOURCE_ALLOC_OK           0x34000000\n#define FW_MSG_CODE_RESOURCE_ALLOC_UNKNOWN      0x35000000\n#define FW_MSG_CODE_RESOURCE_ALLOC_DEPRECATED   0x36000000\n#define FW_MSG_CODE_S_TAG_UPDATE_ACK_DONE\t0x3b000000\n#define FW_MSG_CODE_DRV_CFG_VF_MSIX_DONE\t0xb0010000\n\n#define FW_MSG_CODE_NVM_OK\t\t\t0x00010000\n#define FW_MSG_CODE_NVM_PUT_FILE_FINISH_OK\t0x00400000\n#define FW_MSG_CODE_PHY_OK\t\t\t0x00110000\n#define FW_MSG_CODE_OK\t\t\t\t0x00160000\n#define FW_MSG_CODE_ERROR\t\t\t0x00170000\n#define FW_MSG_CODE_TRANSCEIVER_DIAG_OK\t\t0x00160000\n#define FW_MSG_CODE_TRANSCEIVER_DIAG_ERROR\t0x00170000\n#define FW_MSG_CODE_TRANSCEIVER_NOT_PRESENT\t0x00020000\n\n#define FW_MSG_CODE_OS_WOL_SUPPORTED            0x00800000\n#define FW_MSG_CODE_OS_WOL_NOT_SUPPORTED        0x00810000\n#define FW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_DONE\t0x00870000\n#define FW_MSG_SEQ_NUMBER_MASK\t\t\t0x0000ffff\n\n#define FW_MSG_CODE_DEBUG_DATA_SEND_INV_ARG\t0xb0070000\n#define FW_MSG_CODE_DEBUG_DATA_SEND_BUF_FULL\t0xb0080000\n#define FW_MSG_CODE_DEBUG_DATA_SEND_NO_BUF\t0xb0090000\n#define FW_MSG_CODE_DEBUG_NOT_ENABLED\t\t0xb00a0000\n#define FW_MSG_CODE_DEBUG_DATA_SEND_OK\t\t0xb00b0000\n\n#define FW_MSG_CODE_MDUMP_INVALID_CMD\t\t0x00030000\n\n\tu32\t\t\t\t\t\t\tfw_mb_param;\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK\t\t0xffff0000\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_SHIFT\t\t16\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK\t\t0x0000ffff\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_SHIFT\t\t0\n\n\t/* Get PF RDMA protocol command response */\n#define FW_MB_PARAM_GET_PF_RDMA_NONE\t\t\t\t0x0\n#define FW_MB_PARAM_GET_PF_RDMA_ROCE\t\t\t\t0x1\n#define FW_MB_PARAM_GET_PF_RDMA_IWARP\t\t\t\t0x2\n#define FW_MB_PARAM_GET_PF_RDMA_BOTH\t\t\t\t0x3\n\n\t/* Get MFW feature support response */\n#define FW_MB_PARAM_FEATURE_SUPPORT_SMARTLINQ\t\t\tBIT(0)\n#define FW_MB_PARAM_FEATURE_SUPPORT_EEE\t\t\t\tBIT(1)\n#define FW_MB_PARAM_FEATURE_SUPPORT_FEC_CONTROL\t\t\tBIT(5)\n#define FW_MB_PARAM_FEATURE_SUPPORT_EXT_SPEED_FEC_CONTROL\tBIT(6)\n#define FW_MB_PARAM_FEATURE_SUPPORT_VLINK\t\t\tBIT(16)\n\n#define FW_MB_PARAM_LOAD_DONE_DID_EFUSE_ERROR\t\t\tBIT(0)\n\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALID_MASK\t\t0x00000001\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALID_SHIFT\t\t0\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALUE_MASK\t\t0x00000002\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALUE_SHIFT\t\t1\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALID_MASK\t\t\t0x00000004\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALID_SHIFT\t\t2\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALUE_MASK\t\t\t0x00000008\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALUE_SHIFT\t\t3\n\n#define FW_MB_PARAM_PPFID_BITMAP_MASK\t\t\t\t0xff\n#define FW_MB_PARAM_PPFID_BITMAP_SHIFT\t\t\t\t0\n\n\tu32\t\t\t\t\t\t\tdrv_pulse_mb;\n#define DRV_PULSE_SEQ_MASK\t\t\t\t\t0x00007fff\n#define DRV_PULSE_SYSTEM_TIME_MASK\t\t\t\t0xffff0000\n#define DRV_PULSE_ALWAYS_ALIVE\t\t\t\t\t0x00008000\n\n\tu32\t\t\t\t\t\t\tmcp_pulse_mb;\n#define MCP_PULSE_SEQ_MASK\t\t\t\t\t0x00007fff\n#define MCP_PULSE_ALWAYS_ALIVE\t\t\t\t\t0x00008000\n#define MCP_EVENT_MASK\t\t\t\t\t\t0xffff0000\n#define MCP_EVENT_OTHER_DRIVER_RESET_REQ\t\t\t0x00010000\n\n\tunion drv_union_data\t\t\t\t\tunion_data;\n};\n\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_OFFSET_MASK\t\t0x00ffffff\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_OFFSET_SHIFT\t\t0\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_SIZE_MASK\t\t\t0xff000000\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_SIZE_SHIFT\t\t\t24\n\nenum MFW_DRV_MSG_TYPE {\n\tMFW_DRV_MSG_LINK_CHANGE,\n\tMFW_DRV_MSG_FLR_FW_ACK_FAILED,\n\tMFW_DRV_MSG_VF_DISABLED,\n\tMFW_DRV_MSG_LLDP_DATA_UPDATED,\n\tMFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED,\n\tMFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED,\n\tMFW_DRV_MSG_ERROR_RECOVERY,\n\tMFW_DRV_MSG_BW_UPDATE,\n\tMFW_DRV_MSG_S_TAG_UPDATE,\n\tMFW_DRV_MSG_GET_LAN_STATS,\n\tMFW_DRV_MSG_GET_FCOE_STATS,\n\tMFW_DRV_MSG_GET_ISCSI_STATS,\n\tMFW_DRV_MSG_GET_RDMA_STATS,\n\tMFW_DRV_MSG_FAILURE_DETECTED,\n\tMFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE,\n\tMFW_DRV_MSG_CRITICAL_ERROR_OCCURRED,\n\tMFW_DRV_MSG_RESERVED,\n\tMFW_DRV_MSG_GET_TLV_REQ,\n\tMFW_DRV_MSG_OEM_CFG_UPDATE,\n\tMFW_DRV_MSG_MAX\n};\n\n#define MFW_DRV_MSG_MAX_DWORDS(msgs)\t(((msgs - 1) >> 2) + 1)\n#define MFW_DRV_MSG_DWORD(msg_id)\t(msg_id >> 2)\n#define MFW_DRV_MSG_OFFSET(msg_id)\t((msg_id & 0x3) << 3)\n#define MFW_DRV_MSG_MASK(msg_id)\t(0xff << MFW_DRV_MSG_OFFSET(msg_id))\n\nstruct public_mfw_mb {\n\tu32 sup_msgs;\n\tu32 msg[MFW_DRV_MSG_MAX_DWORDS(MFW_DRV_MSG_MAX)];\n\tu32 ack[MFW_DRV_MSG_MAX_DWORDS(MFW_DRV_MSG_MAX)];\n};\n\nenum public_sections {\n\tPUBLIC_DRV_MB,\n\tPUBLIC_MFW_MB,\n\tPUBLIC_GLOBAL,\n\tPUBLIC_PATH,\n\tPUBLIC_PORT,\n\tPUBLIC_FUNC,\n\tPUBLIC_MAX_SECTIONS\n};\n\nstruct mcp_public_data {\n\tu32 num_sections;\n\tu32 sections[PUBLIC_MAX_SECTIONS];\n\tstruct public_drv_mb drv_mb[MCP_GLOB_FUNC_MAX];\n\tstruct public_mfw_mb mfw_mb[MCP_GLOB_FUNC_MAX];\n\tstruct public_global global;\n\tstruct public_path path[MCP_GLOB_PATH_MAX];\n\tstruct public_port port[MCP_GLOB_PORT_MAX];\n\tstruct public_func func[MCP_GLOB_FUNC_MAX];\n};\n\n#define MAX_I2C_TRANSACTION_SIZE\t16\n\n/* OCBB definitions */\nenum tlvs {\n\t/* Category 1: Device Properties */\n\tDRV_TLV_CLP_STR,\n\tDRV_TLV_CLP_STR_CTD,\n\t/* Category 6: Device Configuration */\n\tDRV_TLV_SCSI_TO,\n\tDRV_TLV_R_T_TOV,\n\tDRV_TLV_R_A_TOV,\n\tDRV_TLV_E_D_TOV,\n\tDRV_TLV_CR_TOV,\n\tDRV_TLV_BOOT_TYPE,\n\t/* Category 8: Port Configuration */\n\tDRV_TLV_NPIV_ENABLED,\n\t/* Category 10: Function Configuration */\n\tDRV_TLV_FEATURE_FLAGS,\n\tDRV_TLV_LOCAL_ADMIN_ADDR,\n\tDRV_TLV_ADDITIONAL_MAC_ADDR_1,\n\tDRV_TLV_ADDITIONAL_MAC_ADDR_2,\n\tDRV_TLV_LSO_MAX_OFFLOAD_SIZE,\n\tDRV_TLV_LSO_MIN_SEGMENT_COUNT,\n\tDRV_TLV_PROMISCUOUS_MODE,\n\tDRV_TLV_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_NUM_OF_NET_QUEUE_VMQ_CFG,\n\tDRV_TLV_FLEX_NIC_OUTER_VLAN_ID,\n\tDRV_TLV_OS_DRIVER_STATES,\n\tDRV_TLV_PXE_BOOT_PROGRESS,\n\t/* Category 12: FC/FCoE Configuration */\n\tDRV_TLV_NPIV_STATE,\n\tDRV_TLV_NUM_OF_NPIV_IDS,\n\tDRV_TLV_SWITCH_NAME,\n\tDRV_TLV_SWITCH_PORT_NUM,\n\tDRV_TLV_SWITCH_PORT_ID,\n\tDRV_TLV_VENDOR_NAME,\n\tDRV_TLV_SWITCH_MODEL,\n\tDRV_TLV_SWITCH_FW_VER,\n\tDRV_TLV_QOS_PRIORITY_PER_802_1P,\n\tDRV_TLV_PORT_ALIAS,\n\tDRV_TLV_PORT_STATE,\n\tDRV_TLV_FIP_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_FCOE_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_LINK_FAILURE_COUNT,\n\tDRV_TLV_FCOE_BOOT_PROGRESS,\n\t/* Category 13: iSCSI Configuration */\n\tDRV_TLV_TARGET_LLMNR_ENABLED,\n\tDRV_TLV_HEADER_DIGEST_FLAG_ENABLED,\n\tDRV_TLV_DATA_DIGEST_FLAG_ENABLED,\n\tDRV_TLV_AUTHENTICATION_METHOD,\n\tDRV_TLV_ISCSI_BOOT_TARGET_PORTAL,\n\tDRV_TLV_MAX_FRAME_SIZE,\n\tDRV_TLV_PDU_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_PDU_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_ISCSI_BOOT_PROGRESS,\n\t/* Category 20: Device Data */\n\tDRV_TLV_PCIE_BUS_RX_UTILIZATION,\n\tDRV_TLV_PCIE_BUS_TX_UTILIZATION,\n\tDRV_TLV_DEVICE_CPU_CORES_UTILIZATION,\n\tDRV_TLV_LAST_VALID_DCC_TLV_RECEIVED,\n\tDRV_TLV_NCSI_RX_BYTES_RECEIVED,\n\tDRV_TLV_NCSI_TX_BYTES_SENT,\n\t/* Category 22: Base Port Data */\n\tDRV_TLV_RX_DISCARDS,\n\tDRV_TLV_RX_ERRORS,\n\tDRV_TLV_TX_ERRORS,\n\tDRV_TLV_TX_DISCARDS,\n\tDRV_TLV_RX_FRAMES_RECEIVED,\n\tDRV_TLV_TX_FRAMES_SENT,\n\t/* Category 23: FC/FCoE Port Data */\n\tDRV_TLV_RX_BROADCAST_PACKETS,\n\tDRV_TLV_TX_BROADCAST_PACKETS,\n\t/* Category 28: Base Function Data */\n\tDRV_TLV_NUM_OFFLOADED_CONNECTIONS_TCP_IPV4,\n\tDRV_TLV_NUM_OFFLOADED_CONNECTIONS_TCP_IPV6,\n\tDRV_TLV_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_PF_RX_FRAMES_RECEIVED,\n\tDRV_TLV_RX_BYTES_RECEIVED,\n\tDRV_TLV_PF_TX_FRAMES_SENT,\n\tDRV_TLV_TX_BYTES_SENT,\n\tDRV_TLV_IOV_OFFLOAD,\n\tDRV_TLV_PCI_ERRORS_CAP_ID,\n\tDRV_TLV_UNCORRECTABLE_ERROR_STATUS,\n\tDRV_TLV_UNCORRECTABLE_ERROR_MASK,\n\tDRV_TLV_CORRECTABLE_ERROR_STATUS,\n\tDRV_TLV_CORRECTABLE_ERROR_MASK,\n\tDRV_TLV_PCI_ERRORS_AECC_REGISTER,\n\tDRV_TLV_TX_QUEUES_EMPTY,\n\tDRV_TLV_RX_QUEUES_EMPTY,\n\tDRV_TLV_TX_QUEUES_FULL,\n\tDRV_TLV_RX_QUEUES_FULL,\n\t/* Category 29: FC/FCoE Function Data */\n\tDRV_TLV_FCOE_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_FCOE_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_FCOE_RX_FRAMES_RECEIVED,\n\tDRV_TLV_FCOE_RX_BYTES_RECEIVED,\n\tDRV_TLV_FCOE_TX_FRAMES_SENT,\n\tDRV_TLV_FCOE_TX_BYTES_SENT,\n\tDRV_TLV_CRC_ERROR_COUNT,\n\tDRV_TLV_CRC_ERROR_1_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_1_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_2_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_2_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_3_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_3_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_4_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_4_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_5_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_5_TIMESTAMP,\n\tDRV_TLV_LOSS_OF_SYNC_ERROR_COUNT,\n\tDRV_TLV_LOSS_OF_SIGNAL_ERRORS,\n\tDRV_TLV_PRIMITIVE_SEQUENCE_PROTOCOL_ERROR_COUNT,\n\tDRV_TLV_DISPARITY_ERROR_COUNT,\n\tDRV_TLV_CODE_VIOLATION_ERROR_COUNT,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_1,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_2,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_3,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_4,\n\tDRV_TLV_LAST_FLOGI_TIMESTAMP,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_1,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_2,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_3,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_4,\n\tDRV_TLV_LAST_FLOGI_ACC_TIMESTAMP,\n\tDRV_TLV_LAST_FLOGI_RJT,\n\tDRV_TLV_LAST_FLOGI_RJT_TIMESTAMP,\n\tDRV_TLV_FDISCS_SENT_COUNT,\n\tDRV_TLV_FDISC_ACCS_RECEIVED,\n\tDRV_TLV_FDISC_RJTS_RECEIVED,\n\tDRV_TLV_PLOGI_SENT_COUNT,\n\tDRV_TLV_PLOGI_ACCS_RECEIVED,\n\tDRV_TLV_PLOGI_RJTS_RECEIVED,\n\tDRV_TLV_PLOGI_1_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_1_TIMESTAMP,\n\tDRV_TLV_PLOGI_2_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_2_TIMESTAMP,\n\tDRV_TLV_PLOGI_3_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_3_TIMESTAMP,\n\tDRV_TLV_PLOGI_4_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_4_TIMESTAMP,\n\tDRV_TLV_PLOGI_5_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_5_TIMESTAMP,\n\tDRV_TLV_PLOGI_1_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_1_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_2_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_2_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_3_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_3_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_4_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_4_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_5_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_5_ACC_TIMESTAMP,\n\tDRV_TLV_LOGOS_ISSUED,\n\tDRV_TLV_LOGO_ACCS_RECEIVED,\n\tDRV_TLV_LOGO_RJTS_RECEIVED,\n\tDRV_TLV_LOGO_1_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_1_TIMESTAMP,\n\tDRV_TLV_LOGO_2_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_2_TIMESTAMP,\n\tDRV_TLV_LOGO_3_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_3_TIMESTAMP,\n\tDRV_TLV_LOGO_4_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_4_TIMESTAMP,\n\tDRV_TLV_LOGO_5_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_5_TIMESTAMP,\n\tDRV_TLV_LOGOS_RECEIVED,\n\tDRV_TLV_ACCS_ISSUED,\n\tDRV_TLV_PRLIS_ISSUED,\n\tDRV_TLV_ACCS_RECEIVED,\n\tDRV_TLV_ABTS_SENT_COUNT,\n\tDRV_TLV_ABTS_ACCS_RECEIVED,\n\tDRV_TLV_ABTS_RJTS_RECEIVED,\n\tDRV_TLV_ABTS_1_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_1_TIMESTAMP,\n\tDRV_TLV_ABTS_2_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_2_TIMESTAMP,\n\tDRV_TLV_ABTS_3_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_3_TIMESTAMP,\n\tDRV_TLV_ABTS_4_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_4_TIMESTAMP,\n\tDRV_TLV_ABTS_5_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_5_TIMESTAMP,\n\tDRV_TLV_RSCNS_RECEIVED,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_1,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_2,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_3,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_4,\n\tDRV_TLV_LUN_RESETS_ISSUED,\n\tDRV_TLV_ABORT_TASK_SETS_ISSUED,\n\tDRV_TLV_TPRLOS_SENT,\n\tDRV_TLV_NOS_SENT_COUNT,\n\tDRV_TLV_NOS_RECEIVED_COUNT,\n\tDRV_TLV_OLS_COUNT,\n\tDRV_TLV_LR_COUNT,\n\tDRV_TLV_LRR_COUNT,\n\tDRV_TLV_LIP_SENT_COUNT,\n\tDRV_TLV_LIP_RECEIVED_COUNT,\n\tDRV_TLV_EOFA_COUNT,\n\tDRV_TLV_EOFNI_COUNT,\n\tDRV_TLV_SCSI_STATUS_CHECK_CONDITION_COUNT,\n\tDRV_TLV_SCSI_STATUS_CONDITION_MET_COUNT,\n\tDRV_TLV_SCSI_STATUS_BUSY_COUNT,\n\tDRV_TLV_SCSI_STATUS_INTERMEDIATE_COUNT,\n\tDRV_TLV_SCSI_STATUS_INTERMEDIATE_CONDITION_MET_COUNT,\n\tDRV_TLV_SCSI_STATUS_RESERVATION_CONFLICT_COUNT,\n\tDRV_TLV_SCSI_STATUS_TASK_SET_FULL_COUNT,\n\tDRV_TLV_SCSI_STATUS_ACA_ACTIVE_COUNT,\n\tDRV_TLV_SCSI_STATUS_TASK_ABORTED_COUNT,\n\tDRV_TLV_SCSI_CHECK_CONDITION_1_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_1_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_2_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_2_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_3_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_3_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_4_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_4_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_5_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_5_TIMESTAMP,\n\t/* Category 30: iSCSI Function Data */\n\tDRV_TLV_PDU_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_PDU_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_ISCSI_PDU_RX_FRAMES_RECEIVED,\n\tDRV_TLV_ISCSI_PDU_RX_BYTES_RECEIVED,\n\tDRV_TLV_ISCSI_PDU_TX_FRAMES_SENT,\n\tDRV_TLV_ISCSI_PDU_TX_BYTES_SENT\n};\n\nstruct nvm_cfg_mac_address {\n\tu32\t\t\t\t\t\t\tmac_addr_hi;\n#define NVM_CFG_MAC_ADDRESS_HI_MASK\t\t\t\t0x0000ffff\n#define NVM_CFG_MAC_ADDRESS_HI_OFFSET\t\t\t\t0\n\n\tu32\t\t\t\t\t\t\tmac_addr_lo;\n};\n\nstruct nvm_cfg1_glob {\n\tu32\t\t\t\t\t\t\tgeneric_cont0;\n#define NVM_CFG1_GLOB_MF_MODE_MASK\t\t\t\t0x00000ff0\n#define NVM_CFG1_GLOB_MF_MODE_OFFSET\t\t\t\t4\n#define NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED\t\t\t0x0\n#define NVM_CFG1_GLOB_MF_MODE_DEFAULT\t\t\t\t0x1\n#define NVM_CFG1_GLOB_MF_MODE_SPIO4\t\t\t\t0x2\n#define NVM_CFG1_GLOB_MF_MODE_NPAR1_0\t\t\t\t0x3\n#define NVM_CFG1_GLOB_MF_MODE_NPAR1_5\t\t\t\t0x4\n#define NVM_CFG1_GLOB_MF_MODE_NPAR2_0\t\t\t\t0x5\n#define NVM_CFG1_GLOB_MF_MODE_BD\t\t\t\t0x6\n#define NVM_CFG1_GLOB_MF_MODE_UFP\t\t\t\t0x7\n\n\tu32\t\t\t\t\t\t\tengineering_change[3];\n\tu32\t\t\t\t\t\t\tmanufacturing_id;\n\tu32\t\t\t\t\t\t\tserial_number[4];\n\tu32\t\t\t\t\t\t\tpcie_cfg;\n\tu32\t\t\t\t\t\t\tmgmt_traffic;\n\n\tu32\t\t\t\t\t\t\tcore_cfg;\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK\t\t\t0x000000ff\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET\t\t\t0\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G\t\t0x0\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G\t\t\t0x1\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G\t\t0x2\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F\t\t\t0x3\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E\t\t0x4\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G\t\t0x5\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G\t\t\t0xb\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G\t\t\t0xc\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G\t\t\t0xd\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G\t\t\t0xe\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G\t\t\t0xf\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_2X50G_R1\t\t0x11\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_4X50G_R1\t\t0x12\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_1X100G_R2\t\t0x13\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_2X100G_R2\t\t0x14\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_1X100G_R4\t\t0x15\n\n\tu32\t\t\t\t\t\t\te_lane_cfg1;\n\tu32\t\t\t\t\t\t\te_lane_cfg2;\n\tu32\t\t\t\t\t\t\tf_lane_cfg1;\n\tu32\t\t\t\t\t\t\tf_lane_cfg2;\n\tu32\t\t\t\t\t\t\tmps10_preemphasis;\n\tu32\t\t\t\t\t\t\tmps10_driver_current;\n\tu32\t\t\t\t\t\t\tmps25_preemphasis;\n\tu32\t\t\t\t\t\t\tmps25_driver_current;\n\tu32\t\t\t\t\t\t\tpci_id;\n\tu32\t\t\t\t\t\t\tpci_subsys_id;\n\tu32\t\t\t\t\t\t\tbar;\n\tu32\t\t\t\t\t\t\tmps10_txfir_main;\n\tu32\t\t\t\t\t\t\tmps10_txfir_post;\n\tu32\t\t\t\t\t\t\tmps25_txfir_main;\n\tu32\t\t\t\t\t\t\tmps25_txfir_post;\n\tu32\t\t\t\t\t\t\tmanufacture_ver;\n\tu32\t\t\t\t\t\t\tmanufacture_time;\n\tu32\t\t\t\t\t\t\tled_global_settings;\n\tu32\t\t\t\t\t\t\tgeneric_cont1;\n\n\tu32\t\t\t\t\t\t\tmbi_version;\n#define NVM_CFG1_GLOB_MBI_VERSION_0_MASK\t\t\t0x000000ff\n#define NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET\t\t\t0\n#define NVM_CFG1_GLOB_MBI_VERSION_1_MASK\t\t\t0x0000ff00\n#define NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET\t\t\t8\n#define NVM_CFG1_GLOB_MBI_VERSION_2_MASK\t\t\t0x00ff0000\n#define NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET\t\t\t16\n\n\tu32\t\t\t\t\t\t\tmbi_date;\n\tu32\t\t\t\t\t\t\tmisc_sig;\n\n\tu32\t\t\t\t\t\t\tdevice_capabilities;\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET\t\t0x1\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE\t\t\t0x2\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI\t\t\t0x4\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE\t\t\t0x8\n\n\tu32\t\t\t\t\t\t\tpower_dissipated;\n\tu32\t\t\t\t\t\t\tpower_consumed;\n\tu32\t\t\t\t\t\t\tefi_version;\n\tu32\t\t\t\t\t\t\tmulti_net_modes_cap;\n\tu32\t\t\t\t\t\t\treserved[41];\n};\n\nstruct nvm_cfg1_path {\n\tu32\t\t\t\t\t\t\treserved[30];\n};\n\nstruct nvm_cfg1_port {\n\tu32\t\t\t\t\t\t\trel_to_opt123;\n\tu32\t\t\t\t\t\t\trel_to_opt124;\n\n\tu32\t\t\t\t\t\t\tgeneric_cont0;\n#define NVM_CFG1_PORT_DCBX_MODE_MASK\t\t\t\t0x000f0000\n#define NVM_CFG1_PORT_DCBX_MODE_OFFSET\t\t\t\t16\n#define NVM_CFG1_PORT_DCBX_MODE_DISABLED\t\t\t0x0\n#define NVM_CFG1_PORT_DCBX_MODE_IEEE\t\t\t\t0x1\n#define NVM_CFG1_PORT_DCBX_MODE_CEE\t\t\t\t0x2\n#define NVM_CFG1_PORT_DCBX_MODE_DYNAMIC\t\t\t\t0x3\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK\t\t0x00f00000\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET\t\t20\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET\t0x1\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE\t\t0x2\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI\t\t0x4\n\n\tu32\t\t\t\t\t\t\tpcie_cfg;\n\tu32\t\t\t\t\t\t\tfeatures;\n\n\tu32\t\t\t\t\t\t\tspeed_cap_mask;\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK\t\t0x0000ffff\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET\t\t0\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G\t\t0x1\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G\t\t0x2\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_20G\t\t0x4\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G\t\t0x8\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G\t\t0x10\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G\t\t0x20\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G\t\t0x40\n\n\tu32\t\t\t\t\t\t\tlink_settings;\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_MASK\t\t\t0x0000000f\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET\t\t\t0\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG\t\t\t0x0\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_1G\t\t\t\t0x1\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_10G\t\t\t0x2\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_20G\t\t\t0x3\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_25G\t\t\t0x4\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_40G\t\t\t0x5\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_50G\t\t\t0x6\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G\t\t\t0x7\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_SMARTLINQ\t\t\t0x8\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK\t\t\t0x00000070\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET\t\t\t4\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG\t\t\t0x1\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX\t\t\t0x2\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX\t\t\t0x4\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_MASK\t\t\t0x000e0000\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET\t\t\t17\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_NONE\t\t\t0x0\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE\t\t\t0x1\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_RS\t\t\t\t0x2\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO\t\t\t0x7\n\n\tu32\t\t\t\t\t\t\tphy_cfg;\n\tu32\t\t\t\t\t\t\tmgmt_traffic;\n\n\tu32\t\t\t\t\t\t\text_phy;\n\t/* EEE power saving mode */\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK\t\t0x00ff0000\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET\t\t16\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED\t\t0x0\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED\t\t0x1\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE\t\t0x2\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY\t\t0x3\n\n\tu32\t\t\t\t\t\t\tmba_cfg1;\n\tu32\t\t\t\t\t\t\tmba_cfg2;\n\tu32\t\t\t\t\t\t\tvf_cfg;\n\tstruct nvm_cfg_mac_address\t\t\t\tlldp_mac_address;\n\tu32\t\t\t\t\t\t\tled_port_settings;\n\tu32\t\t\t\t\t\t\ttransceiver_00;\n\tu32\t\t\t\t\t\t\tdevice_ids;\n\n\tu32\t\t\t\t\t\t\tboard_cfg;\n#define NVM_CFG1_PORT_PORT_TYPE_MASK\t\t\t\t0x000000ff\n#define NVM_CFG1_PORT_PORT_TYPE_OFFSET\t\t\t\t0\n#define NVM_CFG1_PORT_PORT_TYPE_UNDEFINED\t\t\t0x0\n#define NVM_CFG1_PORT_PORT_TYPE_MODULE\t\t\t\t0x1\n#define NVM_CFG1_PORT_PORT_TYPE_BACKPLANE\t\t\t0x2\n#define NVM_CFG1_PORT_PORT_TYPE_EXT_PHY\t\t\t\t0x3\n#define NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE\t\t\t0x4\n\n\tu32\t\t\t\t\t\t\tmnm_10g_cap;\n\tu32\t\t\t\t\t\t\tmnm_10g_ctrl;\n\tu32\t\t\t\t\t\t\tmnm_10g_misc;\n\tu32\t\t\t\t\t\t\tmnm_25g_cap;\n\tu32\t\t\t\t\t\t\tmnm_25g_ctrl;\n\tu32\t\t\t\t\t\t\tmnm_25g_misc;\n\tu32\t\t\t\t\t\t\tmnm_40g_cap;\n\tu32\t\t\t\t\t\t\tmnm_40g_ctrl;\n\tu32\t\t\t\t\t\t\tmnm_40g_misc;\n\tu32\t\t\t\t\t\t\tmnm_50g_cap;\n\tu32\t\t\t\t\t\t\tmnm_50g_ctrl;\n\tu32\t\t\t\t\t\t\tmnm_50g_misc;\n\tu32\t\t\t\t\t\t\tmnm_100g_cap;\n\tu32\t\t\t\t\t\t\tmnm_100g_ctrl;\n\tu32\t\t\t\t\t\t\tmnm_100g_misc;\n\n\tu32\t\t\t\t\t\t\ttemperature;\n\tu32\t\t\t\t\t\t\text_phy_cfg1;\n\n\tu32\t\t\t\t\t\t\textended_speed;\n#define NVM_CFG1_PORT_EXTENDED_SPEED_MASK\t\t\t0x0000ffff\n#define NVM_CFG1_PORT_EXTENDED_SPEED_OFFSET\t\t\t0\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_AN\t\t0x1\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_1G\t\t0x2\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_10G\t\t0x4\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_20G\t\t0x8\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_25G\t\t0x10\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_40G\t\t0x20\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_50G_R\t\t0x40\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_50G_R2\t\t0x80\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_R2\t\t0x100\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_R4\t\t0x200\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_P4\t\t0x400\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_MASK\t\t\t0xffff0000\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_OFFSET\t\t\t16\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_RESERVED\t0x1\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_1G\t\t0x2\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_10G\t\t0x4\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_20G\t\t0x8\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_25G\t\t0x10\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_40G\t\t0x20\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_50G_R\t0x40\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_50G_R2\t0x80\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_R2\t0x100\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_R4\t0x200\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_P4\t0x400\n\n\tu32\t\t\t\t\t\t\textended_fec_mode;\n\n\tu32\t\t\t\t\t\t\treserved[112];\n};\n\nstruct nvm_cfg1_func {\n\tstruct nvm_cfg_mac_address mac_address;\n\tu32 rsrv1;\n\tu32 rsrv2;\n\tu32 device_id;\n\tu32 cmn_cfg;\n\tu32 pci_cfg;\n\tstruct nvm_cfg_mac_address fcoe_node_wwn_mac_addr;\n\tstruct nvm_cfg_mac_address fcoe_port_wwn_mac_addr;\n\tu32 preboot_generic_cfg;\n\tu32 reserved[8];\n};\n\nstruct nvm_cfg1 {\n\tstruct nvm_cfg1_glob glob;\n\tstruct nvm_cfg1_path path[MCP_GLOB_PATH_MAX];\n\tstruct nvm_cfg1_port port[MCP_GLOB_PORT_MAX];\n\tstruct nvm_cfg1_func func[MCP_GLOB_FUNC_MAX];\n};\n\nenum spad_sections {\n\tSPAD_SECTION_TRACE,\n\tSPAD_SECTION_NVM_CFG,\n\tSPAD_SECTION_PUBLIC,\n\tSPAD_SECTION_PRIVATE,\n\tSPAD_SECTION_MAX\n};\n\n#define MCP_TRACE_SIZE          2048\t/* 2kb */\n\n/* This section is located at a fixed location in the beginning of the\n * scratchpad, to ensure that the MCP trace is not run over during MFW upgrade.\n * All the rest of data has a floating location which differs from version to\n * version, and is pointed by the mcp_meta_data below.\n * Moreover, the spad_layout section is part of the MFW firmware, and is loaded\n * with it from nvram in order to clear this portion.\n */\nstruct static_init {\n\tu32 num_sections;\n\toffsize_t sections[SPAD_SECTION_MAX];\n#define SECTION(_sec_) (*((offsize_t *)(STRUCT_OFFSET(sections[_sec_]))))\n\n\tstruct mcp_trace trace;\n#define MCP_TRACE_P ((struct mcp_trace *)(STRUCT_OFFSET(trace)))\n\tu8 trace_buffer[MCP_TRACE_SIZE];\n#define MCP_TRACE_BUF ((u8 *)(STRUCT_OFFSET(trace_buffer)))\n\t/* running_mfw has the same definition as in nvm_map.h.\n\t * This bit indicate both the running dir, and the running bundle.\n\t * It is set once when the LIM is loaded.\n\t */\n\tu32 running_mfw;\n#define RUNNING_MFW (*((u32 *)(STRUCT_OFFSET(running_mfw))))\n\tu32 build_time;\n#define MFW_BUILD_TIME (*((u32 *)(STRUCT_OFFSET(build_time))))\n\tu32 reset_type;\n#define RESET_TYPE (*((u32 *)(STRUCT_OFFSET(reset_type))))\n\tu32 mfw_secure_mode;\n#define MFW_SECURE_MODE (*((u32 *)(STRUCT_OFFSET(mfw_secure_mode))))\n\tu16 pme_status_pf_bitmap;\n#define PME_STATUS_PF_BITMAP (*((u16 *)(STRUCT_OFFSET(pme_status_pf_bitmap))))\n\tu16 pme_enable_pf_bitmap;\n#define PME_ENABLE_PF_BITMAP (*((u16 *)(STRUCT_OFFSET(pme_enable_pf_bitmap))))\n\tu32 mim_nvm_addr;\n\tu32 mim_start_addr;\n\tu32 ah_pcie_link_params;\n#define AH_PCIE_LINK_PARAMS_LINK_SPEED_MASK     (0x000000ff)\n#define AH_PCIE_LINK_PARAMS_LINK_SPEED_SHIFT    (0)\n#define AH_PCIE_LINK_PARAMS_LINK_WIDTH_MASK     (0x0000ff00)\n#define AH_PCIE_LINK_PARAMS_LINK_WIDTH_SHIFT    (8)\n#define AH_PCIE_LINK_PARAMS_ASPM_MODE_MASK      (0x00ff0000)\n#define AH_PCIE_LINK_PARAMS_ASPM_MODE_SHIFT     (16)\n#define AH_PCIE_LINK_PARAMS_ASPM_CAP_MASK       (0xff000000)\n#define AH_PCIE_LINK_PARAMS_ASPM_CAP_SHIFT      (24)\n#define AH_PCIE_LINK_PARAMS (*((u32 *)(STRUCT_OFFSET(ah_pcie_link_params))))\n\n\tu32 rsrv_persist[5];\t/* Persist reserved for MFW upgrades */\n};\n\n#define NVM_MAGIC_VALUE\t\t0x669955aa\n\nenum nvm_image_type {\n\tNVM_TYPE_TIM1 = 0x01,\n\tNVM_TYPE_TIM2 = 0x02,\n\tNVM_TYPE_MIM1 = 0x03,\n\tNVM_TYPE_MIM2 = 0x04,\n\tNVM_TYPE_MBA = 0x05,\n\tNVM_TYPE_MODULES_PN = 0x06,\n\tNVM_TYPE_VPD = 0x07,\n\tNVM_TYPE_MFW_TRACE1 = 0x08,\n\tNVM_TYPE_MFW_TRACE2 = 0x09,\n\tNVM_TYPE_NVM_CFG1 = 0x0a,\n\tNVM_TYPE_L2B = 0x0b,\n\tNVM_TYPE_DIR1 = 0x0c,\n\tNVM_TYPE_EAGLE_FW1 = 0x0d,\n\tNVM_TYPE_FALCON_FW1 = 0x0e,\n\tNVM_TYPE_PCIE_FW1 = 0x0f,\n\tNVM_TYPE_HW_SET = 0x10,\n\tNVM_TYPE_LIM = 0x11,\n\tNVM_TYPE_AVS_FW1 = 0x12,\n\tNVM_TYPE_DIR2 = 0x13,\n\tNVM_TYPE_CCM = 0x14,\n\tNVM_TYPE_EAGLE_FW2 = 0x15,\n\tNVM_TYPE_FALCON_FW2 = 0x16,\n\tNVM_TYPE_PCIE_FW2 = 0x17,\n\tNVM_TYPE_AVS_FW2 = 0x18,\n\tNVM_TYPE_INIT_HW = 0x19,\n\tNVM_TYPE_DEFAULT_CFG = 0x1a,\n\tNVM_TYPE_MDUMP = 0x1b,\n\tNVM_TYPE_META = 0x1c,\n\tNVM_TYPE_ISCSI_CFG = 0x1d,\n\tNVM_TYPE_FCOE_CFG = 0x1f,\n\tNVM_TYPE_ETH_PHY_FW1 = 0x20,\n\tNVM_TYPE_ETH_PHY_FW2 = 0x21,\n\tNVM_TYPE_BDN = 0x22,\n\tNVM_TYPE_8485X_PHY_FW = 0x23,\n\tNVM_TYPE_PUB_KEY = 0x24,\n\tNVM_TYPE_RECOVERY = 0x25,\n\tNVM_TYPE_PLDM = 0x26,\n\tNVM_TYPE_UPK1 = 0x27,\n\tNVM_TYPE_UPK2 = 0x28,\n\tNVM_TYPE_MASTER_KC = 0x29,\n\tNVM_TYPE_BACKUP_KC = 0x2a,\n\tNVM_TYPE_HW_DUMP = 0x2b,\n\tNVM_TYPE_HW_DUMP_OUT = 0x2c,\n\tNVM_TYPE_BIN_NVM_META = 0x30,\n\tNVM_TYPE_ROM_TEST = 0xf0,\n\tNVM_TYPE_88X33X0_PHY_FW = 0x31,\n\tNVM_TYPE_88X33X0_PHY_SLAVE_FW = 0x32,\n\tNVM_TYPE_MAX,\n};\n\n#define DIR_ID_1    (0)\n\n#endif\n"}}, "reports": [{"events": [{"location": {"col": 5, "file": 0, "line": 11639}, "message": "WARNING use flexible-array member instead (https://www.kernel.org/doc/html/latest/process/deprecated.html#zero-length-and-one-element-arrays)"}], "macros": [], "notes": [], "path": "/src/drivers/net/ethernet/qlogic/qed/qed_hsi.h", "reportHash": "3093be9c94317af3dd8b718102ebf04a", "checkerName": "coccinelle", "reviewStatus": null, "severity": "UNSPECIFIED"}]};
      window.onload = function() {
        if (!browserCompatible) {
          setNonCompatibleBrowserMessage();
        } else {
          BugViewer.init(data.files, data.reports);
          BugViewer.create();
          BugViewer.initByUrl();
        }
      };
    </script>
  </head>
  <body>
  <div class="container">
    <div id="content">
      <div id="side-bar">
        <div class="header">
          <a href="index.html" class="button">&#8249; Return to List</a>
        </div>
        <div id="report-nav">
          <div class="header">Reports</div>
        </div>
      </div>
      <div id="editor-wrapper">
        <div class="header">
          <div id="file">
            <span class="label">File:</span>
            <span id="file-path"></span>
          </div>
          <div id="checker">
            <span class="label">Checker name:</span>
            <span id="checker-name"></span>
          </div>
          <div id="review-status-wrapper">
            <span class="label">Review status:</span>
            <span id="review-status"></span>
          </div>
        </div>
        <div id="editor"></div>
      </div>
    </div>
  </div>
  </body>
</html>
