# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ALU.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/AddrEx.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ExMemSegReg/AddrMem.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/MemWbSegReg/AddrWb.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/BrTarget.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/BranchDecision.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/CSR/CSR_EX.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/CSR/CSR_Regfile.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ControllerDecoder.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/CtrlEx.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ExMemSegReg/CtrlMem.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/MemWbSegReg/CtrlWb.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/DataExtend.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/GeneralRegister.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/Hazard.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IfIdSegReg/IR.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/Imm.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ImmExtend.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/Cache/InstructionCache.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/NPCGenerator.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/Op1.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/PC.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/PcEx.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IfIdSegReg/PcId.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/RV32ICore.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/IdExSegReg/Reg2Ex.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ExMemSegReg/Reg2Mem.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/ExMemSegReg/Result.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/PART-code/MemWbSegReg/WbData.v" \

sv xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/sources_1/branch_prediction/BHT.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/branch_prediction/BTB.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/branch_prediction/BranchPrediction.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/branch_prediction/Buffer.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/CacheSrcCode/cache.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/CacheSrcCode/main_mem.sv" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/imports/CacheSrcCode/mem.sv" \

verilog xil_defaultlib  \
"../../../../lab4.srcs/sim_1/imports/Simulation/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
