// Seed: 3058595510
module module_0 (
    input wor id_0,
    input id_1,
    input reg id_2,
    output id_3
    , id_4
);
  logic id_5;
  always @(id_1) {id_1, 1} <= id_2;
  logic id_6;
  logic id_7;
  type_13(
      1'd0, id_0[1], 1, 1, 1
  );
endmodule
