--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Xilinx/share/unoxt2.cores/unoxt-sam-coupe/ise/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o
unoxt2_top.twr unoxt2_top.pcf

Design file:              unoxt2_top.ncd
Physical constraint file: unoxt2_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: sam/los_relojes/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP 
"sam_los_relojes_clkout0" TS_clk50         / 0.961538462 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 318259599 paths analyzed, 1923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.857ns.
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_7 (SLICE_X6Y69.A4), 7308954 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.680ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.DMUX     Tcind                 0.289   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y69.A4       net (fanout=1)        0.721   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
    SLICE_X6Y69.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.680ns (4.039ns logic, 15.641ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.604ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.COUT     Tbxcy                 0.156   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>7
    SLICE_X6Y72.AQ       Tito_logic            0.698   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86_rt
    SLICE_X4Y64.A1       net (fanout=2)        1.435   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
    SLICE_X4Y64.DMUX     Topad                 0.667   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y69.A4       net (fanout=1)        0.721   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
    SLICE_X6Y69.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.604ns (4.100ns logic, 15.504ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.596ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.BMUX     Tcinb                 0.277   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.B4       net (fanout=5)        0.902   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99
    SLICE_X2Y67.CMUX     Topbc                 0.650   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CMUX     Tcinc                 0.289   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y69.A4       net (fanout=1)        0.721   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
    SLICE_X6Y69.CLK      Tas                   0.449   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.596ns (4.182ns logic, 15.414ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_7 (SLICE_X6Y69.CIN), 39357855 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.671ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.DMUX     Tcind                 0.289   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.671ns (4.052ns logic, 15.619ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.595ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.COUT     Tbxcy                 0.156   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>7
    SLICE_X6Y72.AQ       Tito_logic            0.698   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86_rt
    SLICE_X4Y64.A1       net (fanout=2)        1.435   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
    SLICE_X4Y64.DMUX     Topad                 0.667   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.595ns (4.113ns logic, 15.482ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.587ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.465 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.BMUX     Tcinb                 0.277   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.B4       net (fanout=5)        0.902   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99
    SLICE_X2Y67.CMUX     Topbc                 0.650   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y69.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.587ns (4.195ns logic, 15.392ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_6 (SLICE_X6Y68.C5), 5131082 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.656ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.468 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.DMUX     Tcind                 0.289   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.656ns (4.040ns logic, 15.616ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.468 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.COUT     Tbxcy                 0.156   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>7
    SLICE_X6Y72.AQ       Tito_logic            0.698   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86_rt
    SLICE_X4Y64.A1       net (fanout=2)        1.435   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_86
    SLICE_X4Y64.DMUX     Topad                 0.667   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.C1       net (fanout=5)        1.129   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.CMUX     Topcc                 0.495   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.580ns (4.101ns logic, 15.479ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.572ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.468 - 0.488)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_0 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.476   sam/maquina/el_saa/noiseenable<3>
                                                       sam/maquina/el_saa/noiseenable_0
    SLICE_X26Y64.D2      net (fanout=5)        4.336   sam/maquina/el_saa/noiseenable<0>
    SLICE_X26Y64.D       Tilo                  0.254   sam/maquina/el_saa/top/out0<4>
                                                       sam/maquina/el_saa/top/amp0/out<14>1
    SLICE_X6Y71.A3       net (fanout=1)        4.942   sam/maquina/el_saa/top/out0<4>
    SLICE_X6Y71.AMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.BX       net (fanout=2)        1.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd64
    SLICE_X6Y71.DQ       Tito_logic            0.881   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd6_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76_rt
    SLICE_X4Y63.D2       net (fanout=2)        1.651   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_76
    SLICE_X4Y63.COUT     Topcyd                0.290   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<7>
    SLICE_X4Y64.BMUX     Tcinb                 0.277   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X2Y67.B4       net (fanout=5)        0.902   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99
    SLICE_X2Y67.CMUX     Topbc                 0.650   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_99_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X4Y67.D1       net (fanout=2)        1.566   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X4Y67.COUT     Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X4Y68.AMUX     Tcina                 0.210   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y68.C5       net (fanout=2)        0.696   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_152
    SLICE_X6Y68.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.572ns (4.183ns logic, 15.389ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_2 (SLICE_X6Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.039 - 0.035)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.AQ       Tcko                  0.198   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CE       net (fanout=7)        0.260   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CLK      Tckce       (-Th)     0.108   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.090ns logic, 0.260ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_1 (SLICE_X6Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.039 - 0.035)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.AQ       Tcko                  0.198   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CE       net (fanout=7)        0.260   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CLK      Tckce       (-Th)     0.104   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.094ns logic, 0.260ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_0 (SLICE_X6Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.039 - 0.035)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.AQ       Tcko                  0.198   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CE       net (fanout=7)        0.260   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y75.CLK      Tckce       (-Th)     0.102   sam/maquina/el_saa/outmix_r/out<2>
                                                       sam/maquina/el_saa/outmix_r/out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.096ns logic, 0.260ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Logical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     19.093ns|            0|            0|            0|    318259599|
| TS_sam_los_relojes_clkout0    |     20.800ns|     19.857ns|          N/A|            0|            0|    318259599|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   19.857|         |         |    3.765|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318259599 paths, 0 nets, and 4431 connections

Design statistics:
   Minimum period:  19.857ns{1}   (Maximum frequency:  50.360MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 18 16:02:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4872 MB



