<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio - SoC and CPU Floor Planning Project</title>
    <style>
        body { font-family: Arial, sans-serif; margin: 30px; background-color: #f9f9f9; }
        h1, h2, h3 { color: #2c3e50; }
        table { width: 100%; border-collapse: collapse; margin-top: 20px; }
        th, td { border: 1px solid #ccc; padding: 10px; text-align: left; }
        th { background-color: #eee; }
        a { color: #3498db; text-decoration: none; }
        a:hover { text-decoration: underline; }
        .section { margin-bottom: 40px; }
    </style>
</head>
<body>

<h1>SoC and CPU Floor Planning Project (OctoNyte)</h1>

<div class="section">
    <h2>Hardware Block Overview and Floor Planning Context</h2>

    <h3>ALU32 (Arithmetic Logic Unit 32-bit)</h3>
    <p>Performs arithmetic (addition/subtraction) and logical operations. Clocked at 5ns. Utilization set to 30%, PDN pitch 6.0μm. SDC constraints applied. Layout completed under OpenLane 1.1.1.</p>

    <h3>LoadUnit</h3>
    <p>Manages memory read transactions to CPU registers. 5ns clock, 30% utilization, PDN pitch 7.0μm. TCL flow validated via DRC and LVS. Part of memory handling pipeline.</p>

    <h3>RISCVAdderSubtractor32</h3>
    <p>Executes 32-bit add/subtract operations for RISC-V instruction support. Used 10ns clock for relaxed timing. Defined in OpenLane with full constraints and verified SDC compliance.</p>

    <h3>TetraNyteCore</h3>
    <p>The untimed top-level RISC-V core integrating ALU, LoadUnit, and control paths. Initial logical integration point prior to synthesis. Verified for inter-module consistency.</p>

    <h3>TetraNyteCore_timed_rtl</h3>
    <p>Timed synthesizable version of TetraNyteCore. Built with integrated submodules (ALU32, LoadUnit). Used 5ns clock, 30% core utilization, PDN pitch 7.0μm. Fast DRC enabled in OpenLane.</p>

    <h3>SevenSegmentDisplay</h3>
    <p>Converts binary data to human-readable output using a seven-segment display. Peripheral logic block. Synthesized and validated using default constraints. Used for debugging interface.</p>

    <h3>mem_1r1w</h3>
    <p>Single-port synchronous memory allowing 1 read and 1 write. Used as base storage for register file and memory elements. Integrated with clocked logic and floorplanned for space optimization.</p>

    <h3>regfile_2r1w</h3>
    <p>Implements dual-read, single-write register file for CPU. Backed by mem_1r1w. Die area: 690μm × 230μm (158,700μm²). Manual pin placement via pin_order.cfg. Clock period: 10ns. YAML config executed in Nix-shell using OpenLane2.</p>
</div>

</body>
</html>
