-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Sep  1 23:47:59 2019
-- Host        : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top zedboard_base_kernel_2mm_wrapper_0_0 -prefix
--               zedboard_base_kernel_2mm_wrapper_0_0_ zedboard_base_kernel_2mm_wrapper_0_0_sim_netlist.vhdl
-- Design      : zedboard_base_kernel_2mm_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_buffer_func1_C7_fu_94_ap_start_reg_reg : out STD_LOGIC;
    grp_buffer_func1_C7_fu_94_ap_done : out STD_LOGIC;
    C_0_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    grp_buffer_func1_C7_fu_94_ap_start_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7 is
  signal \^c_0_address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_buffer_func1_C7_fu_94_ap_ready : STD_LOGIC;
  signal j_4_fu_295_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_4_reg_376 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_reg_266 : STD_LOGIC;
  signal \j_reg_266_reg_n_4_[0]\ : STD_LOGIC;
  signal \j_reg_266_reg_n_4_[1]\ : STD_LOGIC;
  signal \j_reg_266_reg_n_4_[2]\ : STD_LOGIC;
  signal \j_reg_266_reg_n_4_[3]\ : STD_LOGIC;
  signal \j_reg_266_reg_n_4_[4]\ : STD_LOGIC;
  signal k_10_7_fu_367_p2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_10_7_reg_492 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_10_7_reg_4920 : STD_LOGIC;
  signal k_reg_2770 : STD_LOGIC;
  signal newIndex_fu_305_p4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_28_fu_345_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tmp_28_reg_386[3]_i_1_n_4\ : STD_LOGIC;
  signal tmp_cast_reg_381_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair31";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \j_4_reg_376[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \j_4_reg_376[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \j_4_reg_376[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_4_reg_376[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \k_10_7_reg_492[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \k_10_7_reg_492[4]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_28_reg_386[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_28_reg_386[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_28_reg_386[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_28_reg_386[6]_i_1\ : label is "soft_lutpair36";
begin
  C_0_address0(6 downto 0) <= \^c_0_address0\(6 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_reg(6 downto 0) <= \^ram_reg\(6 downto 0);
\C_mid_2_addr_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(0),
      Q => ram_reg_0(0),
      R => '0'
    );
\C_mid_2_addr_reg_459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(1),
      Q => ram_reg_0(1),
      R => '0'
    );
\C_mid_2_addr_reg_459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(2),
      Q => ram_reg_0(2),
      R => '0'
    );
\C_mid_2_addr_reg_459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(3),
      Q => ram_reg_0(3),
      R => '0'
    );
\C_mid_2_addr_reg_459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(4),
      Q => ram_reg_0(4),
      R => '0'
    );
\C_mid_2_addr_reg_459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^ram_reg\(5),
      Q => ram_reg_0(5),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444474444"
    )
        port map (
      I0 => grp_buffer_func1_C7_fu_94_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_4_[0]\,
      I2 => \^q\(4),
      I3 => ap_CS_fsm_state3,
      I4 => grp_buffer_func1_C7_fu_94_ap_ready,
      I5 => \ap_CS_fsm[0]_i_2__0_n_4\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \ap_CS_fsm[0]_i_2__0_n_4\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => newIndex_fu_305_p4(1),
      I1 => newIndex_fu_305_p4(0),
      I2 => \^q\(2),
      I3 => grp_buffer_func1_C7_fu_94_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_buffer_func1_C7_fu_94_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_4_[0]\,
      I2 => grp_buffer_func1_C7_fu_94_ap_ready,
      O => grp_buffer_func1_C7_fu_94_ap_done
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(4),
      I1 => grp_buffer_func1_C7_fu_94_ap_ready,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_266_reg_n_4_[0]\,
      I2 => \j_reg_266_reg_n_4_[1]\,
      I3 => \j_reg_266_reg_n_4_[3]\,
      I4 => \j_reg_266_reg_n_4_[2]\,
      I5 => \j_reg_266_reg_n_4_[4]\,
      O => grp_buffer_func1_C7_fu_94_ap_ready
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(2),
      I1 => newIndex_fu_305_p4(0),
      I2 => newIndex_fu_305_p4(1),
      O => \ap_CS_fsm[6]_i_1__0_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__0_n_4\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
grp_buffer_func1_C7_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => kernel_2mm_U0_ap_start,
      I2 => ap_done_reg,
      I3 => grp_buffer_func1_C7_fu_94_ap_ready,
      I4 => grp_buffer_func1_C7_fu_94_ap_start_reg,
      O => grp_buffer_func1_C7_fu_94_ap_start_reg_reg
    );
\j_4_reg_376[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_266_reg_n_4_[0]\,
      O => j_4_fu_295_p2(0)
    );
\j_4_reg_376[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_266_reg_n_4_[0]\,
      I1 => \j_reg_266_reg_n_4_[1]\,
      O => j_4_fu_295_p2(1)
    );
\j_4_reg_376[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_266_reg_n_4_[0]\,
      I1 => \j_reg_266_reg_n_4_[1]\,
      I2 => \j_reg_266_reg_n_4_[2]\,
      O => j_4_fu_295_p2(2)
    );
\j_4_reg_376[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_266_reg_n_4_[1]\,
      I1 => \j_reg_266_reg_n_4_[0]\,
      I2 => \j_reg_266_reg_n_4_[2]\,
      I3 => \j_reg_266_reg_n_4_[3]\,
      O => j_4_fu_295_p2(3)
    );
\j_4_reg_376[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_266_reg_n_4_[2]\,
      I1 => \j_reg_266_reg_n_4_[0]\,
      I2 => \j_reg_266_reg_n_4_[1]\,
      I3 => \j_reg_266_reg_n_4_[3]\,
      I4 => \j_reg_266_reg_n_4_[4]\,
      O => j_4_fu_295_p2(4)
    );
\j_4_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => j_4_fu_295_p2(0),
      Q => j_4_reg_376(0),
      R => '0'
    );
\j_4_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => j_4_fu_295_p2(1),
      Q => j_4_reg_376(1),
      R => '0'
    );
\j_4_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => j_4_fu_295_p2(2),
      Q => j_4_reg_376(2),
      R => '0'
    );
\j_4_reg_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => j_4_fu_295_p2(3),
      Q => j_4_reg_376(3),
      R => '0'
    );
\j_4_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => j_4_fu_295_p2(4),
      Q => j_4_reg_376(4),
      R => '0'
    );
\j_reg_266[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => newIndex_fu_305_p4(1),
      I1 => newIndex_fu_305_p4(0),
      I2 => \^q\(2),
      I3 => grp_buffer_func1_C7_fu_94_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => j_reg_266
    );
\j_reg_266[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => newIndex_fu_305_p4(1),
      I1 => newIndex_fu_305_p4(0),
      I2 => \^q\(2),
      O => ap_NS_fsm1
    );
\j_reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_4_reg_376(0),
      Q => \j_reg_266_reg_n_4_[0]\,
      R => j_reg_266
    );
\j_reg_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_4_reg_376(1),
      Q => \j_reg_266_reg_n_4_[1]\,
      R => j_reg_266
    );
\j_reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_4_reg_376(2),
      Q => \j_reg_266_reg_n_4_[2]\,
      R => j_reg_266
    );
\j_reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_4_reg_376(3),
      Q => \j_reg_266_reg_n_4_[3]\,
      R => j_reg_266
    );
\j_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => j_4_reg_376(4),
      Q => \j_reg_266_reg_n_4_[4]\,
      R => j_reg_266
    );
\k_10_7_reg_492[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newIndex_fu_305_p4(0),
      O => k_10_7_fu_367_p2(3)
    );
\k_10_7_reg_492[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(2),
      I1 => newIndex_fu_305_p4(1),
      I2 => newIndex_fu_305_p4(0),
      O => k_10_7_reg_4920
    );
\k_10_7_reg_492[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newIndex_fu_305_p4(0),
      I1 => newIndex_fu_305_p4(1),
      O => k_10_7_fu_367_p2(4)
    );
\k_10_7_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_10_7_reg_4920,
      D => k_10_7_fu_367_p2(3),
      Q => k_10_7_reg_492(3),
      R => '0'
    );
\k_10_7_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_10_7_reg_4920,
      D => k_10_7_fu_367_p2(4),
      Q => k_10_7_reg_492(4),
      R => '0'
    );
\k_reg_277[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \j_reg_266_reg_n_4_[0]\,
      I2 => \j_reg_266_reg_n_4_[1]\,
      I3 => \j_reg_266_reg_n_4_[3]\,
      I4 => \j_reg_266_reg_n_4_[2]\,
      I5 => \j_reg_266_reg_n_4_[4]\,
      O => k_reg_2770
    );
\k_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => k_10_7_reg_492(3),
      Q => newIndex_fu_305_p4(0),
      R => k_reg_2770
    );
\k_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => k_10_7_reg_492(4),
      Q => newIndex_fu_305_p4(1),
      R => k_reg_2770
    );
\tmp_28_reg_386[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast_reg_381_reg(3),
      I1 => newIndex_fu_305_p4(0),
      O => \tmp_28_reg_386[3]_i_1_n_4\
    );
\tmp_28_reg_386[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => newIndex_fu_305_p4(0),
      I1 => tmp_cast_reg_381_reg(3),
      I2 => newIndex_fu_305_p4(1),
      I3 => tmp_cast_reg_381_reg(4),
      O => tmp_28_fu_345_p2(4)
    );
\tmp_28_reg_386[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E30"
    )
        port map (
      I0 => tmp_cast_reg_381_reg(3),
      I1 => tmp_cast_reg_381_reg(4),
      I2 => newIndex_fu_305_p4(1),
      I3 => newIndex_fu_305_p4(0),
      O => tmp_28_fu_345_p2(5)
    );
\tmp_28_reg_386[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => tmp_cast_reg_381_reg(4),
      I1 => newIndex_fu_305_p4(0),
      I2 => newIndex_fu_305_p4(1),
      O => tmp_28_fu_345_p2(6)
    );
\tmp_28_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_cast_reg_381_reg(0),
      Q => \^c_0_address0\(0),
      R => '0'
    );
\tmp_28_reg_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_cast_reg_381_reg(1),
      Q => \^c_0_address0\(1),
      R => '0'
    );
\tmp_28_reg_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_cast_reg_381_reg(2),
      Q => \^c_0_address0\(2),
      R => '0'
    );
\tmp_28_reg_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_28_reg_386[3]_i_1_n_4\,
      Q => \^c_0_address0\(3),
      R => '0'
    );
\tmp_28_reg_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_28_fu_345_p2(4),
      Q => \^c_0_address0\(4),
      R => '0'
    );
\tmp_28_reg_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_28_fu_345_p2(5),
      Q => \^c_0_address0\(5),
      R => '0'
    );
\tmp_28_reg_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_28_fu_345_p2(6),
      Q => \^c_0_address0\(6),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(0),
      Q => \^ram_reg\(0),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(1),
      Q => \^ram_reg\(1),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(2),
      Q => \^ram_reg\(2),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(3),
      Q => \^ram_reg\(3),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(4),
      Q => \^ram_reg\(4),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(5),
      Q => \^ram_reg\(5),
      R => '0'
    );
\tmp_70_cast_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^c_0_address0\(6),
      Q => \^ram_reg\(6),
      R => '0'
    );
\tmp_cast_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_reg_2770,
      D => \j_reg_266_reg_n_4_[0]\,
      Q => tmp_cast_reg_381_reg(0),
      R => '0'
    );
\tmp_cast_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_reg_2770,
      D => \j_reg_266_reg_n_4_[1]\,
      Q => tmp_cast_reg_381_reg(1),
      R => '0'
    );
\tmp_cast_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_reg_2770,
      D => \j_reg_266_reg_n_4_[2]\,
      Q => tmp_cast_reg_381_reg(2),
      R => '0'
    );
\tmp_cast_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_reg_2770,
      D => \j_reg_266_reg_n_4_[3]\,
      Q => tmp_cast_reg_381_reg(3),
      R => '0'
    );
\tmp_cast_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_reg_2770,
      D => \j_reg_266_reg_n_4_[4]\,
      Q => tmp_cast_reg_381_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_66_cast_reg_159_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_buffer_func1_D6_fu_130_ap_start_reg_reg : out STD_LOGIC;
    grp_buffer_func1_D6_fu_130_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    grp_buffer_func1_D6_fu_130_ap_start_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_buffer_func1_D6_fu_130_ap_ready : STD_LOGIC;
  signal i_3_fu_80_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_3_reg_141 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_reg_52 : STD_LOGIC;
  signal j_3_fu_118_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_3_reg_154 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_reg_63 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal j_reg_630 : STD_LOGIC;
  signal \ram_reg_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_6_n_4 : STD_LOGIC;
  signal ram_reg_i_7_n_4 : STD_LOGIC;
  signal tmp_24_fu_106_p2 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal tmp_24_reg_146 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \tmp_24_reg_146[8]_i_1_n_4\ : STD_LOGIC;
  signal tmp_66_cast_reg_1590 : STD_LOGIC;
  signal \^tmp_66_cast_reg_159_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_fu_86_p3 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \NLW_ram_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6\ : label is "soft_lutpair41";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \i_3_reg_141[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i_3_reg_141[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i_3_reg_141[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i_3_reg_141[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \j_3_reg_154[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \j_3_reg_154[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \j_3_reg_154[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \j_3_reg_154[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_24_reg_146[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_24_reg_146[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_24_reg_146[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_24_reg_146[8]_i_1\ : label is "soft_lutpair38";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \tmp_66_cast_reg_159_reg[2]_0\(2 downto 0) <= \^tmp_66_cast_reg_159_reg[2]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => grp_buffer_func1_D6_fu_130_ap_start_reg,
      I2 => grp_buffer_func1_D6_fu_130_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => grp_buffer_func1_D6_fu_130_ap_start_reg,
      I2 => ap_NS_fsm1,
      I3 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_buffer_func1_D6_fu_130_ap_ready,
      I1 => grp_buffer_func1_D6_fu_130_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_4_[0]\,
      O => grp_buffer_func1_D6_fu_130_ap_done
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_buffer_func1_D6_fu_130_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => \^q\(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      I1 => tmp_fu_86_p3(8),
      I2 => tmp_fu_86_p3(6),
      I3 => tmp_fu_86_p3(7),
      I4 => tmp_fu_86_p3(9),
      I5 => ap_CS_fsm_state2,
      O => grp_buffer_func1_D6_fu_130_ap_ready
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => j_reg_63(4),
      I2 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      I3 => j_reg_63(3),
      I4 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I5 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      O => \ap_CS_fsm[3]_i_1__0_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__0_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
grp_buffer_func1_D6_fu_130_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => kernel_2mm_U0_ap_start,
      I2 => ap_done_reg,
      I3 => grp_buffer_func1_D6_fu_130_ap_ready,
      I4 => grp_buffer_func1_D6_fu_130_ap_start_reg,
      O => grp_buffer_func1_D6_fu_130_ap_start_reg_reg
    );
\i_3_reg_141[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      O => i_3_fu_80_p2(0)
    );
\i_3_reg_141[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      I1 => tmp_fu_86_p3(6),
      O => i_3_fu_80_p2(1)
    );
\i_3_reg_141[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      I1 => tmp_fu_86_p3(6),
      I2 => tmp_fu_86_p3(7),
      O => i_3_fu_80_p2(2)
    );
\i_3_reg_141[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_fu_86_p3(6),
      I1 => tmp_fu_86_p3(5),
      I2 => tmp_fu_86_p3(7),
      I3 => tmp_fu_86_p3(8),
      O => i_3_fu_80_p2(3)
    );
\i_3_reg_141[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_fu_86_p3(7),
      I1 => tmp_fu_86_p3(5),
      I2 => tmp_fu_86_p3(6),
      I3 => tmp_fu_86_p3(8),
      I4 => tmp_fu_86_p3(9),
      O => i_3_fu_80_p2(4)
    );
\i_3_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_80_p2(0),
      Q => i_3_reg_141(0),
      R => '0'
    );
\i_3_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_80_p2(1),
      Q => i_3_reg_141(1),
      R => '0'
    );
\i_3_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_80_p2(2),
      Q => i_3_reg_141(2),
      R => '0'
    );
\i_3_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_80_p2(3),
      Q => i_3_reg_141(3),
      R => '0'
    );
\i_3_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_3_fu_80_p2(4),
      Q => i_3_reg_141(4),
      R => '0'
    );
\i_reg_52[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_buffer_func1_D6_fu_130_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_4_[0]\,
      I2 => ap_NS_fsm1,
      O => i_reg_52
    );
\i_reg_52[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I2 => j_reg_63(3),
      I3 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      I4 => j_reg_63(4),
      I5 => \^q\(0),
      O => ap_NS_fsm1
    );
\i_reg_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_3_reg_141(0),
      Q => tmp_fu_86_p3(5),
      R => i_reg_52
    );
\i_reg_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_3_reg_141(1),
      Q => tmp_fu_86_p3(6),
      R => i_reg_52
    );
\i_reg_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_3_reg_141(2),
      Q => tmp_fu_86_p3(7),
      R => i_reg_52
    );
\i_reg_52_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_3_reg_141(3),
      Q => tmp_fu_86_p3(8),
      R => i_reg_52
    );
\i_reg_52_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_3_reg_141(4),
      Q => tmp_fu_86_p3(9),
      R => i_reg_52
    );
\j_3_reg_154[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      O => j_3_fu_118_p2(0)
    );
\j_3_reg_154[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      O => j_3_fu_118_p2(1)
    );
\j_3_reg_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I2 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      O => j_3_fu_118_p2(2)
    );
\j_3_reg_154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I2 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      I3 => j_reg_63(3),
      O => j_3_fu_118_p2(3)
    );
\j_3_reg_154[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I2 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I3 => j_reg_63(3),
      I4 => j_reg_63(4),
      O => j_3_fu_118_p2(4)
    );
\j_3_reg_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => j_3_fu_118_p2(0),
      Q => j_3_reg_154(0),
      R => '0'
    );
\j_3_reg_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => j_3_fu_118_p2(1),
      Q => j_3_reg_154(1),
      R => '0'
    );
\j_3_reg_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => j_3_fu_118_p2(2),
      Q => j_3_reg_154(2),
      R => '0'
    );
\j_3_reg_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => j_3_fu_118_p2(3),
      Q => j_3_reg_154(3),
      R => '0'
    );
\j_3_reg_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => j_3_fu_118_p2(4),
      Q => j_3_reg_154(4),
      R => '0'
    );
\j_reg_63[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_fu_86_p3(5),
      I2 => tmp_fu_86_p3(8),
      I3 => tmp_fu_86_p3(6),
      I4 => tmp_fu_86_p3(7),
      I5 => tmp_fu_86_p3(9),
      O => j_reg_630
    );
\j_reg_63_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => j_3_reg_154(0),
      Q => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      R => j_reg_630
    );
\j_reg_63_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => j_3_reg_154(1),
      Q => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      R => j_reg_630
    );
\j_reg_63_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => j_3_reg_154(2),
      Q => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      R => j_reg_630
    );
\j_reg_63_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => j_3_reg_154(3),
      Q => j_reg_63(3),
      R => j_reg_630
    );
\j_reg_63_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => j_3_reg_154(4),
      Q => j_reg_63(4),
      R => j_reg_630
    );
\ram_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_3__1_n_4\,
      CO(3 downto 1) => \NLW_ram_reg_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_i_2__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp_24_reg_146(8 downto 7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_3__1_n_4\,
      CO(2) => \ram_reg_i_3__1_n_5\,
      CO(1) => \ram_reg_i_3__1_n_6\,
      CO(0) => \ram_reg_i_3__1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_24_reg_146(4 downto 3),
      O(3 downto 1) => \^d\(3 downto 1),
      O(0) => \NLW_ram_reg_i_3__1_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_24_reg_146(6 downto 5),
      S(1) => ram_reg_i_6_n_4,
      S(0) => ram_reg_i_7_n_4
    );
ram_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_24_reg_146(3),
      I1 => j_reg_63(3),
      O => \^d\(0)
    );
ram_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_24_reg_146(4),
      I1 => j_reg_63(4),
      O => ram_reg_i_6_n_4
    );
ram_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_24_reg_146(3),
      I1 => j_reg_63(3),
      O => ram_reg_i_7_n_4
    );
\tmp_24_reg_146[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_fu_86_p3(6),
      I1 => tmp_fu_86_p3(7),
      I2 => tmp_fu_86_p3(5),
      O => tmp_24_fu_106_p2(5)
    );
\tmp_24_reg_146[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      I1 => tmp_fu_86_p3(7),
      I2 => tmp_fu_86_p3(8),
      I3 => tmp_fu_86_p3(6),
      O => tmp_24_fu_106_p2(6)
    );
\tmp_24_reg_146[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C8F70"
    )
        port map (
      I0 => tmp_fu_86_p3(5),
      I1 => tmp_fu_86_p3(6),
      I2 => tmp_fu_86_p3(8),
      I3 => tmp_fu_86_p3(9),
      I4 => tmp_fu_86_p3(7),
      O => tmp_24_fu_106_p2(7)
    );
\tmp_24_reg_146[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_fu_86_p3(6),
      I1 => tmp_fu_86_p3(5),
      I2 => tmp_fu_86_p3(7),
      I3 => tmp_fu_86_p3(9),
      I4 => tmp_fu_86_p3(8),
      O => \tmp_24_reg_146[8]_i_1_n_4\
    );
\tmp_24_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => tmp_fu_86_p3(5),
      Q => tmp_24_reg_146(3),
      R => '0'
    );
\tmp_24_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => i_3_fu_80_p2(1),
      Q => tmp_24_reg_146(4),
      R => '0'
    );
\tmp_24_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => tmp_24_fu_106_p2(5),
      Q => tmp_24_reg_146(5),
      R => '0'
    );
\tmp_24_reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => tmp_24_fu_106_p2(6),
      Q => tmp_24_reg_146(6),
      R => '0'
    );
\tmp_24_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => tmp_24_fu_106_p2(7),
      Q => tmp_24_reg_146(7),
      R => '0'
    );
\tmp_24_reg_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_630,
      D => \tmp_24_reg_146[8]_i_1_n_4\,
      Q => tmp_24_reg_146(8),
      R => '0'
    );
\tmp_66_cast_reg_159[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      I2 => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      I3 => j_reg_63(3),
      I4 => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      I5 => j_reg_63(4),
      O => tmp_66_cast_reg_1590
    );
\tmp_66_cast_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^tmp_66_cast_reg_159_reg[2]_0\(0),
      Q => ram_reg(0),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^tmp_66_cast_reg_159_reg[2]_0\(1),
      Q => ram_reg(1),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^tmp_66_cast_reg_159_reg[2]_0\(2),
      Q => ram_reg(2),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(0),
      Q => ram_reg(3),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(1),
      Q => ram_reg(4),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(2),
      Q => ram_reg(5),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(3),
      Q => ram_reg(6),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(4),
      Q => ram_reg(7),
      R => '0'
    );
\tmp_66_cast_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_66_cast_reg_1590,
      D => \^d\(5),
      Q => ram_reg(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\D_output_AXI_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][2]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][2]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram is
  port (
    \buff1_reg_i_1__1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    func15_U0_C_mid_1_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_1_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_1_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \buff1_reg_i_1__1\(15 downto 0),
      DOBDO(15 downto 1) => D(14 downto 0),
      DOBDO(0) => \buff1_reg_i_1__1\(16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => C_3_ce0,
      WEBWE(2) => C_3_ce0,
      WEBWE(1) => C_3_ce0,
      WEBWE(0) => C_3_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73 is
  port (
    \buff1_reg_i_1__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    func15_U0_C_mid_0_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73 : entity is "kernel_2mm_C_mid_0_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_0_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_0_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \buff1_reg_i_1__0\(15 downto 0),
      DOBDO(15 downto 1) => D(14 downto 0),
      DOBDO(0) => \buff1_reg_i_1__0\(16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => C_3_ce0,
      WEBWE(2) => C_3_ce0,
      WEBWE(1) => C_3_ce0,
      WEBWE(0) => C_3_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_load_reg_758_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \tmp_1_load_reg_758_reg[31]\(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_1_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[4]\(0),
      WEA(2) => \ap_CS_fsm_reg[4]\(0),
      WEA(1) => \ap_CS_fsm_reg[4]\(0),
      WEA(0) => \ap_CS_fsm_reg[4]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_0_load_reg_748_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => \tmp_0_load_reg_748_reg[31]\(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_1_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[4]\(0),
      WEA(2) => \ap_CS_fsm_reg[4]\(0),
      WEA(1) => \ap_CS_fsm_reg[4]\(0),
      WEA(0) => \ap_CS_fsm_reg[4]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_7_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_7_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_7_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_6_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_6_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_6_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_5_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_5_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_5_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_4_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_4_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_4_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_3_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_3_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_3_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_2_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71 : entity is "kernel_2mm_C_mid_2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => func15_U0_C_mid_2_d0(15 downto 0),
      DIBDI(15 downto 0) => func15_U0_C_mid_2_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(2) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(1) => \ap_CS_fsm_reg[7]\(0),
      WEBWE(0) => \ap_CS_fsm_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram is
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_34 : STD_LOGIC;
  signal ram_reg_n_35 : STD_LOGIC;
  signal ram_reg_n_36 : STD_LOGIC;
  signal ram_reg_n_37 : STD_LOGIC;
  signal ram_reg_n_38 : STD_LOGIC;
  signal ram_reg_n_39 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => ram_reg_0(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => ram_reg_n_8,
      DOADO(30) => ram_reg_n_9,
      DOADO(29) => ram_reg_n_10,
      DOADO(28) => ram_reg_n_11,
      DOADO(27) => ram_reg_n_12,
      DOADO(26) => ram_reg_n_13,
      DOADO(25) => ram_reg_n_14,
      DOADO(24) => ram_reg_n_15,
      DOADO(23) => ram_reg_n_16,
      DOADO(22) => ram_reg_n_17,
      DOADO(21) => ram_reg_n_18,
      DOADO(20) => ram_reg_n_19,
      DOADO(19) => ram_reg_n_20,
      DOADO(18) => ram_reg_n_21,
      DOADO(17) => ram_reg_n_22,
      DOADO(16) => ram_reg_n_23,
      DOADO(15) => ram_reg_n_24,
      DOADO(14) => ram_reg_n_25,
      DOADO(13) => ram_reg_n_26,
      DOADO(12) => ram_reg_n_27,
      DOADO(11) => ram_reg_n_28,
      DOADO(10) => ram_reg_n_29,
      DOADO(9) => ram_reg_n_30,
      DOADO(8) => ram_reg_n_31,
      DOADO(7) => ram_reg_n_32,
      DOADO(6) => ram_reg_n_33,
      DOADO(5) => ram_reg_n_34,
      DOADO(4) => ram_reg_n_35,
      DOADO(3) => ram_reg_n_36,
      DOADO(2) => ram_reg_n_37,
      DOADO(1) => ram_reg_n_38,
      DOADO(0) => ram_reg_n_39,
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => Q(0),
      ENBWREN => \ap_CS_fsm_reg[3]\(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \ap_CS_fsm_reg[3]\(1),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29 : entity is "kernel_2mm_tmp_mig8j_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[2]\(0),
      WEA(2) => \ap_CS_fsm_reg[2]\(0),
      WEA(1) => \ap_CS_fsm_reg[2]\(0),
      WEA(0) => \ap_CS_fsm_reg[2]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31 : entity is "kernel_2mm_tmp_mig8j_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[2]\(0),
      WEA(2) => \ap_CS_fsm_reg[2]\(0),
      WEA(1) => \ap_CS_fsm_reg[2]\(0),
      WEA(0) => \ap_CS_fsm_reg[2]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33 : entity is "kernel_2mm_tmp_mig8j_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[2]\(0),
      WEA(2) => \ap_CS_fsm_reg[2]\(0),
      WEA(1) => \ap_CS_fsm_reg[2]\(0),
      WEA(0) => \ap_CS_fsm_reg[2]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35 : entity is "kernel_2mm_tmp_mig8j_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[2]\(0),
      WEA(2) => \ap_CS_fsm_reg[2]\(0),
      WEA(1) => \ap_CS_fsm_reg[2]\(0),
      WEA(0) => \ap_CS_fsm_reg[2]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37 : entity is "kernel_2mm_tmp_mig8j_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => func15_U0_tmp_7_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \ap_CS_fsm_reg[2]\(0),
      WEA(2) => \ap_CS_fsm_reg[2]\(0),
      WEA(1) => \ap_CS_fsm_reg[2]\(0),
      WEA(0) => \ap_CS_fsm_reg[2]\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0 is
  port (
    \tmp2_reg_710_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B_1_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0 is
  signal buff1_reg_n_10 : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_11 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_12 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_13 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_14 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_15 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_16 : STD_LOGIC;
  signal buff1_reg_n_17 : STD_LOGIC;
  signal buff1_reg_n_18 : STD_LOGIC;
  signal buff1_reg_n_19 : STD_LOGIC;
  signal buff1_reg_n_20 : STD_LOGIC;
  signal buff1_reg_n_21 : STD_LOGIC;
  signal buff1_reg_n_22 : STD_LOGIC;
  signal buff1_reg_n_23 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => B_1_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => buff1_reg_n_10,
      BCOUT(16) => buff1_reg_n_11,
      BCOUT(15) => buff1_reg_n_12,
      BCOUT(14) => buff1_reg_n_13,
      BCOUT(13) => buff1_reg_n_14,
      BCOUT(12) => buff1_reg_n_15,
      BCOUT(11) => buff1_reg_n_16,
      BCOUT(10) => buff1_reg_n_17,
      BCOUT(9) => buff1_reg_n_18,
      BCOUT(8) => buff1_reg_n_19,
      BCOUT(7) => buff1_reg_n_20,
      BCOUT(6) => buff1_reg_n_21,
      BCOUT(5) => buff1_reg_n_22,
      BCOUT(4) => buff1_reg_n_23,
      BCOUT(3) => buff1_reg_n_24,
      BCOUT(2) => buff1_reg_n_25,
      BCOUT(1) => buff1_reg_n_26,
      BCOUT(0) => buff1_reg_n_27,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_62,
      P(46) => buff1_reg_n_63,
      P(45) => buff1_reg_n_64,
      P(44) => buff1_reg_n_65,
      P(43) => buff1_reg_n_66,
      P(42) => buff1_reg_n_67,
      P(41) => buff1_reg_n_68,
      P(40) => buff1_reg_n_69,
      P(39) => buff1_reg_n_70,
      P(38) => buff1_reg_n_71,
      P(37) => buff1_reg_n_72,
      P(36) => buff1_reg_n_73,
      P(35) => buff1_reg_n_74,
      P(34) => buff1_reg_n_75,
      P(33) => buff1_reg_n_76,
      P(32) => buff1_reg_n_77,
      P(31) => buff1_reg_n_78,
      P(30) => buff1_reg_n_79,
      P(29) => buff1_reg_n_80,
      P(28) => buff1_reg_n_81,
      P(27) => buff1_reg_n_82,
      P(26) => buff1_reg_n_83,
      P(25) => buff1_reg_n_84,
      P(24) => buff1_reg_n_85,
      P(23) => buff1_reg_n_86,
      P(22) => buff1_reg_n_87,
      P(21) => buff1_reg_n_88,
      P(20) => buff1_reg_n_89,
      P(19) => buff1_reg_n_90,
      P(18) => buff1_reg_n_91,
      P(17) => buff1_reg_n_92,
      P(16) => buff1_reg_n_93,
      P(15) => buff1_reg_n_94,
      P(14) => buff1_reg_n_95,
      P(13) => buff1_reg_n_96,
      P(12) => buff1_reg_n_97,
      P(11) => buff1_reg_n_98,
      P(10) => buff1_reg_n_99,
      P(9) => buff1_reg_n_100,
      P(8) => buff1_reg_n_101,
      P(7) => buff1_reg_n_102,
      P(6) => buff1_reg_n_103,
      P(5) => buff1_reg_n_104,
      P(4) => buff1_reg_n_105,
      P(3) => buff1_reg_n_106,
      P(2) => buff1_reg_n_107,
      P(1) => buff1_reg_n_108,
      P(0) => buff1_reg_n_109,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ram_reg(14),
      A(28) => ram_reg(14),
      A(27) => ram_reg(14),
      A(26) => ram_reg(14),
      A(25) => ram_reg(14),
      A(24) => ram_reg(14),
      A(23) => ram_reg(14),
      A(22) => ram_reg(14),
      A(21) => ram_reg(14),
      A(20) => ram_reg(14),
      A(19) => ram_reg(14),
      A(18) => ram_reg(14),
      A(17) => ram_reg(14),
      A(16) => ram_reg(14),
      A(15) => ram_reg(14),
      A(14 downto 0) => ram_reg(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => buff1_reg_n_10,
      BCIN(16) => buff1_reg_n_11,
      BCIN(15) => buff1_reg_n_12,
      BCIN(14) => buff1_reg_n_13,
      BCIN(13) => buff1_reg_n_14,
      BCIN(12) => buff1_reg_n_15,
      BCIN(11) => buff1_reg_n_16,
      BCIN(10) => buff1_reg_n_17,
      BCIN(9) => buff1_reg_n_18,
      BCIN(8) => buff1_reg_n_19,
      BCIN(7) => buff1_reg_n_20,
      BCIN(6) => buff1_reg_n_21,
      BCIN(5) => buff1_reg_n_22,
      BCIN(4) => buff1_reg_n_23,
      BCIN(3) => buff1_reg_n_24,
      BCIN(2) => buff1_reg_n_25,
      BCIN(1) => buff1_reg_n_26,
      BCIN(0) => buff1_reg_n_27,
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => \tmp2_reg_710_reg[31]\(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_109,
      Q => \tmp2_reg_710_reg[31]\(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_99,
      Q => \tmp2_reg_710_reg[31]\(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_98,
      Q => \tmp2_reg_710_reg[31]\(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_97,
      Q => \tmp2_reg_710_reg[31]\(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_96,
      Q => \tmp2_reg_710_reg[31]\(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_95,
      Q => \tmp2_reg_710_reg[31]\(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_94,
      Q => \tmp2_reg_710_reg[31]\(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_93,
      Q => \tmp2_reg_710_reg[31]\(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_108,
      Q => \tmp2_reg_710_reg[31]\(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_107,
      Q => \tmp2_reg_710_reg[31]\(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_106,
      Q => \tmp2_reg_710_reg[31]\(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_105,
      Q => \tmp2_reg_710_reg[31]\(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_104,
      Q => \tmp2_reg_710_reg[31]\(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_103,
      Q => \tmp2_reg_710_reg[31]\(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_102,
      Q => \tmp2_reg_710_reg[31]\(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_101,
      Q => \tmp2_reg_710_reg[31]\(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_100,
      Q => \tmp2_reg_710_reg[31]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59 is
  port (
    buff1_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59 : entity is "kernel_2mm_wrappebkb_MulnS_0";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59 is
  signal buff1_reg_n_10 : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_11 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_12 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_13 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_14 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_15 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_16 : STD_LOGIC;
  signal buff1_reg_n_17 : STD_LOGIC;
  signal buff1_reg_n_18 : STD_LOGIC;
  signal buff1_reg_n_19 : STD_LOGIC;
  signal buff1_reg_n_20 : STD_LOGIC;
  signal buff1_reg_n_21 : STD_LOGIC;
  signal buff1_reg_n_22 : STD_LOGIC;
  signal buff1_reg_n_23 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => B_0_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001111011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => buff1_reg_n_10,
      BCOUT(16) => buff1_reg_n_11,
      BCOUT(15) => buff1_reg_n_12,
      BCOUT(14) => buff1_reg_n_13,
      BCOUT(13) => buff1_reg_n_14,
      BCOUT(12) => buff1_reg_n_15,
      BCOUT(11) => buff1_reg_n_16,
      BCOUT(10) => buff1_reg_n_17,
      BCOUT(9) => buff1_reg_n_18,
      BCOUT(8) => buff1_reg_n_19,
      BCOUT(7) => buff1_reg_n_20,
      BCOUT(6) => buff1_reg_n_21,
      BCOUT(5) => buff1_reg_n_22,
      BCOUT(4) => buff1_reg_n_23,
      BCOUT(3) => buff1_reg_n_24,
      BCOUT(2) => buff1_reg_n_25,
      BCOUT(1) => buff1_reg_n_26,
      BCOUT(0) => buff1_reg_n_27,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_62,
      P(46) => buff1_reg_n_63,
      P(45) => buff1_reg_n_64,
      P(44) => buff1_reg_n_65,
      P(43) => buff1_reg_n_66,
      P(42) => buff1_reg_n_67,
      P(41) => buff1_reg_n_68,
      P(40) => buff1_reg_n_69,
      P(39) => buff1_reg_n_70,
      P(38) => buff1_reg_n_71,
      P(37) => buff1_reg_n_72,
      P(36) => buff1_reg_n_73,
      P(35) => buff1_reg_n_74,
      P(34) => buff1_reg_n_75,
      P(33) => buff1_reg_n_76,
      P(32) => buff1_reg_n_77,
      P(31) => buff1_reg_n_78,
      P(30) => buff1_reg_n_79,
      P(29) => buff1_reg_n_80,
      P(28) => buff1_reg_n_81,
      P(27) => buff1_reg_n_82,
      P(26) => buff1_reg_n_83,
      P(25) => buff1_reg_n_84,
      P(24) => buff1_reg_n_85,
      P(23) => buff1_reg_n_86,
      P(22) => buff1_reg_n_87,
      P(21) => buff1_reg_n_88,
      P(20) => buff1_reg_n_89,
      P(19) => buff1_reg_n_90,
      P(18) => buff1_reg_n_91,
      P(17) => buff1_reg_n_92,
      P(16) => buff1_reg_n_93,
      P(15) => buff1_reg_n_94,
      P(14) => buff1_reg_n_95,
      P(13) => buff1_reg_n_96,
      P(12) => buff1_reg_n_97,
      P(11) => buff1_reg_n_98,
      P(10) => buff1_reg_n_99,
      P(9) => buff1_reg_n_100,
      P(8) => buff1_reg_n_101,
      P(7) => buff1_reg_n_102,
      P(6) => buff1_reg_n_103,
      P(5) => buff1_reg_n_104,
      P(4) => buff1_reg_n_105,
      P(3) => buff1_reg_n_106,
      P(2) => buff1_reg_n_107,
      P(1) => buff1_reg_n_108,
      P(0) => buff1_reg_n_109,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ram_reg(14),
      A(28) => ram_reg(14),
      A(27) => ram_reg(14),
      A(26) => ram_reg(14),
      A(25) => ram_reg(14),
      A(24) => ram_reg(14),
      A(23) => ram_reg(14),
      A(22) => ram_reg(14),
      A(21) => ram_reg(14),
      A(20) => ram_reg(14),
      A(19) => ram_reg(14),
      A(18) => ram_reg(14),
      A(17) => ram_reg(14),
      A(16) => ram_reg(14),
      A(15) => ram_reg(14),
      A(14 downto 0) => ram_reg(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => buff1_reg_n_10,
      BCIN(16) => buff1_reg_n_11,
      BCIN(15) => buff1_reg_n_12,
      BCIN(14) => buff1_reg_n_13,
      BCIN(13) => buff1_reg_n_14,
      BCIN(12) => buff1_reg_n_15,
      BCIN(11) => buff1_reg_n_16,
      BCIN(10) => buff1_reg_n_17,
      BCIN(9) => buff1_reg_n_18,
      BCIN(8) => buff1_reg_n_19,
      BCIN(7) => buff1_reg_n_20,
      BCIN(6) => buff1_reg_n_21,
      BCIN(5) => buff1_reg_n_22,
      BCIN(4) => buff1_reg_n_23,
      BCIN(3) => buff1_reg_n_24,
      BCIN(2) => buff1_reg_n_25,
      BCIN(1) => buff1_reg_n_26,
      BCIN(0) => buff1_reg_n_27,
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => buff1_reg_0(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_109,
      Q => buff1_reg_0(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_99,
      Q => buff1_reg_0(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_98,
      Q => buff1_reg_0(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_97,
      Q => buff1_reg_0(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_96,
      Q => buff1_reg_0(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_95,
      Q => buff1_reg_0(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_94,
      Q => buff1_reg_0(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_93,
      Q => buff1_reg_0(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_108,
      Q => buff1_reg_0(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_107,
      Q => buff1_reg_0(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_106,
      Q => buff1_reg_0(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_105,
      Q => buff1_reg_0(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_104,
      Q => buff1_reg_0(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_103,
      Q => buff1_reg_0(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_102,
      Q => buff1_reg_0(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_101,
      Q => buff1_reg_0(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_100,
      Q => buff1_reg_0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_5_load_reg_872_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__3\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__5\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__4\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_5_load_reg_872_reg[31]\(14),
      B(16) => \tmp_5_load_reg_872_reg[31]\(14),
      B(15) => \tmp_5_load_reg_872_reg[31]\(14),
      B(14 downto 0) => \tmp_5_load_reg_872_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_4_load_reg_862_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__4\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__6\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_4_load_reg_862_reg[31]\(14),
      B(16) => \tmp_4_load_reg_862_reg[31]\(14),
      B(15) => \tmp_4_load_reg_862_reg[31]\(14),
      B(14 downto 0) => \tmp_4_load_reg_862_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_3_load_reg_852_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__3\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_3_load_reg_852_reg[31]\(14),
      B(16) => \tmp_3_load_reg_852_reg[31]\(14),
      B(15) => \tmp_3_load_reg_852_reg[31]\(14),
      B(14 downto 0) => \tmp_3_load_reg_852_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_2_load_reg_842_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__4\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__3\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_2_load_reg_842_reg[31]\(14),
      B(16) => \tmp_2_load_reg_842_reg[31]\(14),
      B(15) => \tmp_2_load_reg_842_reg[31]\(14),
      B(14 downto 0) => \tmp_2_load_reg_842_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_7_load_reg_832_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__7\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__6\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_7_load_reg_832_reg[31]\(14),
      B(16) => \tmp_7_load_reg_832_reg[31]\(14),
      B(15) => \tmp_7_load_reg_832_reg[31]\(14),
      B(14 downto 0) => \tmp_7_load_reg_832_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_6_load_reg_822_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__6\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__8\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__7\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_6_load_reg_822_reg[31]\(14),
      B(16) => \tmp_6_load_reg_822_reg[31]\(14),
      B(15) => \tmp_6_load_reg_822_reg[31]\(14),
      B(14 downto 0) => \tmp_6_load_reg_822_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_1_load_reg_763_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff0_reg_i_18__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__2\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \C_1_load_reg_763_reg[31]\(14),
      B(16) => \C_1_load_reg_763_reg[31]\(14),
      B(15) => \C_1_load_reg_763_reg[31]\(14),
      B(14 downto 0) => \C_1_load_reg_763_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff0_reg_i_18 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_0_load_reg_753_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff0_reg_i_18(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \buff0_reg_i_1__1\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \C_0_load_reg_753_reg[31]\(14),
      B(16) => \C_0_load_reg_753_reg[31]\(14),
      B(15) => \C_0_load_reg_753_reg[31]\(14),
      B(14 downto 0) => \C_0_load_reg_753_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff2_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_1_load_reg_715_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp2_reg_710_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff2_reg[16]_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \buff2_reg[16]_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \A_1_load_reg_715_reg[31]\(31),
      B(16) => \A_1_load_reg_715_reg[31]\(31),
      B(15) => \A_1_load_reg_715_reg[31]\(31),
      B(14 downto 0) => \A_1_load_reg_715_reg[31]\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \A_1_load_reg_715_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp2_reg_710_reg[31]\(14),
      B(16) => \tmp2_reg_710_reg[31]\(14),
      B(15) => \tmp2_reg_710_reg[31]\(14),
      B(14 downto 0) => \tmp2_reg_710_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_0_load_reg_705_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp1_reg_700_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58 : entity is "kernel_2mm_wrappecud_MulnS_1";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58 is
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_157 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal \buff1_reg_n_4_[0]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[10]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[11]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[12]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[13]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[14]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[15]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[16]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[1]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[2]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[3]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[4]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[5]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[6]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[7]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[8]\ : STD_LOGIC;
  signal \buff1_reg_n_4_[9]\ : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A_0_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => buff2_reg_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_62,
      P(46) => buff0_reg_n_63,
      P(45) => buff0_reg_n_64,
      P(44) => buff0_reg_n_65,
      P(43) => buff0_reg_n_66,
      P(42) => buff0_reg_n_67,
      P(41) => buff0_reg_n_68,
      P(40) => buff0_reg_n_69,
      P(39) => buff0_reg_n_70,
      P(38) => buff0_reg_n_71,
      P(37) => buff0_reg_n_72,
      P(36) => buff0_reg_n_73,
      P(35) => buff0_reg_n_74,
      P(34) => buff0_reg_n_75,
      P(33) => buff0_reg_n_76,
      P(32) => buff0_reg_n_77,
      P(31) => buff0_reg_n_78,
      P(30) => buff0_reg_n_79,
      P(29) => buff0_reg_n_80,
      P(28) => buff0_reg_n_81,
      P(27) => buff0_reg_n_82,
      P(26) => buff0_reg_n_83,
      P(25) => buff0_reg_n_84,
      P(24) => buff0_reg_n_85,
      P(23) => buff0_reg_n_86,
      P(22) => buff0_reg_n_87,
      P(21) => buff0_reg_n_88,
      P(20) => buff0_reg_n_89,
      P(19) => buff0_reg_n_90,
      P(18) => buff0_reg_n_91,
      P(17) => buff0_reg_n_92,
      P(16) => buff0_reg_n_93,
      P(15) => buff0_reg_n_94,
      P(14) => buff0_reg_n_95,
      P(13) => buff0_reg_n_96,
      P(12) => buff0_reg_n_97,
      P(11) => buff0_reg_n_98,
      P(10) => buff0_reg_n_99,
      P(9) => buff0_reg_n_100,
      P(8) => buff0_reg_n_101,
      P(7) => buff0_reg_n_102,
      P(6) => buff0_reg_n_103,
      P(5) => buff0_reg_n_104,
      P(4) => buff0_reg_n_105,
      P(3) => buff0_reg_n_106,
      P(2) => buff0_reg_n_107,
      P(1) => buff0_reg_n_108,
      P(0) => buff0_reg_n_109,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_110,
      PCOUT(46) => buff0_reg_n_111,
      PCOUT(45) => buff0_reg_n_112,
      PCOUT(44) => buff0_reg_n_113,
      PCOUT(43) => buff0_reg_n_114,
      PCOUT(42) => buff0_reg_n_115,
      PCOUT(41) => buff0_reg_n_116,
      PCOUT(40) => buff0_reg_n_117,
      PCOUT(39) => buff0_reg_n_118,
      PCOUT(38) => buff0_reg_n_119,
      PCOUT(37) => buff0_reg_n_120,
      PCOUT(36) => buff0_reg_n_121,
      PCOUT(35) => buff0_reg_n_122,
      PCOUT(34) => buff0_reg_n_123,
      PCOUT(33) => buff0_reg_n_124,
      PCOUT(32) => buff0_reg_n_125,
      PCOUT(31) => buff0_reg_n_126,
      PCOUT(30) => buff0_reg_n_127,
      PCOUT(29) => buff0_reg_n_128,
      PCOUT(28) => buff0_reg_n_129,
      PCOUT(27) => buff0_reg_n_130,
      PCOUT(26) => buff0_reg_n_131,
      PCOUT(25) => buff0_reg_n_132,
      PCOUT(24) => buff0_reg_n_133,
      PCOUT(23) => buff0_reg_n_134,
      PCOUT(22) => buff0_reg_n_135,
      PCOUT(21) => buff0_reg_n_136,
      PCOUT(20) => buff0_reg_n_137,
      PCOUT(19) => buff0_reg_n_138,
      PCOUT(18) => buff0_reg_n_139,
      PCOUT(17) => buff0_reg_n_140,
      PCOUT(16) => buff0_reg_n_141,
      PCOUT(15) => buff0_reg_n_142,
      PCOUT(14) => buff0_reg_n_143,
      PCOUT(13) => buff0_reg_n_144,
      PCOUT(12) => buff0_reg_n_145,
      PCOUT(11) => buff0_reg_n_146,
      PCOUT(10) => buff0_reg_n_147,
      PCOUT(9) => buff0_reg_n_148,
      PCOUT(8) => buff0_reg_n_149,
      PCOUT(7) => buff0_reg_n_150,
      PCOUT(6) => buff0_reg_n_151,
      PCOUT(5) => buff0_reg_n_152,
      PCOUT(4) => buff0_reg_n_153,
      PCOUT(3) => buff0_reg_n_154,
      PCOUT(2) => buff0_reg_n_155,
      PCOUT(1) => buff0_reg_n_156,
      PCOUT(0) => buff0_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff2_reg_0(31),
      B(16) => buff2_reg_0(31),
      B(15) => buff2_reg_0(31),
      B(14 downto 0) => buff2_reg_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff1_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff0_reg_n_110,
      PCIN(46) => buff0_reg_n_111,
      PCIN(45) => buff0_reg_n_112,
      PCIN(44) => buff0_reg_n_113,
      PCIN(43) => buff0_reg_n_114,
      PCIN(42) => buff0_reg_n_115,
      PCIN(41) => buff0_reg_n_116,
      PCIN(40) => buff0_reg_n_117,
      PCIN(39) => buff0_reg_n_118,
      PCIN(38) => buff0_reg_n_119,
      PCIN(37) => buff0_reg_n_120,
      PCIN(36) => buff0_reg_n_121,
      PCIN(35) => buff0_reg_n_122,
      PCIN(34) => buff0_reg_n_123,
      PCIN(33) => buff0_reg_n_124,
      PCIN(32) => buff0_reg_n_125,
      PCIN(31) => buff0_reg_n_126,
      PCIN(30) => buff0_reg_n_127,
      PCIN(29) => buff0_reg_n_128,
      PCIN(28) => buff0_reg_n_129,
      PCIN(27) => buff0_reg_n_130,
      PCIN(26) => buff0_reg_n_131,
      PCIN(25) => buff0_reg_n_132,
      PCIN(24) => buff0_reg_n_133,
      PCIN(23) => buff0_reg_n_134,
      PCIN(22) => buff0_reg_n_135,
      PCIN(21) => buff0_reg_n_136,
      PCIN(20) => buff0_reg_n_137,
      PCIN(19) => buff0_reg_n_138,
      PCIN(18) => buff0_reg_n_139,
      PCIN(17) => buff0_reg_n_140,
      PCIN(16) => buff0_reg_n_141,
      PCIN(15) => buff0_reg_n_142,
      PCIN(14) => buff0_reg_n_143,
      PCIN(13) => buff0_reg_n_144,
      PCIN(12) => buff0_reg_n_145,
      PCIN(11) => buff0_reg_n_146,
      PCIN(10) => buff0_reg_n_147,
      PCIN(9) => buff0_reg_n_148,
      PCIN(8) => buff0_reg_n_149,
      PCIN(7) => buff0_reg_n_150,
      PCIN(6) => buff0_reg_n_151,
      PCIN(5) => buff0_reg_n_152,
      PCIN(4) => buff0_reg_n_153,
      PCIN(3) => buff0_reg_n_154,
      PCIN(2) => buff0_reg_n_155,
      PCIN(1) => buff0_reg_n_156,
      PCIN(0) => buff0_reg_n_157,
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_109,
      Q => \buff1_reg_n_4_[0]\,
      R => '0'
    );
\buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_99,
      Q => \buff1_reg_n_4_[10]\,
      R => '0'
    );
\buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_98,
      Q => \buff1_reg_n_4_[11]\,
      R => '0'
    );
\buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_97,
      Q => \buff1_reg_n_4_[12]\,
      R => '0'
    );
\buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_96,
      Q => \buff1_reg_n_4_[13]\,
      R => '0'
    );
\buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_95,
      Q => \buff1_reg_n_4_[14]\,
      R => '0'
    );
\buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_94,
      Q => \buff1_reg_n_4_[15]\,
      R => '0'
    );
\buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_93,
      Q => \buff1_reg_n_4_[16]\,
      R => '0'
    );
\buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_108,
      Q => \buff1_reg_n_4_[1]\,
      R => '0'
    );
\buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_107,
      Q => \buff1_reg_n_4_[2]\,
      R => '0'
    );
\buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_106,
      Q => \buff1_reg_n_4_[3]\,
      R => '0'
    );
\buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_105,
      Q => \buff1_reg_n_4_[4]\,
      R => '0'
    );
\buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_104,
      Q => \buff1_reg_n_4_[5]\,
      R => '0'
    );
\buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_103,
      Q => \buff1_reg_n_4_[6]\,
      R => '0'
    );
\buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_102,
      Q => \buff1_reg_n_4_[7]\,
      R => '0'
    );
\buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_101,
      Q => \buff1_reg_n_4_[8]\,
      R => '0'
    );
\buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff0_reg_n_100,
      Q => \buff1_reg_n_4_[9]\,
      R => '0'
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp1_reg_700_reg[16]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \A_0_load_reg_705_reg[31]\(14),
      B(16) => \A_0_load_reg_705_reg[31]\(14),
      B(15) => \A_0_load_reg_705_reg[31]\(14),
      B(14 downto 0) => \A_0_load_reg_705_reg[31]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[0]\,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[10]\,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[11]\,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[12]\,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[13]\,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[14]\,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[15]\,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[16]\,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[1]\,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[2]\,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[3]\,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[4]\,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[5]\,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[6]\,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[7]\,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[8]\,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff1_reg_n_4_[9]\,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2 is
  signal buff1_reg_n_10 : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_11 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_12 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_13 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_14 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_15 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_154 : STD_LOGIC;
  signal buff1_reg_n_155 : STD_LOGIC;
  signal buff1_reg_n_156 : STD_LOGIC;
  signal buff1_reg_n_157 : STD_LOGIC;
  signal buff1_reg_n_16 : STD_LOGIC;
  signal buff1_reg_n_17 : STD_LOGIC;
  signal buff1_reg_n_18 : STD_LOGIC;
  signal buff1_reg_n_19 : STD_LOGIC;
  signal buff1_reg_n_20 : STD_LOGIC;
  signal buff1_reg_n_21 : STD_LOGIC;
  signal buff1_reg_n_22 : STD_LOGIC;
  signal buff1_reg_n_23 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_62 : STD_LOGIC;
  signal buff2_reg_n_63 : STD_LOGIC;
  signal buff2_reg_n_64 : STD_LOGIC;
  signal buff2_reg_n_65 : STD_LOGIC;
  signal buff2_reg_n_66 : STD_LOGIC;
  signal buff2_reg_n_67 : STD_LOGIC;
  signal buff2_reg_n_68 : STD_LOGIC;
  signal buff2_reg_n_69 : STD_LOGIC;
  signal buff2_reg_n_70 : STD_LOGIC;
  signal buff2_reg_n_71 : STD_LOGIC;
  signal buff2_reg_n_72 : STD_LOGIC;
  signal buff2_reg_n_73 : STD_LOGIC;
  signal buff2_reg_n_74 : STD_LOGIC;
  signal buff2_reg_n_75 : STD_LOGIC;
  signal buff2_reg_n_76 : STD_LOGIC;
  signal buff2_reg_n_77 : STD_LOGIC;
  signal buff2_reg_n_78 : STD_LOGIC;
  signal buff2_reg_n_79 : STD_LOGIC;
  signal buff2_reg_n_80 : STD_LOGIC;
  signal buff2_reg_n_81 : STD_LOGIC;
  signal buff2_reg_n_82 : STD_LOGIC;
  signal buff2_reg_n_83 : STD_LOGIC;
  signal buff2_reg_n_84 : STD_LOGIC;
  signal buff2_reg_n_85 : STD_LOGIC;
  signal buff2_reg_n_86 : STD_LOGIC;
  signal buff2_reg_n_87 : STD_LOGIC;
  signal buff2_reg_n_88 : STD_LOGIC;
  signal buff2_reg_n_89 : STD_LOGIC;
  signal buff2_reg_n_90 : STD_LOGIC;
  signal buff2_reg_n_91 : STD_LOGIC;
  signal buff2_reg_n_92 : STD_LOGIC;
  signal buff2_reg_n_93 : STD_LOGIC;
  signal buff2_reg_n_94 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DOBDO(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => buff1_reg_n_10,
      BCOUT(16) => buff1_reg_n_11,
      BCOUT(15) => buff1_reg_n_12,
      BCOUT(14) => buff1_reg_n_13,
      BCOUT(13) => buff1_reg_n_14,
      BCOUT(12) => buff1_reg_n_15,
      BCOUT(11) => buff1_reg_n_16,
      BCOUT(10) => buff1_reg_n_17,
      BCOUT(9) => buff1_reg_n_18,
      BCOUT(8) => buff1_reg_n_19,
      BCOUT(7) => buff1_reg_n_20,
      BCOUT(6) => buff1_reg_n_21,
      BCOUT(5) => buff1_reg_n_22,
      BCOUT(4) => buff1_reg_n_23,
      BCOUT(3) => buff1_reg_n_24,
      BCOUT(2) => buff1_reg_n_25,
      BCOUT(1) => buff1_reg_n_26,
      BCOUT(0) => buff1_reg_n_27,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_62,
      P(46) => buff1_reg_n_63,
      P(45) => buff1_reg_n_64,
      P(44) => buff1_reg_n_65,
      P(43) => buff1_reg_n_66,
      P(42) => buff1_reg_n_67,
      P(41) => buff1_reg_n_68,
      P(40) => buff1_reg_n_69,
      P(39) => buff1_reg_n_70,
      P(38) => buff1_reg_n_71,
      P(37) => buff1_reg_n_72,
      P(36) => buff1_reg_n_73,
      P(35) => buff1_reg_n_74,
      P(34) => buff1_reg_n_75,
      P(33) => buff1_reg_n_76,
      P(32) => buff1_reg_n_77,
      P(31) => buff1_reg_n_78,
      P(30) => buff1_reg_n_79,
      P(29) => buff1_reg_n_80,
      P(28) => buff1_reg_n_81,
      P(27) => buff1_reg_n_82,
      P(26) => buff1_reg_n_83,
      P(25) => buff1_reg_n_84,
      P(24) => buff1_reg_n_85,
      P(23) => buff1_reg_n_86,
      P(22) => buff1_reg_n_87,
      P(21) => buff1_reg_n_88,
      P(20) => buff1_reg_n_89,
      P(19) => buff1_reg_n_90,
      P(18) => buff1_reg_n_91,
      P(17) => buff1_reg_n_92,
      P(16) => buff1_reg_n_93,
      P(15) => buff1_reg_n_94,
      P(14) => buff1_reg_n_95,
      P(13) => buff1_reg_n_96,
      P(12) => buff1_reg_n_97,
      P(11) => buff1_reg_n_98,
      P(10) => buff1_reg_n_99,
      P(9) => buff1_reg_n_100,
      P(8) => buff1_reg_n_101,
      P(7) => buff1_reg_n_102,
      P(6) => buff1_reg_n_103,
      P(5) => buff1_reg_n_104,
      P(4) => buff1_reg_n_105,
      P(3) => buff1_reg_n_106,
      P(2) => buff1_reg_n_107,
      P(1) => buff1_reg_n_108,
      P(0) => buff1_reg_n_109,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_110,
      PCOUT(46) => buff1_reg_n_111,
      PCOUT(45) => buff1_reg_n_112,
      PCOUT(44) => buff1_reg_n_113,
      PCOUT(43) => buff1_reg_n_114,
      PCOUT(42) => buff1_reg_n_115,
      PCOUT(41) => buff1_reg_n_116,
      PCOUT(40) => buff1_reg_n_117,
      PCOUT(39) => buff1_reg_n_118,
      PCOUT(38) => buff1_reg_n_119,
      PCOUT(37) => buff1_reg_n_120,
      PCOUT(36) => buff1_reg_n_121,
      PCOUT(35) => buff1_reg_n_122,
      PCOUT(34) => buff1_reg_n_123,
      PCOUT(33) => buff1_reg_n_124,
      PCOUT(32) => buff1_reg_n_125,
      PCOUT(31) => buff1_reg_n_126,
      PCOUT(30) => buff1_reg_n_127,
      PCOUT(29) => buff1_reg_n_128,
      PCOUT(28) => buff1_reg_n_129,
      PCOUT(27) => buff1_reg_n_130,
      PCOUT(26) => buff1_reg_n_131,
      PCOUT(25) => buff1_reg_n_132,
      PCOUT(24) => buff1_reg_n_133,
      PCOUT(23) => buff1_reg_n_134,
      PCOUT(22) => buff1_reg_n_135,
      PCOUT(21) => buff1_reg_n_136,
      PCOUT(20) => buff1_reg_n_137,
      PCOUT(19) => buff1_reg_n_138,
      PCOUT(18) => buff1_reg_n_139,
      PCOUT(17) => buff1_reg_n_140,
      PCOUT(16) => buff1_reg_n_141,
      PCOUT(15) => buff1_reg_n_142,
      PCOUT(14) => buff1_reg_n_143,
      PCOUT(13) => buff1_reg_n_144,
      PCOUT(12) => buff1_reg_n_145,
      PCOUT(11) => buff1_reg_n_146,
      PCOUT(10) => buff1_reg_n_147,
      PCOUT(9) => buff1_reg_n_148,
      PCOUT(8) => buff1_reg_n_149,
      PCOUT(7) => buff1_reg_n_150,
      PCOUT(6) => buff1_reg_n_151,
      PCOUT(5) => buff1_reg_n_152,
      PCOUT(4) => buff1_reg_n_153,
      PCOUT(3) => buff1_reg_n_154,
      PCOUT(2) => buff1_reg_n_155,
      PCOUT(1) => buff1_reg_n_156,
      PCOUT(0) => buff1_reg_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => DOBDO(31),
      A(28) => DOBDO(31),
      A(27) => DOBDO(31),
      A(26) => DOBDO(31),
      A(25) => DOBDO(31),
      A(24) => DOBDO(31),
      A(23) => DOBDO(31),
      A(22) => DOBDO(31),
      A(21) => DOBDO(31),
      A(20) => DOBDO(31),
      A(19) => DOBDO(31),
      A(18) => DOBDO(31),
      A(17) => DOBDO(31),
      A(16) => DOBDO(31),
      A(15) => DOBDO(31),
      A(14 downto 0) => DOBDO(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17) => buff1_reg_n_10,
      BCIN(16) => buff1_reg_n_11,
      BCIN(15) => buff1_reg_n_12,
      BCIN(14) => buff1_reg_n_13,
      BCIN(13) => buff1_reg_n_14,
      BCIN(12) => buff1_reg_n_15,
      BCIN(11) => buff1_reg_n_16,
      BCIN(10) => buff1_reg_n_17,
      BCIN(9) => buff1_reg_n_18,
      BCIN(8) => buff1_reg_n_19,
      BCIN(7) => buff1_reg_n_20,
      BCIN(6) => buff1_reg_n_21,
      BCIN(5) => buff1_reg_n_22,
      BCIN(4) => buff1_reg_n_23,
      BCIN(3) => buff1_reg_n_24,
      BCIN(2) => buff1_reg_n_25,
      BCIN(1) => buff1_reg_n_26,
      BCIN(0) => buff1_reg_n_27,
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff2_reg_n_62,
      P(46) => buff2_reg_n_63,
      P(45) => buff2_reg_n_64,
      P(44) => buff2_reg_n_65,
      P(43) => buff2_reg_n_66,
      P(42) => buff2_reg_n_67,
      P(41) => buff2_reg_n_68,
      P(40) => buff2_reg_n_69,
      P(39) => buff2_reg_n_70,
      P(38) => buff2_reg_n_71,
      P(37) => buff2_reg_n_72,
      P(36) => buff2_reg_n_73,
      P(35) => buff2_reg_n_74,
      P(34) => buff2_reg_n_75,
      P(33) => buff2_reg_n_76,
      P(32) => buff2_reg_n_77,
      P(31) => buff2_reg_n_78,
      P(30) => buff2_reg_n_79,
      P(29) => buff2_reg_n_80,
      P(28) => buff2_reg_n_81,
      P(27) => buff2_reg_n_82,
      P(26) => buff2_reg_n_83,
      P(25) => buff2_reg_n_84,
      P(24) => buff2_reg_n_85,
      P(23) => buff2_reg_n_86,
      P(22) => buff2_reg_n_87,
      P(21) => buff2_reg_n_88,
      P(20) => buff2_reg_n_89,
      P(19) => buff2_reg_n_90,
      P(18) => buff2_reg_n_91,
      P(17) => buff2_reg_n_92,
      P(16) => buff2_reg_n_93,
      P(15) => buff2_reg_n_94,
      P(14 downto 0) => D(31 downto 17),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_110,
      PCIN(46) => buff1_reg_n_111,
      PCIN(45) => buff1_reg_n_112,
      PCIN(44) => buff1_reg_n_113,
      PCIN(43) => buff1_reg_n_114,
      PCIN(42) => buff1_reg_n_115,
      PCIN(41) => buff1_reg_n_116,
      PCIN(40) => buff1_reg_n_117,
      PCIN(39) => buff1_reg_n_118,
      PCIN(38) => buff1_reg_n_119,
      PCIN(37) => buff1_reg_n_120,
      PCIN(36) => buff1_reg_n_121,
      PCIN(35) => buff1_reg_n_122,
      PCIN(34) => buff1_reg_n_123,
      PCIN(33) => buff1_reg_n_124,
      PCIN(32) => buff1_reg_n_125,
      PCIN(31) => buff1_reg_n_126,
      PCIN(30) => buff1_reg_n_127,
      PCIN(29) => buff1_reg_n_128,
      PCIN(28) => buff1_reg_n_129,
      PCIN(27) => buff1_reg_n_130,
      PCIN(26) => buff1_reg_n_131,
      PCIN(25) => buff1_reg_n_132,
      PCIN(24) => buff1_reg_n_133,
      PCIN(23) => buff1_reg_n_134,
      PCIN(22) => buff1_reg_n_135,
      PCIN(21) => buff1_reg_n_136,
      PCIN(20) => buff1_reg_n_137,
      PCIN(19) => buff1_reg_n_138,
      PCIN(18) => buff1_reg_n_139,
      PCIN(17) => buff1_reg_n_140,
      PCIN(16) => buff1_reg_n_141,
      PCIN(15) => buff1_reg_n_142,
      PCIN(14) => buff1_reg_n_143,
      PCIN(13) => buff1_reg_n_144,
      PCIN(12) => buff1_reg_n_145,
      PCIN(11) => buff1_reg_n_146,
      PCIN(10) => buff1_reg_n_147,
      PCIN(9) => buff1_reg_n_148,
      PCIN(8) => buff1_reg_n_149,
      PCIN(7) => buff1_reg_n_150,
      PCIN(6) => buff1_reg_n_151,
      PCIN(5) => buff1_reg_n_152,
      PCIN(4) => buff1_reg_n_153,
      PCIN(3) => buff1_reg_n_154,
      PCIN(2) => buff1_reg_n_155,
      PCIN(1) => buff1_reg_n_156,
      PCIN(0) => buff1_reg_n_157,
      PCOUT(47 downto 0) => NLW_buff2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
\buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_109,
      Q => D(0),
      R => '0'
    );
\buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_99,
      Q => D(10),
      R => '0'
    );
\buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_98,
      Q => D(11),
      R => '0'
    );
\buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_97,
      Q => D(12),
      R => '0'
    );
\buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_96,
      Q => D(13),
      R => '0'
    );
\buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_95,
      Q => D(14),
      R => '0'
    );
\buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_94,
      Q => D(15),
      R => '0'
    );
\buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_93,
      Q => D(16),
      R => '0'
    );
\buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_108,
      Q => D(1),
      R => '0'
    );
\buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_107,
      Q => D(2),
      R => '0'
    );
\buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_106,
      Q => D(3),
      R => '0'
    );
\buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_105,
      Q => D(4),
      R => '0'
    );
\buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_104,
      Q => D(5),
      R => '0'
    );
\buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_103,
      Q => D(6),
      R => '0'
    );
\buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_102,
      Q => D(7),
      R => '0'
    );
\buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_101,
      Q => D(8),
      R => '0'
    );
\buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff1_reg_n_100,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : in STD_LOGIC;
    readData32_U0_A_1_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_2mm_U0_A_1_ce0,
      ENBWREN => readData32_U0_A_1_we0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91 is
  port (
    A_0_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_0_ce0 : in STD_LOGIC;
    readData32_U0_A_0_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91 : entity is "kernel_2mm_wrappemb6_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => A_0_t_q0(15 downto 0),
      DOBDO(15 downto 0) => A_0_t_q0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_2mm_U0_A_0_ce0,
      ENBWREN => readData32_U0_A_0_we0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram is
  port (
    B_1_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : in STD_LOGIC;
    readData32_U0_B_1_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 13824;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "B_1_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => B_1_q0(15 downto 0),
      DOBDO(15 downto 1) => DOBDO(14 downto 0),
      DOBDO(0) => B_1_q0(16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_2mm_U0_B_1_ce0,
      ENBWREN => readData32_U0_B_1_we0,
      REGCEAREGCE => \ap_CS_fsm_reg[7]\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89 is
  port (
    B_0_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : in STD_LOGIC;
    readData32_U0_B_0_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89 : entity is "kernel_2mm_wrappeocq_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 13824;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "B_0_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => B_0_q0(15 downto 0),
      DOBDO(15 downto 1) => DOBDO(14 downto 0),
      DOBDO(0) => B_0_q0(16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_2mm_U0_B_0_ce0,
      ENBWREN => readData32_U0_B_0_we0,
      REGCEAREGCE => \ap_CS_fsm_reg[6]\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram is
  port (
    func15_U0_C_mid_1_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_1_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_1_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_1_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_1_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_1_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87 is
  port (
    func15_U0_C_mid_0_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_0_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87 : entity is "kernel_2mm_wrappeqcK_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_0_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_0_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_0_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_0_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_for_control_BVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    readData32_U0_ap_start : out STD_LOGIC;
    A_AXI : out STD_LOGIC_VECTOR ( 29 downto 0 );
    B_AXI : out STD_LOGIC_VECTOR ( 29 downto 0 );
    C_AXI : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D_input_AXI : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D_output_AXI : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_for_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_for_control_ARVALID : in STD_LOGIC;
    s_axi_for_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_for_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_for_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_for_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_for_control_RREADY : in STD_LOGIC;
    s_axi_for_control_AWVALID : in STD_LOGIC;
    s_axi_for_control_WVALID : in STD_LOGIC;
    s_axi_for_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi is
  signal \^a_axi\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^b_axi\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^c_axi\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^d_input_axi\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^d_output_axi\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_4_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_4_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_4_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_4_[0]\ : signal is "yes";
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_A_AXI0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_AXI_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_A_AXI_reg_n_4_[1]\ : STD_LOGIC;
  signal int_B_AXI0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_AXI[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_B_AXI_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_B_AXI_reg_n_4_[1]\ : STD_LOGIC;
  signal int_C_AXI0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_AXI[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_C_AXI[31]_i_3_n_4\ : STD_LOGIC;
  signal \int_C_AXI_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_C_AXI_reg_n_4_[1]\ : STD_LOGIC;
  signal int_D_input_AXI0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_D_input_AXI[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_D_input_AXI_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_D_input_AXI_reg_n_4_[1]\ : STD_LOGIC;
  signal int_D_output_AXI0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_D_output_AXI[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_D_output_AXI_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_D_output_AXI_reg_n_4_[1]\ : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_4 : STD_LOGIC;
  signal int_ap_done_i_2_n_4 : STD_LOGIC;
  signal int_ap_done_i_3_n_4 : STD_LOGIC;
  signal int_ap_done_i_4_n_4 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_4 : STD_LOGIC;
  signal int_auto_restart_i_1_n_4 : STD_LOGIC;
  signal int_gie_i_1_n_4 : STD_LOGIC;
  signal int_gie_i_2_n_4 : STD_LOGIC;
  signal int_gie_reg_n_4 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_4\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr_reg_n_4_[0]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_4\ : STD_LOGIC;
  signal \^readdata32_u0_ap_start\ : STD_LOGIC;
  signal \^s_axi_for_control_bvalid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^s_axi_for_control_bvalid\ : signal is "yes";
  signal \^s_axi_for_control_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_A_AXI[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_A_AXI[10]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_A_AXI[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_A_AXI[12]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_A_AXI[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_A_AXI[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_A_AXI[15]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_A_AXI[16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_A_AXI[17]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_A_AXI[18]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_A_AXI[19]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_A_AXI[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_A_AXI[20]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_A_AXI[21]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_A_AXI[22]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_A_AXI[23]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_A_AXI[24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_A_AXI[25]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_A_AXI[26]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_A_AXI[27]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_A_AXI[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_A_AXI[29]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_A_AXI[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_A_AXI[30]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_A_AXI[31]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_A_AXI[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_A_AXI[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_A_AXI[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_A_AXI[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_A_AXI[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_A_AXI[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_A_AXI[9]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_B_AXI[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_B_AXI[10]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_B_AXI[11]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_B_AXI[12]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_B_AXI[13]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_B_AXI[14]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_B_AXI[15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_B_AXI[16]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_B_AXI[17]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_B_AXI[18]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_B_AXI[19]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_B_AXI[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_B_AXI[20]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_B_AXI[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_B_AXI[22]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_B_AXI[23]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_B_AXI[24]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_B_AXI[25]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_B_AXI[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_B_AXI[27]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_B_AXI[28]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_B_AXI[29]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_B_AXI[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_B_AXI[30]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_B_AXI[31]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_B_AXI[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_B_AXI[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_B_AXI[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_B_AXI[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_B_AXI[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_B_AXI[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_B_AXI[9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_C_AXI[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_AXI[10]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_AXI[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_AXI[12]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_AXI[13]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_AXI[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_AXI[15]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_AXI[16]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_AXI[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_AXI[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_AXI[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_AXI[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_AXI[20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_AXI[21]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_AXI[22]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_AXI[23]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_AXI[24]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_AXI[25]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_AXI[26]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_AXI[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_AXI[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_AXI[29]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_AXI[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_AXI[30]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_AXI[31]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_AXI[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_AXI[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_AXI[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_AXI[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_AXI[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_AXI[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_C_AXI[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_D_input_AXI[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_D_input_AXI[10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_D_input_AXI[11]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_D_input_AXI[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_D_input_AXI[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_D_input_AXI[14]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_D_input_AXI[15]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_D_input_AXI[16]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_D_input_AXI[17]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_D_input_AXI[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_D_input_AXI[19]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_D_input_AXI[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_D_input_AXI[20]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_D_input_AXI[21]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_D_input_AXI[22]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_D_input_AXI[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_D_input_AXI[24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_D_input_AXI[25]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_D_input_AXI[26]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_D_input_AXI[27]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_D_input_AXI[28]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_D_input_AXI[29]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_D_input_AXI[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_D_input_AXI[30]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_D_input_AXI[31]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_D_input_AXI[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_D_input_AXI[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_D_input_AXI[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_D_input_AXI[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_D_input_AXI[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_D_input_AXI[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_D_input_AXI[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_D_output_AXI[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_D_output_AXI[10]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_D_output_AXI[11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_D_output_AXI[12]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_D_output_AXI[13]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_D_output_AXI[14]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_D_output_AXI[15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_D_output_AXI[16]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_D_output_AXI[17]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_D_output_AXI[18]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_D_output_AXI[19]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_D_output_AXI[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_D_output_AXI[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_D_output_AXI[21]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_D_output_AXI[22]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_D_output_AXI[23]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_D_output_AXI[24]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_D_output_AXI[25]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_D_output_AXI[26]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_D_output_AXI[27]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_D_output_AXI[28]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_D_output_AXI[29]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_D_output_AXI[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_D_output_AXI[30]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_D_output_AXI[31]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_D_output_AXI[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_D_output_AXI[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_D_output_AXI[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_D_output_AXI[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_D_output_AXI[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_D_output_AXI[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_D_output_AXI[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair121";
begin
  A_AXI(29 downto 0) <= \^a_axi\(29 downto 0);
  B_AXI(29 downto 0) <= \^b_axi\(29 downto 0);
  C_AXI(29 downto 0) <= \^c_axi\(29 downto 0);
  D_input_AXI(29 downto 0) <= \^d_input_axi\(29 downto 0);
  D_output_AXI(29 downto 0) <= \^d_output_axi\(29 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  readData32_U0_ap_start <= \^readdata32_u0_ap_start\;
  s_axi_for_control_BVALID(2 downto 0) <= \^s_axi_for_control_bvalid\(2 downto 0);
  s_axi_for_control_RDATA(31 downto 0) <= \^s_axi_for_control_rdata\(31 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_for_control_ARVALID,
      I2 => \^out\(1),
      I3 => s_axi_for_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_4\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^out\(1),
      I1 => s_axi_for_control_RREADY,
      I2 => s_axi_for_control_ARVALID,
      I3 => \^out\(0),
      O => \FSM_onehot_rstate[2]_i_1_n_4\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_4\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_4\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^s_axi_for_control_bvalid\(1),
      I1 => \^s_axi_for_control_bvalid\(0),
      I2 => s_axi_for_control_AWVALID,
      I3 => s_axi_for_control_BREADY,
      I4 => \^s_axi_for_control_bvalid\(2),
      O => \FSM_onehot_wstate[1]_i_1_n_4\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_for_control_WVALID,
      I1 => \^s_axi_for_control_bvalid\(1),
      I2 => s_axi_for_control_AWVALID,
      I3 => \^s_axi_for_control_bvalid\(0),
      O => \FSM_onehot_wstate[2]_i_1_n_4\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_for_control_WVALID,
      I1 => \^s_axi_for_control_bvalid\(1),
      I2 => s_axi_for_control_BREADY,
      I3 => \^s_axi_for_control_bvalid\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_4\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_4\,
      Q => \^s_axi_for_control_bvalid\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_4\,
      Q => \^s_axi_for_control_bvalid\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_4\,
      Q => \^s_axi_for_control_bvalid\(2),
      R => ap_rst_n_inv
    );
\int_A_AXI[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_A_AXI_reg_n_4_[0]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(0),
      O => int_A_AXI0(0)
    );
\int_A_AXI[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(8),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(10),
      O => int_A_AXI0(10)
    );
\int_A_AXI[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(9),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(11),
      O => int_A_AXI0(11)
    );
\int_A_AXI[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(10),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(12),
      O => int_A_AXI0(12)
    );
\int_A_AXI[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(11),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(13),
      O => int_A_AXI0(13)
    );
\int_A_AXI[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(12),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(14),
      O => int_A_AXI0(14)
    );
\int_A_AXI[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(13),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(15),
      O => int_A_AXI0(15)
    );
\int_A_AXI[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(14),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(16),
      O => int_A_AXI0(16)
    );
\int_A_AXI[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(15),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(17),
      O => int_A_AXI0(17)
    );
\int_A_AXI[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(16),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(18),
      O => int_A_AXI0(18)
    );
\int_A_AXI[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(17),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(19),
      O => int_A_AXI0(19)
    );
\int_A_AXI[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_A_AXI_reg_n_4_[1]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(1),
      O => int_A_AXI0(1)
    );
\int_A_AXI[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(18),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(20),
      O => int_A_AXI0(20)
    );
\int_A_AXI[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(19),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(21),
      O => int_A_AXI0(21)
    );
\int_A_AXI[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(20),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(22),
      O => int_A_AXI0(22)
    );
\int_A_AXI[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(21),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(23),
      O => int_A_AXI0(23)
    );
\int_A_AXI[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(22),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(24),
      O => int_A_AXI0(24)
    );
\int_A_AXI[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(23),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(25),
      O => int_A_AXI0(25)
    );
\int_A_AXI[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(24),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(26),
      O => int_A_AXI0(26)
    );
\int_A_AXI[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(25),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(27),
      O => int_A_AXI0(27)
    );
\int_A_AXI[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(26),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(28),
      O => int_A_AXI0(28)
    );
\int_A_AXI[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(27),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(29),
      O => int_A_AXI0(29)
    );
\int_A_AXI[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(0),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(2),
      O => int_A_AXI0(2)
    );
\int_A_AXI[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(28),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(30),
      O => int_A_AXI0(30)
    );
\int_A_AXI[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_ier[1]_i_2_n_4\,
      O => p_0_in0
    );
\int_A_AXI[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(29),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(31),
      O => int_A_AXI0(31)
    );
\int_A_AXI[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(1),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(3),
      O => int_A_AXI0(3)
    );
\int_A_AXI[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(2),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(4),
      O => int_A_AXI0(4)
    );
\int_A_AXI[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(3),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(5),
      O => int_A_AXI0(5)
    );
\int_A_AXI[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(4),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(6),
      O => int_A_AXI0(6)
    );
\int_A_AXI[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(5),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(7),
      O => int_A_AXI0(7)
    );
\int_A_AXI[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(6),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(8),
      O => int_A_AXI0(8)
    );
\int_A_AXI[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^a_axi\(7),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(9),
      O => int_A_AXI0(9)
    );
\int_A_AXI_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(0),
      Q => \int_A_AXI_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(10),
      Q => \^a_axi\(8),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(11),
      Q => \^a_axi\(9),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(12),
      Q => \^a_axi\(10),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(13),
      Q => \^a_axi\(11),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(14),
      Q => \^a_axi\(12),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(15),
      Q => \^a_axi\(13),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(16),
      Q => \^a_axi\(14),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(17),
      Q => \^a_axi\(15),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(18),
      Q => \^a_axi\(16),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(19),
      Q => \^a_axi\(17),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(1),
      Q => \int_A_AXI_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(20),
      Q => \^a_axi\(18),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(21),
      Q => \^a_axi\(19),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(22),
      Q => \^a_axi\(20),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(23),
      Q => \^a_axi\(21),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(24),
      Q => \^a_axi\(22),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(25),
      Q => \^a_axi\(23),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(26),
      Q => \^a_axi\(24),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(27),
      Q => \^a_axi\(25),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(28),
      Q => \^a_axi\(26),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(29),
      Q => \^a_axi\(27),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(2),
      Q => \^a_axi\(0),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(30),
      Q => \^a_axi\(28),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(31),
      Q => \^a_axi\(29),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(3),
      Q => \^a_axi\(1),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(4),
      Q => \^a_axi\(2),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(5),
      Q => \^a_axi\(3),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(6),
      Q => \^a_axi\(4),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(7),
      Q => \^a_axi\(5),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(8),
      Q => \^a_axi\(6),
      R => ap_rst_n_inv
    );
\int_A_AXI_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_A_AXI0(9),
      Q => \^a_axi\(7),
      R => ap_rst_n_inv
    );
\int_B_AXI[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_B_AXI_reg_n_4_[0]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(0),
      O => int_B_AXI0(0)
    );
\int_B_AXI[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(8),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(10),
      O => int_B_AXI0(10)
    );
\int_B_AXI[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(9),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(11),
      O => int_B_AXI0(11)
    );
\int_B_AXI[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(10),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(12),
      O => int_B_AXI0(12)
    );
\int_B_AXI[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(11),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(13),
      O => int_B_AXI0(13)
    );
\int_B_AXI[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(12),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(14),
      O => int_B_AXI0(14)
    );
\int_B_AXI[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(13),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(15),
      O => int_B_AXI0(15)
    );
\int_B_AXI[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(14),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(16),
      O => int_B_AXI0(16)
    );
\int_B_AXI[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(15),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(17),
      O => int_B_AXI0(17)
    );
\int_B_AXI[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(16),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(18),
      O => int_B_AXI0(18)
    );
\int_B_AXI[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(17),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(19),
      O => int_B_AXI0(19)
    );
\int_B_AXI[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_B_AXI_reg_n_4_[1]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(1),
      O => int_B_AXI0(1)
    );
\int_B_AXI[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(18),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(20),
      O => int_B_AXI0(20)
    );
\int_B_AXI[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(19),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(21),
      O => int_B_AXI0(21)
    );
\int_B_AXI[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(20),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(22),
      O => int_B_AXI0(22)
    );
\int_B_AXI[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(21),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(23),
      O => int_B_AXI0(23)
    );
\int_B_AXI[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(22),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(24),
      O => int_B_AXI0(24)
    );
\int_B_AXI[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(23),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(25),
      O => int_B_AXI0(25)
    );
\int_B_AXI[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(24),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(26),
      O => int_B_AXI0(26)
    );
\int_B_AXI[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(25),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(27),
      O => int_B_AXI0(27)
    );
\int_B_AXI[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(26),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(28),
      O => int_B_AXI0(28)
    );
\int_B_AXI[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(27),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(29),
      O => int_B_AXI0(29)
    );
\int_B_AXI[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(0),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(2),
      O => int_B_AXI0(2)
    );
\int_B_AXI[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(28),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(30),
      O => int_B_AXI0(30)
    );
\int_B_AXI[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \int_ier[1]_i_2_n_4\,
      O => \int_B_AXI[31]_i_1_n_4\
    );
\int_B_AXI[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(29),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(31),
      O => int_B_AXI0(31)
    );
\int_B_AXI[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(1),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(3),
      O => int_B_AXI0(3)
    );
\int_B_AXI[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(2),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(4),
      O => int_B_AXI0(4)
    );
\int_B_AXI[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(3),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(5),
      O => int_B_AXI0(5)
    );
\int_B_AXI[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(4),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(6),
      O => int_B_AXI0(6)
    );
\int_B_AXI[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(5),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(7),
      O => int_B_AXI0(7)
    );
\int_B_AXI[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(6),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(8),
      O => int_B_AXI0(8)
    );
\int_B_AXI[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^b_axi\(7),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(9),
      O => int_B_AXI0(9)
    );
\int_B_AXI_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(0),
      Q => \int_B_AXI_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(10),
      Q => \^b_axi\(8),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(11),
      Q => \^b_axi\(9),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(12),
      Q => \^b_axi\(10),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(13),
      Q => \^b_axi\(11),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(14),
      Q => \^b_axi\(12),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(15),
      Q => \^b_axi\(13),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(16),
      Q => \^b_axi\(14),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(17),
      Q => \^b_axi\(15),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(18),
      Q => \^b_axi\(16),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(19),
      Q => \^b_axi\(17),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(1),
      Q => \int_B_AXI_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(20),
      Q => \^b_axi\(18),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(21),
      Q => \^b_axi\(19),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(22),
      Q => \^b_axi\(20),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(23),
      Q => \^b_axi\(21),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(24),
      Q => \^b_axi\(22),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(25),
      Q => \^b_axi\(23),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(26),
      Q => \^b_axi\(24),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(27),
      Q => \^b_axi\(25),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(28),
      Q => \^b_axi\(26),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(29),
      Q => \^b_axi\(27),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(2),
      Q => \^b_axi\(0),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(30),
      Q => \^b_axi\(28),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(31),
      Q => \^b_axi\(29),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(3),
      Q => \^b_axi\(1),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(4),
      Q => \^b_axi\(2),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(5),
      Q => \^b_axi\(3),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(6),
      Q => \^b_axi\(4),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(7),
      Q => \^b_axi\(5),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(8),
      Q => \^b_axi\(6),
      R => ap_rst_n_inv
    );
\int_B_AXI_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_B_AXI[31]_i_1_n_4\,
      D => int_B_AXI0(9),
      Q => \^b_axi\(7),
      R => ap_rst_n_inv
    );
\int_C_AXI[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_C_AXI_reg_n_4_[0]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(0),
      O => int_C_AXI0(0)
    );
\int_C_AXI[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(8),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(10),
      O => int_C_AXI0(10)
    );
\int_C_AXI[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(9),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(11),
      O => int_C_AXI0(11)
    );
\int_C_AXI[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(10),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(12),
      O => int_C_AXI0(12)
    );
\int_C_AXI[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(11),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(13),
      O => int_C_AXI0(13)
    );
\int_C_AXI[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(12),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(14),
      O => int_C_AXI0(14)
    );
\int_C_AXI[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(13),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(15),
      O => int_C_AXI0(15)
    );
\int_C_AXI[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(14),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(16),
      O => int_C_AXI0(16)
    );
\int_C_AXI[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(15),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(17),
      O => int_C_AXI0(17)
    );
\int_C_AXI[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(16),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(18),
      O => int_C_AXI0(18)
    );
\int_C_AXI[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(17),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(19),
      O => int_C_AXI0(19)
    );
\int_C_AXI[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_C_AXI_reg_n_4_[1]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(1),
      O => int_C_AXI0(1)
    );
\int_C_AXI[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(18),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(20),
      O => int_C_AXI0(20)
    );
\int_C_AXI[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(19),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(21),
      O => int_C_AXI0(21)
    );
\int_C_AXI[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(20),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(22),
      O => int_C_AXI0(22)
    );
\int_C_AXI[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(21),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(23),
      O => int_C_AXI0(23)
    );
\int_C_AXI[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(22),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(24),
      O => int_C_AXI0(24)
    );
\int_C_AXI[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(23),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(25),
      O => int_C_AXI0(25)
    );
\int_C_AXI[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(24),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(26),
      O => int_C_AXI0(26)
    );
\int_C_AXI[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(25),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(27),
      O => int_C_AXI0(27)
    );
\int_C_AXI[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(26),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(28),
      O => int_C_AXI0(28)
    );
\int_C_AXI[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(27),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(29),
      O => int_C_AXI0(29)
    );
\int_C_AXI[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(0),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(2),
      O => int_C_AXI0(2)
    );
\int_C_AXI[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(28),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(30),
      O => int_C_AXI0(30)
    );
\int_C_AXI[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \int_C_AXI[31]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[2]\,
      O => \int_C_AXI[31]_i_1_n_4\
    );
\int_C_AXI[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(29),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(31),
      O => int_C_AXI0(31)
    );
\int_C_AXI[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \^s_axi_for_control_bvalid\(1),
      I3 => s_axi_for_control_WVALID,
      O => \int_C_AXI[31]_i_3_n_4\
    );
\int_C_AXI[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(1),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(3),
      O => int_C_AXI0(3)
    );
\int_C_AXI[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(2),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(4),
      O => int_C_AXI0(4)
    );
\int_C_AXI[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(3),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(5),
      O => int_C_AXI0(5)
    );
\int_C_AXI[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(4),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(6),
      O => int_C_AXI0(6)
    );
\int_C_AXI[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(5),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(7),
      O => int_C_AXI0(7)
    );
\int_C_AXI[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(6),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(8),
      O => int_C_AXI0(8)
    );
\int_C_AXI[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^c_axi\(7),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(9),
      O => int_C_AXI0(9)
    );
\int_C_AXI_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(0),
      Q => \int_C_AXI_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(10),
      Q => \^c_axi\(8),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(11),
      Q => \^c_axi\(9),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(12),
      Q => \^c_axi\(10),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(13),
      Q => \^c_axi\(11),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(14),
      Q => \^c_axi\(12),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(15),
      Q => \^c_axi\(13),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(16),
      Q => \^c_axi\(14),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(17),
      Q => \^c_axi\(15),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(18),
      Q => \^c_axi\(16),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(19),
      Q => \^c_axi\(17),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(1),
      Q => \int_C_AXI_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(20),
      Q => \^c_axi\(18),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(21),
      Q => \^c_axi\(19),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(22),
      Q => \^c_axi\(20),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(23),
      Q => \^c_axi\(21),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(24),
      Q => \^c_axi\(22),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(25),
      Q => \^c_axi\(23),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(26),
      Q => \^c_axi\(24),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(27),
      Q => \^c_axi\(25),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(28),
      Q => \^c_axi\(26),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(29),
      Q => \^c_axi\(27),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(2),
      Q => \^c_axi\(0),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(30),
      Q => \^c_axi\(28),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(31),
      Q => \^c_axi\(29),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(3),
      Q => \^c_axi\(1),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(4),
      Q => \^c_axi\(2),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(5),
      Q => \^c_axi\(3),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(6),
      Q => \^c_axi\(4),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(7),
      Q => \^c_axi\(5),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(8),
      Q => \^c_axi\(6),
      R => ap_rst_n_inv
    );
\int_C_AXI_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_C_AXI[31]_i_1_n_4\,
      D => int_C_AXI0(9),
      Q => \^c_axi\(7),
      R => ap_rst_n_inv
    );
\int_D_input_AXI[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_D_input_AXI_reg_n_4_[0]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(0),
      O => int_D_input_AXI0(0)
    );
\int_D_input_AXI[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(8),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(10),
      O => int_D_input_AXI0(10)
    );
\int_D_input_AXI[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(9),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(11),
      O => int_D_input_AXI0(11)
    );
\int_D_input_AXI[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(10),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(12),
      O => int_D_input_AXI0(12)
    );
\int_D_input_AXI[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(11),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(13),
      O => int_D_input_AXI0(13)
    );
\int_D_input_AXI[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(12),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(14),
      O => int_D_input_AXI0(14)
    );
\int_D_input_AXI[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(13),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(15),
      O => int_D_input_AXI0(15)
    );
\int_D_input_AXI[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(14),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(16),
      O => int_D_input_AXI0(16)
    );
\int_D_input_AXI[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(15),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(17),
      O => int_D_input_AXI0(17)
    );
\int_D_input_AXI[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(16),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(18),
      O => int_D_input_AXI0(18)
    );
\int_D_input_AXI[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(17),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(19),
      O => int_D_input_AXI0(19)
    );
\int_D_input_AXI[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_D_input_AXI_reg_n_4_[1]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(1),
      O => int_D_input_AXI0(1)
    );
\int_D_input_AXI[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(18),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(20),
      O => int_D_input_AXI0(20)
    );
\int_D_input_AXI[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(19),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(21),
      O => int_D_input_AXI0(21)
    );
\int_D_input_AXI[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(20),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(22),
      O => int_D_input_AXI0(22)
    );
\int_D_input_AXI[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(21),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(23),
      O => int_D_input_AXI0(23)
    );
\int_D_input_AXI[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(22),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(24),
      O => int_D_input_AXI0(24)
    );
\int_D_input_AXI[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(23),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(25),
      O => int_D_input_AXI0(25)
    );
\int_D_input_AXI[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(24),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(26),
      O => int_D_input_AXI0(26)
    );
\int_D_input_AXI[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(25),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(27),
      O => int_D_input_AXI0(27)
    );
\int_D_input_AXI[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(26),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(28),
      O => int_D_input_AXI0(28)
    );
\int_D_input_AXI[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(27),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(29),
      O => int_D_input_AXI0(29)
    );
\int_D_input_AXI[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(0),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(2),
      O => int_D_input_AXI0(2)
    );
\int_D_input_AXI[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(28),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(30),
      O => int_D_input_AXI0(30)
    );
\int_D_input_AXI[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \int_C_AXI[31]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[2]\,
      O => \int_D_input_AXI[31]_i_1_n_4\
    );
\int_D_input_AXI[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(29),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(31),
      O => int_D_input_AXI0(31)
    );
\int_D_input_AXI[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(1),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(3),
      O => int_D_input_AXI0(3)
    );
\int_D_input_AXI[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(2),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(4),
      O => int_D_input_AXI0(4)
    );
\int_D_input_AXI[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(3),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(5),
      O => int_D_input_AXI0(5)
    );
\int_D_input_AXI[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(4),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(6),
      O => int_D_input_AXI0(6)
    );
\int_D_input_AXI[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(5),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(7),
      O => int_D_input_AXI0(7)
    );
\int_D_input_AXI[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(6),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(8),
      O => int_D_input_AXI0(8)
    );
\int_D_input_AXI[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_input_axi\(7),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(9),
      O => int_D_input_AXI0(9)
    );
\int_D_input_AXI_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(0),
      Q => \int_D_input_AXI_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(10),
      Q => \^d_input_axi\(8),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(11),
      Q => \^d_input_axi\(9),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(12),
      Q => \^d_input_axi\(10),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(13),
      Q => \^d_input_axi\(11),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(14),
      Q => \^d_input_axi\(12),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(15),
      Q => \^d_input_axi\(13),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(16),
      Q => \^d_input_axi\(14),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(17),
      Q => \^d_input_axi\(15),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(18),
      Q => \^d_input_axi\(16),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(19),
      Q => \^d_input_axi\(17),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(1),
      Q => \int_D_input_AXI_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(20),
      Q => \^d_input_axi\(18),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(21),
      Q => \^d_input_axi\(19),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(22),
      Q => \^d_input_axi\(20),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(23),
      Q => \^d_input_axi\(21),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(24),
      Q => \^d_input_axi\(22),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(25),
      Q => \^d_input_axi\(23),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(26),
      Q => \^d_input_axi\(24),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(27),
      Q => \^d_input_axi\(25),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(28),
      Q => \^d_input_axi\(26),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(29),
      Q => \^d_input_axi\(27),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(2),
      Q => \^d_input_axi\(0),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(30),
      Q => \^d_input_axi\(28),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(31),
      Q => \^d_input_axi\(29),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(3),
      Q => \^d_input_axi\(1),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(4),
      Q => \^d_input_axi\(2),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(5),
      Q => \^d_input_axi\(3),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(6),
      Q => \^d_input_axi\(4),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(7),
      Q => \^d_input_axi\(5),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(8),
      Q => \^d_input_axi\(6),
      R => ap_rst_n_inv
    );
\int_D_input_AXI_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_input_AXI[31]_i_1_n_4\,
      D => int_D_input_AXI0(9),
      Q => \^d_input_axi\(7),
      R => ap_rst_n_inv
    );
\int_D_output_AXI[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_D_output_AXI_reg_n_4_[0]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(0),
      O => int_D_output_AXI0(0)
    );
\int_D_output_AXI[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(8),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(10),
      O => int_D_output_AXI0(10)
    );
\int_D_output_AXI[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(9),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(11),
      O => int_D_output_AXI0(11)
    );
\int_D_output_AXI[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(10),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(12),
      O => int_D_output_AXI0(12)
    );
\int_D_output_AXI[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(11),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(13),
      O => int_D_output_AXI0(13)
    );
\int_D_output_AXI[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(12),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(14),
      O => int_D_output_AXI0(14)
    );
\int_D_output_AXI[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(13),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(15),
      O => int_D_output_AXI0(15)
    );
\int_D_output_AXI[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(14),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(16),
      O => int_D_output_AXI0(16)
    );
\int_D_output_AXI[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(15),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(17),
      O => int_D_output_AXI0(17)
    );
\int_D_output_AXI[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(16),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(18),
      O => int_D_output_AXI0(18)
    );
\int_D_output_AXI[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(17),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(19),
      O => int_D_output_AXI0(19)
    );
\int_D_output_AXI[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_D_output_AXI_reg_n_4_[1]\,
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(1),
      O => int_D_output_AXI0(1)
    );
\int_D_output_AXI[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(18),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(20),
      O => int_D_output_AXI0(20)
    );
\int_D_output_AXI[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(19),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(21),
      O => int_D_output_AXI0(21)
    );
\int_D_output_AXI[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(20),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(22),
      O => int_D_output_AXI0(22)
    );
\int_D_output_AXI[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(21),
      I1 => s_axi_for_control_WSTRB(2),
      I2 => s_axi_for_control_WDATA(23),
      O => int_D_output_AXI0(23)
    );
\int_D_output_AXI[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(22),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(24),
      O => int_D_output_AXI0(24)
    );
\int_D_output_AXI[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(23),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(25),
      O => int_D_output_AXI0(25)
    );
\int_D_output_AXI[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(24),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(26),
      O => int_D_output_AXI0(26)
    );
\int_D_output_AXI[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(25),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(27),
      O => int_D_output_AXI0(27)
    );
\int_D_output_AXI[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(26),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(28),
      O => int_D_output_AXI0(28)
    );
\int_D_output_AXI[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(27),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(29),
      O => int_D_output_AXI0(29)
    );
\int_D_output_AXI[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(0),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(2),
      O => int_D_output_AXI0(2)
    );
\int_D_output_AXI[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(28),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(30),
      O => int_D_output_AXI0(30)
    );
\int_D_output_AXI[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_C_AXI[31]_i_3_n_4\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[2]\,
      O => \int_D_output_AXI[31]_i_1_n_4\
    );
\int_D_output_AXI[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(29),
      I1 => s_axi_for_control_WSTRB(3),
      I2 => s_axi_for_control_WDATA(31),
      O => int_D_output_AXI0(31)
    );
\int_D_output_AXI[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(1),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(3),
      O => int_D_output_AXI0(3)
    );
\int_D_output_AXI[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(2),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(4),
      O => int_D_output_AXI0(4)
    );
\int_D_output_AXI[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(3),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(5),
      O => int_D_output_AXI0(5)
    );
\int_D_output_AXI[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(4),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(6),
      O => int_D_output_AXI0(6)
    );
\int_D_output_AXI[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(5),
      I1 => s_axi_for_control_WSTRB(0),
      I2 => s_axi_for_control_WDATA(7),
      O => int_D_output_AXI0(7)
    );
\int_D_output_AXI[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(6),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(8),
      O => int_D_output_AXI0(8)
    );
\int_D_output_AXI[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^d_output_axi\(7),
      I1 => s_axi_for_control_WSTRB(1),
      I2 => s_axi_for_control_WDATA(9),
      O => int_D_output_AXI0(9)
    );
\int_D_output_AXI_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(0),
      Q => \int_D_output_AXI_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(10),
      Q => \^d_output_axi\(8),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(11),
      Q => \^d_output_axi\(9),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(12),
      Q => \^d_output_axi\(10),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(13),
      Q => \^d_output_axi\(11),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(14),
      Q => \^d_output_axi\(12),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(15),
      Q => \^d_output_axi\(13),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(16),
      Q => \^d_output_axi\(14),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(17),
      Q => \^d_output_axi\(15),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(18),
      Q => \^d_output_axi\(16),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(19),
      Q => \^d_output_axi\(17),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(1),
      Q => \int_D_output_AXI_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(20),
      Q => \^d_output_axi\(18),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(21),
      Q => \^d_output_axi\(19),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(22),
      Q => \^d_output_axi\(20),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(23),
      Q => \^d_output_axi\(21),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(24),
      Q => \^d_output_axi\(22),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(25),
      Q => \^d_output_axi\(23),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(26),
      Q => \^d_output_axi\(24),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(27),
      Q => \^d_output_axi\(25),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(28),
      Q => \^d_output_axi\(26),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(29),
      Q => \^d_output_axi\(27),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(2),
      Q => \^d_output_axi\(0),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(30),
      Q => \^d_output_axi\(28),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(31),
      Q => \^d_output_axi\(29),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(3),
      Q => \^d_output_axi\(1),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(4),
      Q => \^d_output_axi\(2),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(5),
      Q => \^d_output_axi\(3),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(6),
      Q => \^d_output_axi\(4),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(7),
      Q => \^d_output_axi\(5),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(8),
      Q => \^d_output_axi\(6),
      R => ap_rst_n_inv
    );
\int_D_output_AXI_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_D_output_AXI[31]_i_1_n_4\,
      D => int_D_output_AXI0(9),
      Q => \^d_output_axi\(7),
      R => ap_rst_n_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFF0000"
    )
        port map (
      I0 => int_ap_done_i_2_n_4,
      I1 => ar_hs,
      I2 => int_ap_done_i_3_n_4,
      I3 => int_ap_done_i_4_n_4,
      I4 => \ap_CS_fsm_reg[2]\(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_4
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(2),
      I1 => s_axi_for_control_ARADDR(3),
      O => int_ap_done_i_2_n_4
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(4),
      I1 => s_axi_for_control_ARADDR(5),
      O => int_ap_done_i_3_n_4
    );
int_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(1),
      I1 => s_axi_for_control_ARADDR(0),
      O => int_ap_done_i_4_n_4
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_4,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => Q(0),
      I2 => int_ap_start3_out,
      I3 => \^readdata32_u0_ap_start\,
      O => int_ap_start_i_1_n_4
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_for_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_4\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => s_axi_for_control_WSTRB(0),
      I4 => \waddr_reg_n_4_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_4,
      Q => \^readdata32_u0_ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_for_control_WDATA(7),
      I1 => \waddr_reg_n_4_[3]\,
      I2 => s_axi_for_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \int_ier[1]_i_2_n_4\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_4
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_4,
      Q => data0(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_for_control_WDATA(0),
      I1 => \int_C_AXI[31]_i_3_n_4\,
      I2 => s_axi_for_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[3]\,
      I4 => int_gie_i_2_n_4,
      I5 => int_gie_reg_n_4,
      O => int_gie_i_1_n_4
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[5]\,
      O => int_gie_i_2_n_4
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_4,
      Q => int_gie_reg_n_4,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_for_control_WDATA(0),
      I1 => \waddr_reg_n_4_[3]\,
      I2 => s_axi_for_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \int_ier[1]_i_2_n_4\,
      I5 => \int_ier_reg_n_4_[0]\,
      O => \int_ier[0]_i_1_n_4\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_for_control_WDATA(1),
      I1 => \waddr_reg_n_4_[3]\,
      I2 => s_axi_for_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \int_ier[1]_i_2_n_4\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_4\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[1]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \^s_axi_for_control_bvalid\(1),
      I3 => s_axi_for_control_WVALID,
      I4 => \waddr_reg_n_4_[2]\,
      I5 => \waddr_reg_n_4_[5]\,
      O => \int_ier[1]_i_2_n_4\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_4\,
      Q => \int_ier_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_4\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_for_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_4_[0]\,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \int_isr_reg_n_4_[0]\,
      O => \int_isr[0]_i_1_n_4\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \int_C_AXI[31]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => s_axi_for_control_WSTRB(0),
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[2]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_for_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => Q(0),
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_4\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_4\,
      Q => \int_isr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_4\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_4_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_4,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFF02000000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_4\,
      I1 => s_axi_for_control_ARADDR(0),
      I2 => s_axi_for_control_ARADDR(1),
      I3 => \^out\(0),
      I4 => s_axi_for_control_ARVALID,
      I5 => \^s_axi_for_control_rdata\(0),
      O => \rdata[0]_i_1_n_4\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(3),
      I1 => s_axi_for_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_4\,
      I3 => \rdata[0]_i_4_n_4\,
      I4 => \rdata[0]_i_5_n_4\,
      O => \rdata[0]_i_2_n_4\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_C_AXI_reg_n_4_[0]\,
      I1 => \int_D_output_AXI_reg_n_4_[0]\,
      I2 => s_axi_for_control_ARADDR(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => \^readdata32_u0_ap_start\,
      I5 => \int_A_AXI_reg_n_4_[0]\,
      O => \rdata[0]_i_3_n_4\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_ier_reg_n_4_[0]\,
      I1 => \int_B_AXI_reg_n_4_[0]\,
      I2 => \int_D_input_AXI_reg_n_4_[0]\,
      I3 => s_axi_for_control_ARADDR(5),
      I4 => s_axi_for_control_ARADDR(4),
      O => \rdata[0]_i_4_n_4\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(2),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => s_axi_for_control_ARADDR(5),
      I3 => int_gie_reg_n_4,
      I4 => s_axi_for_control_ARADDR(3),
      I5 => \int_isr_reg_n_4_[0]\,
      O => \rdata[0]_i_5_n_4\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[10]_i_2_n_4\,
      I1 => \^b_axi\(8),
      I2 => \^d_input_axi\(8),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[10]_i_1_n_4\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(8),
      I3 => \^c_axi\(8),
      I4 => \^a_axi\(8),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[10]_i_2_n_4\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[11]_i_2_n_4\,
      I1 => \^b_axi\(9),
      I2 => \^d_input_axi\(9),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[11]_i_1_n_4\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(9),
      I3 => \^c_axi\(9),
      I4 => \^a_axi\(9),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[11]_i_2_n_4\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[12]_i_2_n_4\,
      I1 => \^b_axi\(10),
      I2 => \^d_input_axi\(10),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[12]_i_1_n_4\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(10),
      I3 => \^c_axi\(10),
      I4 => \^a_axi\(10),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[12]_i_2_n_4\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_4\,
      I1 => \^b_axi\(11),
      I2 => \^d_input_axi\(11),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[13]_i_1_n_4\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(11),
      I3 => \^c_axi\(11),
      I4 => \^a_axi\(11),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[13]_i_2_n_4\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_4\,
      I1 => \^b_axi\(12),
      I2 => \^d_input_axi\(12),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[14]_i_1_n_4\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(12),
      I3 => \^c_axi\(12),
      I4 => \^a_axi\(12),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[14]_i_2_n_4\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[15]_i_2_n_4\,
      I1 => \^b_axi\(13),
      I2 => \^d_input_axi\(13),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[15]_i_1_n_4\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(13),
      I3 => \^c_axi\(13),
      I4 => \^a_axi\(13),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[15]_i_2_n_4\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_4\,
      I1 => \^b_axi\(14),
      I2 => \^d_input_axi\(14),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[16]_i_1_n_4\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(14),
      I3 => \^c_axi\(14),
      I4 => \^a_axi\(14),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[16]_i_2_n_4\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[17]_i_2_n_4\,
      I1 => \^b_axi\(15),
      I2 => \^d_input_axi\(15),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[17]_i_1_n_4\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(15),
      I3 => \^c_axi\(15),
      I4 => \^a_axi\(15),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[17]_i_2_n_4\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[18]_i_2_n_4\,
      I1 => \^b_axi\(16),
      I2 => \^d_input_axi\(16),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[18]_i_1_n_4\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(16),
      I3 => \^c_axi\(16),
      I4 => \^a_axi\(16),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[18]_i_2_n_4\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_4\,
      I1 => \^b_axi\(17),
      I2 => \^d_input_axi\(17),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[19]_i_1_n_4\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(17),
      I3 => \^c_axi\(17),
      I4 => \^a_axi\(17),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[19]_i_2_n_4\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFF02000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_4\,
      I1 => s_axi_for_control_ARADDR(0),
      I2 => s_axi_for_control_ARADDR(1),
      I3 => \^out\(0),
      I4 => s_axi_for_control_ARVALID,
      I5 => \^s_axi_for_control_rdata\(1),
      O => \rdata[1]_i_1_n_4\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCCCAAAA"
    )
        port map (
      I0 => \rdata[1]_i_3_n_4\,
      I1 => \rdata[1]_i_4_n_4\,
      I2 => int_ap_done_i_3_n_4,
      I3 => p_1_in,
      I4 => s_axi_for_control_ARADDR(3),
      I5 => s_axi_for_control_ARADDR(2),
      O => \rdata[1]_i_2_n_4\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_C_AXI_reg_n_4_[1]\,
      I1 => \int_D_output_AXI_reg_n_4_[1]\,
      I2 => s_axi_for_control_ARADDR(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => int_ap_done,
      I5 => \int_A_AXI_reg_n_4_[1]\,
      O => \rdata[1]_i_3_n_4\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_0_in,
      I1 => \int_B_AXI_reg_n_4_[1]\,
      I2 => \int_D_input_AXI_reg_n_4_[1]\,
      I3 => s_axi_for_control_ARADDR(5),
      I4 => s_axi_for_control_ARADDR(4),
      O => \rdata[1]_i_4_n_4\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_4\,
      I1 => \^b_axi\(18),
      I2 => \^d_input_axi\(18),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[20]_i_1_n_4\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(18),
      I3 => \^c_axi\(18),
      I4 => \^a_axi\(18),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[20]_i_2_n_4\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_4\,
      I1 => \^b_axi\(19),
      I2 => \^d_input_axi\(19),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[21]_i_1_n_4\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(19),
      I3 => \^c_axi\(19),
      I4 => \^a_axi\(19),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[21]_i_2_n_4\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_4\,
      I1 => \^b_axi\(20),
      I2 => \^d_input_axi\(20),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[22]_i_1_n_4\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(20),
      I3 => \^c_axi\(20),
      I4 => \^a_axi\(20),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[22]_i_2_n_4\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_4\,
      I1 => \^b_axi\(21),
      I2 => \^d_input_axi\(21),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[23]_i_1_n_4\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(21),
      I3 => \^c_axi\(21),
      I4 => \^a_axi\(21),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[23]_i_2_n_4\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_4\,
      I1 => \^b_axi\(22),
      I2 => \^d_input_axi\(22),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[24]_i_1_n_4\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(22),
      I3 => \^c_axi\(22),
      I4 => \^a_axi\(22),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[24]_i_2_n_4\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_4\,
      I1 => \^b_axi\(23),
      I2 => \^d_input_axi\(23),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[25]_i_1_n_4\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(23),
      I3 => \^c_axi\(23),
      I4 => \^a_axi\(23),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[25]_i_2_n_4\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_4\,
      I1 => \^b_axi\(24),
      I2 => \^d_input_axi\(24),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[26]_i_1_n_4\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(24),
      I3 => \^c_axi\(24),
      I4 => \^a_axi\(24),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[26]_i_2_n_4\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_4\,
      I1 => \^b_axi\(25),
      I2 => \^d_input_axi\(25),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[27]_i_1_n_4\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(25),
      I3 => \^c_axi\(25),
      I4 => \^a_axi\(25),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[27]_i_2_n_4\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_4\,
      I1 => \^b_axi\(26),
      I2 => \^d_input_axi\(26),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[28]_i_1_n_4\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(26),
      I3 => \^c_axi\(26),
      I4 => \^a_axi\(26),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[28]_i_2_n_4\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_4\,
      I1 => \^b_axi\(27),
      I2 => \^d_input_axi\(27),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[29]_i_1_n_4\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(27),
      I3 => \^c_axi\(27),
      I4 => \^a_axi\(27),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[29]_i_2_n_4\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC00AAAAAAAA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_4\,
      I1 => \^b_axi\(0),
      I2 => \^d_input_axi\(0),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[2]_i_1_n_4\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^c_axi\(0),
      I1 => \^d_output_axi\(0),
      I2 => s_axi_for_control_ARADDR(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => int_ap_idle,
      I5 => \^a_axi\(0),
      O => \rdata[2]_i_2_n_4\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_4\,
      I1 => \^b_axi\(28),
      I2 => \^d_input_axi\(28),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[30]_i_1_n_4\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(28),
      I3 => \^c_axi\(28),
      I4 => \^a_axi\(28),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[30]_i_2_n_4\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => s_axi_for_control_ARVALID,
      I1 => \^out\(0),
      I2 => s_axi_for_control_ARADDR(1),
      I3 => s_axi_for_control_ARADDR(0),
      I4 => s_axi_for_control_ARADDR(2),
      O => \rdata[31]_i_1_n_4\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_for_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_4\,
      I1 => \^b_axi\(29),
      I2 => \^d_input_axi\(29),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[31]_i_3_n_4\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(29),
      I3 => \^c_axi\(29),
      I4 => \^a_axi\(29),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[31]_i_4_n_4\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC00AAAAAAAA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_4\,
      I1 => \^b_axi\(1),
      I2 => \^d_input_axi\(1),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[3]_i_1_n_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^c_axi\(1),
      I1 => \^d_output_axi\(1),
      I2 => s_axi_for_control_ARADDR(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => int_ap_ready,
      I5 => \^a_axi\(1),
      O => \rdata[3]_i_2_n_4\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_4\,
      I1 => \^b_axi\(2),
      I2 => \^d_input_axi\(2),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[4]_i_1_n_4\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(2),
      I3 => \^c_axi\(2),
      I4 => \^a_axi\(2),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[4]_i_2_n_4\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_4\,
      I1 => \^b_axi\(3),
      I2 => \^d_input_axi\(3),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[5]_i_1_n_4\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(3),
      I3 => \^c_axi\(3),
      I4 => \^a_axi\(3),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[5]_i_2_n_4\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_4\,
      I1 => \^b_axi\(4),
      I2 => \^d_input_axi\(4),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[6]_i_1_n_4\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(4),
      I3 => \^c_axi\(4),
      I4 => \^a_axi\(4),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[6]_i_2_n_4\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC00AAAAAAAA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_4\,
      I1 => \^b_axi\(5),
      I2 => \^d_input_axi\(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[7]_i_1_n_4\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^c_axi\(5),
      I1 => \^d_output_axi\(5),
      I2 => s_axi_for_control_ARADDR(5),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => data0(7),
      I5 => \^a_axi\(5),
      O => \rdata[7]_i_2_n_4\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[8]_i_2_n_4\,
      I1 => \^b_axi\(6),
      I2 => \^d_input_axi\(6),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[8]_i_1_n_4\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(6),
      I3 => \^c_axi\(6),
      I4 => \^a_axi\(6),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[8]_i_2_n_4\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[9]_i_2_n_4\,
      I1 => \^b_axi\(7),
      I2 => \^d_input_axi\(7),
      I3 => s_axi_for_control_ARADDR(4),
      I4 => s_axi_for_control_ARADDR(5),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[9]_i_1_n_4\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_for_control_ARADDR(5),
      I1 => s_axi_for_control_ARADDR(4),
      I2 => \^d_output_axi\(7),
      I3 => \^c_axi\(7),
      I4 => \^a_axi\(7),
      I5 => s_axi_for_control_ARADDR(3),
      O => \rdata[9]_i_2_n_4\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(10),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(11),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(12),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(13),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(14),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(15),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(16),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(17),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(18),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(19),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(20),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(21),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(22),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(23),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(24),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(25),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(26),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(27),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(28),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(29),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(2),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(30),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_4\,
      Q => \^s_axi_for_control_rdata\(31),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(3),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(4),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(5),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(6),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(7),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(8),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_4\,
      Q => \^s_axi_for_control_rdata\(9),
      R => \rdata[31]_i_1_n_4\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_for_control_AWVALID,
      I1 => \^s_axi_for_control_bvalid\(0),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(0),
      Q => \waddr_reg_n_4_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(1),
      Q => \waddr_reg_n_4_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(2),
      Q => \waddr_reg_n_4_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(3),
      Q => \waddr_reg_n_4_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(4),
      Q => \waddr_reg_n_4_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_for_control_AWADDR(5),
      Q => \waddr_reg_n_4_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \pout_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0\ : entity is "kernel_2mm_wrapper_gmem0_m_axi_buffer";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal dout_valid_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_2_n_4 : STD_LOGIC;
  signal empty_n_i_3_n_4 : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal full_n_i_1_n_4 : STD_LOGIC;
  signal \full_n_i_2__1_n_4\ : STD_LOGIC;
  signal \full_n_i_3__0_n_4\ : STD_LOGIC;
  signal full_n_i_4_n_4 : STD_LOGIC;
  signal \^m_axi_gmem0_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_4 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_4\ : STD_LOGIC;
  signal mem_reg_i_9_n_4 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_4_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_4 : STD_LOGIC;
  signal \usedw[0]_i_1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_4\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair207";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair204";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair224";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_gmem0_RREADY <= \^m_axi_gmem0_rready\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[34]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_4\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => dout_valid_i_1_n_4
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_4,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => empty_n_i_2_n_4,
      I2 => m_axi_gmem0_RVALID,
      I3 => \^m_axi_gmem0_rready\,
      I4 => full_n_i_4_n_4,
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(2),
      I3 => empty_n_i_3_n_4,
      O => empty_n_i_2_n_4
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      O => empty_n_i_3_n_4
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_4\,
      I2 => \full_n_i_3__0_n_4\,
      I3 => full_n_i_4_n_4,
      I4 => \^m_axi_gmem0_rready\,
      I5 => m_axi_gmem0_RVALID,
      O => full_n_i_1_n_4
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(3),
      I3 => \usedw_reg__0\(4),
      O => \full_n_i_2__1_n_4\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__0_n_4\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_4,
      O => full_n_i_4_n_4
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_4,
      Q => \^m_axi_gmem0_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_4\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_36,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem0_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem0_RVALID,
      WEBWE(2) => m_axi_gmem0_RVALID,
      WEBWE(1) => m_axi_gmem0_RVALID,
      WEBWE(0) => m_axi_gmem0_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[7]\,
      I1 => \raddr_reg_n_4_[5]\,
      I2 => mem_reg_i_9_n_4,
      I3 => \raddr_reg_n_4_[6]\,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_4,
      I5 => \raddr_reg_n_4_[1]\,
      O => mem_reg_i_10_n_4
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[6]\,
      I1 => \raddr_reg_n_4_[4]\,
      I2 => \raddr_reg_n_4_[3]\,
      I3 => mem_reg_i_10_n_4,
      I4 => \raddr_reg_n_4_[2]\,
      I5 => \raddr_reg_n_4_[5]\,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[5]\,
      I1 => \raddr_reg_n_4_[2]\,
      I2 => mem_reg_i_10_n_4,
      I3 => \raddr_reg_n_4_[3]\,
      I4 => \raddr_reg_n_4_[4]\,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => full_n_i_4_n_4,
      I3 => \raddr_reg_n_4_[1]\,
      I4 => \raddr_reg_n_4_[3]\,
      I5 => \raddr_reg_n_4_[4]\,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[3]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => full_n_i_4_n_4,
      I3 => \raddr_reg_n_4_[0]\,
      I4 => \raddr_reg_n_4_[2]\,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => full_n_i_4_n_4,
      I3 => \raddr_reg_n_4_[1]\,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[1]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => \raddr_reg_n_4_[0]\,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__0_n_4\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[4]\,
      I1 => \raddr_reg_n_4_[3]\,
      I2 => \raddr_reg_n_4_[1]\,
      I3 => full_n_i_4_n_4,
      I4 => \raddr_reg_n_4_[0]\,
      I5 => \raddr_reg_n_4_[2]\,
      O => mem_reg_i_9_n_4
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^q\(32),
      O => \pout_reg[0]\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \q_tmp_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \q_tmp_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \q_tmp_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \q_tmp_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \q_tmp_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \q_tmp_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \q_tmp_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \q_tmp_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \q_tmp_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \q_tmp_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \q_tmp_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \q_tmp_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \q_tmp_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \q_tmp_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \q_tmp_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \q_tmp_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \q_tmp_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \q_tmp_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \q_tmp_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \q_tmp_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => \q_tmp_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => \q_tmp_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => \q_tmp_reg_n_4_[34]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \q_tmp_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \q_tmp_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => full_n_i_4_n_4,
      I1 => \usedw_reg__0\(0),
      I2 => empty_n_i_2_n_4,
      I3 => \^m_axi_gmem0_rready\,
      I4 => m_axi_gmem0_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_4,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1_n_4\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[4]_i_2_n_4\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_4\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_4\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_4\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_4,
      O => \usedw[4]_i_6_n_4\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^m_axi_gmem0_rready\,
      I5 => m_axi_gmem0_RVALID,
      O => \usedw[7]_i_1__1_n_4\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3_n_4\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4_n_4\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw[0]_i_1_n_4\,
      Q => \usedw_reg__0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[4]_i_1_n_11\,
      Q => \usedw_reg__0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[4]_i_1_n_10\,
      Q => \usedw_reg__0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[4]_i_1_n_9\,
      Q => \usedw_reg__0\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[4]_i_1_n_8\,
      Q => \usedw_reg__0\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_4\,
      CO(2) => \usedw_reg[4]_i_1_n_5\,
      CO(1) => \usedw_reg[4]_i_1_n_6\,
      CO(0) => \usedw_reg[4]_i_1_n_7\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \usedw[4]_i_2_n_4\,
      O(3) => \usedw_reg[4]_i_1_n_8\,
      O(2) => \usedw_reg[4]_i_1_n_9\,
      O(1) => \usedw_reg[4]_i_1_n_10\,
      O(0) => \usedw_reg[4]_i_1_n_11\,
      S(3) => \usedw[4]_i_3_n_4\,
      S(2) => \usedw[4]_i_4_n_4\,
      S(1) => \usedw[4]_i_5_n_4\,
      S(0) => \usedw[4]_i_6_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[7]_i_2_n_11\,
      Q => \usedw_reg__0\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[7]_i_2_n_10\,
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_4\,
      D => \usedw_reg[7]_i_2_n_9\,
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_6\,
      CO(0) => \usedw_reg[7]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_9\,
      O(1) => \usedw_reg[7]_i_2_n_10\,
      O(0) => \usedw_reg[7]_i_2_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_4\,
      S(1) => \usedw[7]_i_4_n_4\,
      S(0) => \usedw[7]_i_5_n_4\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_4\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_4\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_4\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_4\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_4\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_4\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_4\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_4\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^m_axi_gmem0_rready\,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_4\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_4\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_4\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_4\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_4\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_4\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_4\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_4\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_4\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_4\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0\ : entity is "kernel_2mm_wrapper_gmem0_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_4\ : STD_LOGIC;
  signal data_vld_i_1_n_4 : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__0_n_4\ : STD_LOGIC;
  signal \full_n_i_2__0_n_4\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair243";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair243";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(30 downto 0) <= \^invalid_len_event_reg\(30 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(30),
      O => \align_len_reg[31]\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_4\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_4\,
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_4\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_4\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => data_vld_i_1_n_4
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_4,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => data_vld_reg_n_4,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_4\,
      I2 => rreq_handling_reg_0,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__0_n_4\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^invalid_len_event_reg\(30),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => rreq_handling_reg(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => \sect_cnt_reg[19]\(17),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]\(16),
      I4 => \sect_cnt_reg[19]\(15),
      I5 => \end_addr_buf_reg[31]\(15),
      O => rreq_handling_reg(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(13),
      I3 => \end_addr_buf_reg[31]\(13),
      I4 => \sect_cnt_reg[19]\(12),
      I5 => \end_addr_buf_reg[31]\(12),
      O => rreq_handling_reg(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(11),
      I1 => \sect_cnt_reg[19]\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \sect_cnt_reg[19]\(10),
      I5 => \end_addr_buf_reg[31]\(10),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]\(7),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \sect_cnt_reg[19]\(4),
      I5 => \end_addr_buf_reg[31]\(4),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => \sect_cnt_reg[19]\(2),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \sect_cnt_reg[19]\(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[2]_i_1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg_1,
      I3 => full_n_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_addr_buf_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \start_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1\ : entity is "kernel_2mm_wrapper_gmem0_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__0_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_4\ : STD_LOGIC;
  signal full_n_i_2_n_4 : STD_LOGIC;
  signal full_n_i_3_n_4 : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_5_n_4\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rreq_handling_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \empty_n_i_1__23\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair228";
begin
  \could_multi_bursts.loop_cnt_reg[5]\(0) <= \^could_multi_bursts.loop_cnt_reg[5]\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  next_rreq <= \^next_rreq\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => m_axi_gmem0_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => ap_rst_n,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \^could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rreq_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4C44"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I1 => \pout[3]_i_3_n_4\,
      I2 => full_n_i_2_n_4,
      I3 => data_vld_reg_n_4,
      O => \data_vld_i_1__0_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => data_vld_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => \q_reg[0]\
    );
\empty_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4C44FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \^rreq_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_4,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5_n_4\,
      I4 => \pout_reg__0\(0),
      I5 => full_n_i_3_n_4,
      O => \full_n_i_1__1_n_4\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => \dout_buf_reg[34]\(0),
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => full_n_i_2_n_4
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(3),
      I2 => \pout_reg__0\(2),
      O => full_n_i_3_n_4
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_4\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_addr_buf_reg[2]_0\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5_n_4\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_5_n_4\,
      O => \pout[2]_i_1_n_4\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => empty_n_reg_1,
      O => \pout[3]_i_1_n_4\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout[3]_i_5_n_4\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[3]_i_2_n_4\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_4\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem0_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_4,
      O => \pout[3]_i_5_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_4\,
      D => \pout[3]_i_2_n_4\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^rreq_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \start_addr_reg[31]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(0),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(1),
      I4 => \end_addr_buf_reg[11]\(1),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(3),
      I4 => \end_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(5),
      I4 => \end_addr_buf_reg[11]\(5),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(6),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(7),
      I4 => \end_addr_buf_reg[11]\(7),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(8),
      I4 => \end_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_m_axi_A_AXI_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \sum_i_i_reg_1266_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14 : entity is "kernel_2mm_wrapper_gmem0_m_axi_reg_slice";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_4 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => readData32_U0_m_axi_A_AXI_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_A_AXI_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1_n_4\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1_n_4\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1_n_4\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1_n_4\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1_n_4\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1_n_4\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1_n_4\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1_n_4\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1_n_4\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1_n_4\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1_n_4\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1_n_4\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1_n_4\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1_n_4\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1_n_4\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1_n_4\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1_n_4\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1_n_4\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1_n_4\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1_n_4\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1_n_4\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => readData32_U0_m_axi_A_AXI_ARVALID,
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_2_n_4\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1_n_4\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1_n_4\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1_n_4\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1_n_4\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1_n_4\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1_n_4\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1_n_4\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_i_reg_1266_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_4\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_4\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_4\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_4\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_4\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_4\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_4\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_4\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_4\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_4\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_4\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_4\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_4\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_4\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_4\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_4\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_4\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_4\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_4\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_4\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_4\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_4\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_4\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_4\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_4\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_4\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_4\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_4\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_4\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_4\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_A_AXI_ARVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_i_reg_1266_reg[29]\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => readData32_U0_m_axi_A_AXI_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_4
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_4,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => readData32_U0_m_axi_A_AXI_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1_n_4\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => readData32_U0_m_axi_A_AXI_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    readData32_U0_m_axi_A_AXI_RREADY : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0\ : entity is "kernel_2mm_wrapper_gmem0_m_axi_reg_slice";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \^i_rvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  I_RVALID <= \^i_rvalid\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => readData32_U0_m_axi_A_AXI_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => readData32_U0_m_axi_A_AXI_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__0_n_4\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__0_n_4\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__0_n_4\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__0_n_4\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__0_n_4\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__0_n_4\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__0_n_4\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__0_n_4\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__0_n_4\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__0_n_4\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__0_n_4\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__0_n_4\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__0_n_4\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__0_n_4\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__0_n_4\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__0_n_4\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__0_n_4\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__0_n_4\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__0_n_4\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__0_n_4\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__0_n_4\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_1__0_n_4\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__0_n_4\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[30]\,
      O => \data_p1[30]_i_1_n_4\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010557500100000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \state__0\(0),
      I5 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[31]\,
      O => \data_p1[31]_i_2_n_4\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__0_n_4\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__0_n_4\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__0_n_4\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__0_n_4\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__0_n_4\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__0_n_4\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__0_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_4\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_4\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_4\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_4\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_4\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_4\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_4\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_4\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_4\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_4\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_4\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_4\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_4\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_4\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_4\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_4\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_4\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_4\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_4\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_4\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_4\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_4\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_4\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_4\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_4\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_4\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_4\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_4\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_4\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_4\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_4\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_4\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(1),
      I2 => readData32_U0_m_axi_A_AXI_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_4\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => readData32_U0_m_axi_A_AXI_RREADY,
      I1 => \^i_rvalid\,
      I2 => state(1),
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__0_n_4\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^i_rvalid\,
      I3 => \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => ap_block_pp0_stage0_subdone,
      O => \state[1]_i_1__0_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_4\,
      Q => \^i_rvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \pout_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0\ : entity is "kernel_2mm_wrapper_gmem1_m_axi_buffer";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_4\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__2_n_4\ : STD_LOGIC;
  signal \full_n_i_2__4_n_4\ : STD_LOGIC;
  signal \full_n_i_3__2_n_4\ : STD_LOGIC;
  signal \full_n_i_4__0_n_4\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_4\ : STD_LOGIC;
  signal \mem_reg_i_8__1_n_4\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_4\ : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_4_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_4 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_4\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_4\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair280";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair277";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair297";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\bus_equal_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[34]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_4\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => \dout_valid_i_1__0_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_4\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__0_n_4\,
      I2 => m_axi_gmem1_RVALID,
      I3 => \^m_axi_gmem1_rready\,
      I4 => \full_n_i_4__0_n_4\,
      I5 => empty_n_reg_n_4,
      O => \empty_n_i_1__0_n_4\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(2),
      I3 => \empty_n_i_3__0_n_4\,
      O => \empty_n_i_2__0_n_4\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(4),
      O => \empty_n_i_3__0_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_4\,
      Q => empty_n_reg_n_4,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_4\,
      I2 => \full_n_i_3__2_n_4\,
      I3 => \full_n_i_4__0_n_4\,
      I4 => \^m_axi_gmem1_rready\,
      I5 => m_axi_gmem1_RVALID,
      O => \full_n_i_1__2_n_4\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(5),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => \full_n_i_2__4_n_4\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      O => \full_n_i_3__2_n_4\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_4,
      O => \full_n_i_4__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_4\,
      Q => \^m_axi_gmem1_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__1_n_4\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_36,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem1_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem1_RVALID,
      WEBWE(2) => m_axi_gmem1_RVALID,
      WEBWE(1) => m_axi_gmem1_RVALID,
      WEBWE(0) => m_axi_gmem1_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_4,
      I5 => \raddr_reg_n_4_[1]\,
      O => \mem_reg_i_10__0_n_4\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[7]\,
      I1 => \raddr_reg_n_4_[5]\,
      I2 => \mem_reg_i_9__0_n_4\,
      I3 => \raddr_reg_n_4_[6]\,
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[6]\,
      I1 => \raddr_reg_n_4_[4]\,
      I2 => \raddr_reg_n_4_[3]\,
      I3 => \mem_reg_i_10__0_n_4\,
      I4 => \raddr_reg_n_4_[2]\,
      I5 => \raddr_reg_n_4_[5]\,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[5]\,
      I1 => \raddr_reg_n_4_[2]\,
      I2 => \mem_reg_i_10__0_n_4\,
      I3 => \raddr_reg_n_4_[3]\,
      I4 => \raddr_reg_n_4_[4]\,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__0_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      I4 => \raddr_reg_n_4_[3]\,
      I5 => \raddr_reg_n_4_[4]\,
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[3]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \full_n_i_4__0_n_4\,
      I3 => \raddr_reg_n_4_[0]\,
      I4 => \raddr_reg_n_4_[2]\,
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__0_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[1]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => \raddr_reg_n_4_[0]\,
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__1_n_4\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[4]\,
      I1 => \raddr_reg_n_4_[3]\,
      I2 => \raddr_reg_n_4_[1]\,
      I3 => \full_n_i_4__0_n_4\,
      I4 => \raddr_reg_n_4_[0]\,
      I5 => \raddr_reg_n_4_[2]\,
      O => \mem_reg_i_9__0_n_4\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^q\(32),
      O => \pout_reg[0]\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \q_tmp_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \q_tmp_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \q_tmp_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \q_tmp_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \q_tmp_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \q_tmp_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \q_tmp_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \q_tmp_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \q_tmp_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \q_tmp_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \q_tmp_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \q_tmp_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \q_tmp_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \q_tmp_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \q_tmp_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \q_tmp_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \q_tmp_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \q_tmp_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \q_tmp_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \q_tmp_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => \q_tmp_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => \q_tmp_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => \q_tmp_reg_n_4_[34]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \q_tmp_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \q_tmp_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__1_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => \full_n_i_4__0_n_4\,
      I1 => usedw_reg(0),
      I2 => \empty_n_i_2__0_n_4\,
      I3 => \^m_axi_gmem1_rready\,
      I4 => m_axi_gmem1_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_4,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_4\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__0_n_4\
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__0_n_4\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__0_n_4\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__0_n_4\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_4,
      O => \usedw[4]_i_6__0_n_4\
    );
\usedw[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^m_axi_gmem1_rready\,
      I5 => m_axi_gmem1_RVALID,
      O => \usedw[7]_i_1__2_n_4\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_3__0_n_4\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__0_n_4\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__0_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw[0]_i_1__0_n_4\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[4]_i_1__0_n_11\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[4]_i_1__0_n_10\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[4]_i_1__0_n_9\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[4]_i_1__0_n_8\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_4\,
      CO(2) => \usedw_reg[4]_i_1__0_n_5\,
      CO(1) => \usedw_reg[4]_i_1__0_n_6\,
      CO(0) => \usedw_reg[4]_i_1__0_n_7\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__0_n_4\,
      O(3) => \usedw_reg[4]_i_1__0_n_8\,
      O(2) => \usedw_reg[4]_i_1__0_n_9\,
      O(1) => \usedw_reg[4]_i_1__0_n_10\,
      O(0) => \usedw_reg[4]_i_1__0_n_11\,
      S(3) => \usedw[4]_i_3__0_n_4\,
      S(2) => \usedw[4]_i_4__0_n_4\,
      S(1) => \usedw[4]_i_5__0_n_4\,
      S(0) => \usedw[4]_i_6__0_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[7]_i_2__0_n_11\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[7]_i_2__0_n_10\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_4\,
      D => \usedw_reg[7]_i_2__0_n_9\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_6\,
      CO(0) => \usedw_reg[7]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_9\,
      O(1) => \usedw_reg[7]_i_2__0_n_10\,
      O(0) => \usedw_reg[7]_i_2__0_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_4\,
      S(1) => \usedw[7]_i_4__0_n_4\,
      S(0) => \usedw[7]_i_5__0_n_4\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_4\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_4\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_4\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_4\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_4\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_4\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_4\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_4\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^m_axi_gmem1_rready\,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_4\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_4\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_4\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_4\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_4\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_4\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_4\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_4\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_4\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_4\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0\ : entity is "kernel_2mm_wrapper_gmem1_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5__0_n_4\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__3_n_4\ : STD_LOGIC;
  signal \full_n_i_2__3_n_4\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__0\ : label is "soft_lutpair316";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__1\ : label is "soft_lutpair316";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(30 downto 0) <= \^invalid_len_event_reg\(30 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(30),
      O => \align_len_reg[31]\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4__0_n_4\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5__0_n_4\,
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4__0_n_4\
    );
\could_multi_bursts.arlen_buf[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5__0_n_4\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \data_vld_i_1__1_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => data_vld_reg_n_4,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_4\,
      I2 => rreq_handling_reg_0,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__3_n_4\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__3_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^invalid_len_event_reg\(30),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => rreq_handling_reg(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => \sect_cnt_reg[19]\(17),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]\(16),
      I4 => \sect_cnt_reg[19]\(15),
      I5 => \end_addr_buf_reg[31]\(15),
      O => rreq_handling_reg(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(13),
      I3 => \end_addr_buf_reg[31]\(13),
      I4 => \sect_cnt_reg[19]\(12),
      I5 => \end_addr_buf_reg[31]\(12),
      O => rreq_handling_reg(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(11),
      I1 => \sect_cnt_reg[19]\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \sect_cnt_reg[19]\(10),
      I5 => \end_addr_buf_reg[31]\(10),
      O => S(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]\(7),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => S(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \sect_cnt_reg[19]\(4),
      I5 => \end_addr_buf_reg[31]\(4),
      O => S(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => \sect_cnt_reg[19]\(2),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \sect_cnt_reg[19]\(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1__0_n_4\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[1]_i_1__0_n_4\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[2]_i_1__0_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg_1,
      I3 => full_n_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_addr_buf_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \start_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1\ : entity is "kernel_2mm_wrapper_gmem1_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__2_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__0_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__4_n_4\ : STD_LOGIC;
  signal \full_n_i_2__2_n_4\ : STD_LOGIC;
  signal \full_n_i_3__1_n_4\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_4\ : STD_LOGIC;
  signal \pout[3]_i_5__0_n_4\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rreq_handling_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \empty_n_i_1__24\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rreq_handling_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair301";
begin
  \could_multi_bursts.loop_cnt_reg[5]\(0) <= \^could_multi_bursts.loop_cnt_reg[5]\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  next_rreq <= \^next_rreq\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => m_axi_gmem1_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => ap_rst_n,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \^could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rreq_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4C44"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I1 => \pout[3]_i_3__0_n_4\,
      I2 => \full_n_i_2__2_n_4\,
      I3 => data_vld_reg_n_4,
      O => \data_vld_i_1__2_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => data_vld_reg_n_4,
      O => \empty_n_i_1__0_n_4\
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => \q_reg[0]\
    );
\empty_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4C44FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \^rreq_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_4\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__2_n_4\,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5__0_n_4\,
      I4 => pout_reg(0),
      I5 => \full_n_i_3__1_n_4\,
      O => \full_n_i_1__4_n_4\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => \dout_buf_reg[34]\(0),
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => \full_n_i_2__2_n_4\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => \full_n_i_3__1_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_4\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_addr_buf_reg[2]_0\(0)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_4\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5__0_n_4\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__0_n_4\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5__0_n_4\,
      O => \pout[2]_i_1__0_n_4\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => empty_n_reg_1,
      O => \pout[3]_i_1__0_n_4\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5__0_n_4\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2__0_n_4\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__0_n_4\
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem1_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_4,
      O => \pout[3]_i_5__0_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[0]_i_1__0_n_4\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[1]_i_1__0_n_4\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[2]_i_1__0_n_4\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_4\,
      D => \pout[3]_i_2__0_n_4\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^rreq_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \start_addr_reg[31]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(0),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(1),
      I4 => \end_addr_buf_reg[11]\(1),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(3),
      I4 => \end_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(5),
      I4 => \end_addr_buf_reg[11]\(5),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(6),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(7),
      I4 => \end_addr_buf_reg[11]\(7),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(8),
      I4 => \end_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_m_axi_B_AXI_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \sum5_i_i_reg_1335_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13 : entity is "kernel_2mm_wrapper_gmem1_m_axi_reg_slice";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_2__0_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => readData32_U0_m_axi_B_AXI_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_B_AXI_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__1_n_4\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__1_n_4\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__1_n_4\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__1_n_4\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__1_n_4\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__1_n_4\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__1_n_4\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__1_n_4\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__1_n_4\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__1_n_4\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__1_n_4\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__1_n_4\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__1_n_4\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__1_n_4\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__1_n_4\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__1_n_4\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__1_n_4\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__1_n_4\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__1_n_4\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__1_n_4\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__1_n_4\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => readData32_U0_m_axi_B_AXI_ARVALID,
      O => load_p1
    );
\data_p1[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_2__0_n_4\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__1_n_4\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__1_n_4\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__1_n_4\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__1_n_4\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__1_n_4\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__1_n_4\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__1_n_4\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum5_i_i_reg_1335_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__1_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_4\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_4\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_4\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_4\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_4\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_4\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_4\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_4\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_4\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_4\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_4\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_4\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_4\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_4\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_4\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_4\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_4\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_4\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_4\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_4\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_4\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2__0_n_4\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_4\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_4\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_4\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_4\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_4\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_4\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_4\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_4\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_B_AXI_ARVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum5_i_i_reg_1335_reg[29]\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => readData32_U0_m_axi_B_AXI_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => readData32_U0_m_axi_B_AXI_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__1_n_4\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => readData32_U0_m_axi_B_AXI_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1__1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    readData32_U0_m_axi_B_AXI_RREADY : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter10 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0\ : entity is "kernel_2mm_wrapper_gmem1_m_axi_reg_slice";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \^i_rvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_2__0_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  I_RVALID <= \^i_rvalid\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => readData32_U0_m_axi_B_AXI_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => readData32_U0_m_axi_B_AXI_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__2_n_4\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__2_n_4\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__2_n_4\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__2_n_4\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__2_n_4\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__2_n_4\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__2_n_4\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__2_n_4\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__2_n_4\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__2_n_4\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__2_n_4\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__2_n_4\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__2_n_4\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__2_n_4\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__2_n_4\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__2_n_4\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__2_n_4\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__2_n_4\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__2_n_4\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__2_n_4\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__2_n_4\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_1__2_n_4\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__2_n_4\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[30]\,
      O => \data_p1[30]_i_1__0_n_4\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010557500100000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\,
      I2 => ap_enable_reg_pp1_iter10,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => \state__0\(0),
      I5 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[31]\,
      O => \data_p1[31]_i_2__0_n_4\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__2_n_4\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__2_n_4\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__2_n_4\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__2_n_4\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__2_n_4\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__2_n_4\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__2_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_4\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_4\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_4\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_4\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_4\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_4\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_4\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_4\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_4\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_4\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_4\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_4\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_4\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_4\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_4\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_4\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_4\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_4\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_4\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_4\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_4\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_4\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_4\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_4\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__0_n_4\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_4\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_4\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_4\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_4\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_4\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_4\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_4\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(1),
      I2 => readData32_U0_m_axi_B_AXI_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_4\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => readData32_U0_m_axi_B_AXI_RREADY,
      I1 => \^i_rvalid\,
      I2 => state(1),
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__2_n_4\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^i_rvalid\,
      I3 => \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\,
      I4 => ap_enable_reg_pp1_iter10,
      I5 => ap_block_pp1_stage0_subdone,
      O => \state[1]_i_1__2_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_4\,
      Q => \^i_rvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem2_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \pout_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0\ : entity is "kernel_2mm_wrapper_gmem2_m_axi_buffer";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_4\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__5_n_4\ : STD_LOGIC;
  signal \full_n_i_2__7_n_4\ : STD_LOGIC;
  signal \full_n_i_3__4_n_4\ : STD_LOGIC;
  signal \full_n_i_4__1_n_4\ : STD_LOGIC;
  signal \^m_axi_gmem2_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__1_n_4\ : STD_LOGIC;
  signal \mem_reg_i_8__2_n_4\ : STD_LOGIC;
  signal \mem_reg_i_9__1_n_4\ : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_4_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_4 : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3__1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4__1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5__1_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6__1_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3__1_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4__1_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5__1_n_4\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_4\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair353";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4__1\ : label is "soft_lutpair350";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair370";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_gmem2_RREADY <= \^m_axi_gmem2_rready\;
\bus_equal_gen.rdata_valid_t_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[34]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_4\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => \dout_valid_i_1__1_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_4\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__1_n_4\,
      I2 => m_axi_gmem2_RVALID,
      I3 => \^m_axi_gmem2_rready\,
      I4 => \full_n_i_4__1_n_4\,
      I5 => empty_n_reg_n_4,
      O => \empty_n_i_1__1_n_4\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(2),
      I3 => \empty_n_i_3__1_n_4\,
      O => \empty_n_i_2__1_n_4\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(4),
      O => \empty_n_i_3__1_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_4\,
      Q => empty_n_reg_n_4,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_4\,
      I2 => \full_n_i_3__4_n_4\,
      I3 => \full_n_i_4__1_n_4\,
      I4 => \^m_axi_gmem2_rready\,
      I5 => m_axi_gmem2_RVALID,
      O => \full_n_i_1__5_n_4\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(5),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => \full_n_i_2__7_n_4\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      O => \full_n_i_3__4_n_4\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_4,
      O => \full_n_i_4__1_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_4\,
      Q => \^m_axi_gmem2_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__2_n_4\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem2_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_36,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem2_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem2_RVALID,
      WEBWE(2) => m_axi_gmem2_RVALID,
      WEBWE(1) => m_axi_gmem2_RVALID,
      WEBWE(0) => m_axi_gmem2_RVALID
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_4,
      I5 => \raddr_reg_n_4_[1]\,
      O => \mem_reg_i_10__1_n_4\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[7]\,
      I1 => \raddr_reg_n_4_[5]\,
      I2 => \mem_reg_i_9__1_n_4\,
      I3 => \raddr_reg_n_4_[6]\,
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[6]\,
      I1 => \raddr_reg_n_4_[4]\,
      I2 => \raddr_reg_n_4_[3]\,
      I3 => \mem_reg_i_10__1_n_4\,
      I4 => \raddr_reg_n_4_[2]\,
      I5 => \raddr_reg_n_4_[5]\,
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[5]\,
      I1 => \raddr_reg_n_4_[2]\,
      I2 => \mem_reg_i_10__1_n_4\,
      I3 => \raddr_reg_n_4_[3]\,
      I4 => \raddr_reg_n_4_[4]\,
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__1_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      I4 => \raddr_reg_n_4_[3]\,
      I5 => \raddr_reg_n_4_[4]\,
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[3]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \full_n_i_4__1_n_4\,
      I3 => \raddr_reg_n_4_[0]\,
      I4 => \raddr_reg_n_4_[2]\,
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__1_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[1]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => \raddr_reg_n_4_[0]\,
      O => rnext(1)
    );
\mem_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__2_n_4\
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[4]\,
      I1 => \raddr_reg_n_4_[3]\,
      I2 => \raddr_reg_n_4_[1]\,
      I3 => \full_n_i_4__1_n_4\,
      I4 => \raddr_reg_n_4_[0]\,
      I5 => \raddr_reg_n_4_[2]\,
      O => \mem_reg_i_9__1_n_4\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^q\(32),
      O => \pout_reg[0]\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \q_tmp_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \q_tmp_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \q_tmp_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \q_tmp_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \q_tmp_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \q_tmp_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \q_tmp_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \q_tmp_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \q_tmp_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \q_tmp_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \q_tmp_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \q_tmp_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \q_tmp_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \q_tmp_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \q_tmp_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \q_tmp_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \q_tmp_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \q_tmp_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \q_tmp_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \q_tmp_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => \q_tmp_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => \q_tmp_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => \q_tmp_reg_n_4_[34]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \q_tmp_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \q_tmp_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__2_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => \full_n_i_4__1_n_4\,
      I1 => usedw_reg(0),
      I2 => \empty_n_i_2__1_n_4\,
      I3 => \^m_axi_gmem2_rready\,
      I4 => m_axi_gmem2_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_4,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_4\
    );
\usedw[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__1_n_4\
    );
\usedw[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__1_n_4\
    );
\usedw[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__1_n_4\
    );
\usedw[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__1_n_4\
    );
\usedw[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_4,
      O => \usedw[4]_i_6__1_n_4\
    );
\usedw[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^m_axi_gmem2_rready\,
      I5 => m_axi_gmem2_RVALID,
      O => \usedw[7]_i_1__3_n_4\
    );
\usedw[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_3__1_n_4\
    );
\usedw[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__1_n_4\
    );
\usedw[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__1_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw[0]_i_1__1_n_4\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[4]_i_1__1_n_11\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[4]_i_1__1_n_10\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[4]_i_1__1_n_9\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[4]_i_1__1_n_8\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__1_n_4\,
      CO(2) => \usedw_reg[4]_i_1__1_n_5\,
      CO(1) => \usedw_reg[4]_i_1__1_n_6\,
      CO(0) => \usedw_reg[4]_i_1__1_n_7\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__1_n_4\,
      O(3) => \usedw_reg[4]_i_1__1_n_8\,
      O(2) => \usedw_reg[4]_i_1__1_n_9\,
      O(1) => \usedw_reg[4]_i_1__1_n_10\,
      O(0) => \usedw_reg[4]_i_1__1_n_11\,
      S(3) => \usedw[4]_i_3__1_n_4\,
      S(2) => \usedw[4]_i_4__1_n_4\,
      S(1) => \usedw[4]_i_5__1_n_4\,
      S(0) => \usedw[4]_i_6__1_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[7]_i_2__1_n_11\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[7]_i_2__1_n_10\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_4\,
      D => \usedw_reg[7]_i_2__1_n_9\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__1_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__1_n_6\,
      CO(0) => \usedw_reg[7]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__1_n_9\,
      O(1) => \usedw_reg[7]_i_2__1_n_10\,
      O(0) => \usedw_reg[7]_i_2__1_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__1_n_4\,
      S(1) => \usedw[7]_i_4__1_n_4\,
      S(0) => \usedw[7]_i_5__1_n_4\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_4\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_4\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_4\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_4\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_4\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__2_n_4\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_4\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_4\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem2_RVALID,
      I1 => \^m_axi_gmem2_rready\,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_4\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_4\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_4\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_4\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_4\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_4\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_4\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_4\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_4\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_4\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0\ : entity is "kernel_2mm_wrapper_gmem2_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5__1_n_4\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_4\ : STD_LOGIC;
  signal \full_n_i_2__6_n_4\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__1\ : label is "soft_lutpair389";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__2\ : label is "soft_lutpair389";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(30 downto 0) <= \^invalid_len_event_reg\(30 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(30),
      O => \align_len_reg[31]\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4__1_n_4\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5__1_n_4\,
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4__1_n_4\
    );
\could_multi_bursts.arlen_buf[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5__1_n_4\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \data_vld_i_1__3_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => data_vld_reg_n_4,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_4\,
      I2 => rreq_handling_reg_0,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__6_n_4\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__6_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^invalid_len_event_reg\(30),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => rreq_handling_reg(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => \sect_cnt_reg[19]\(17),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]\(16),
      I4 => \sect_cnt_reg[19]\(15),
      I5 => \end_addr_buf_reg[31]\(15),
      O => rreq_handling_reg(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(13),
      I3 => \end_addr_buf_reg[31]\(13),
      I4 => \sect_cnt_reg[19]\(12),
      I5 => \end_addr_buf_reg[31]\(12),
      O => rreq_handling_reg(0)
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(11),
      I1 => \sect_cnt_reg[19]\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \sect_cnt_reg[19]\(10),
      I5 => \end_addr_buf_reg[31]\(10),
      O => S(3)
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]\(7),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => S(2)
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \sect_cnt_reg[19]\(4),
      I5 => \end_addr_buf_reg[31]\(4),
      O => S(1)
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => \sect_cnt_reg[19]\(2),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \sect_cnt_reg[19]\(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1__1_n_4\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[1]_i_1__1_n_4\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => rreq_handling_reg_0,
      O => \pout[2]_i_1__1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rreq_handling_reg_0,
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg_1,
      I3 => full_n_reg_0,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_addr_buf_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \start_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1\ : entity is "kernel_2mm_wrapper_gmem2_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__4_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__1_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__7_n_4\ : STD_LOGIC;
  signal \full_n_i_2__5_n_4\ : STD_LOGIC;
  signal \full_n_i_3__3_n_4\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3__1_n_4\ : STD_LOGIC;
  signal \pout[3]_i_5__1_n_4\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rreq_handling_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \empty_n_i_1__25\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \pout[2]_i_1__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rreq_handling_i_1__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__2\ : label is "soft_lutpair374";
begin
  \could_multi_bursts.loop_cnt_reg[5]\(0) <= \^could_multi_bursts.loop_cnt_reg[5]\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  next_rreq <= \^next_rreq\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => m_axi_gmem2_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => ap_rst_n,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem2_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \^could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rreq_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4C44"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I1 => \pout[3]_i_3__1_n_4\,
      I2 => \full_n_i_2__5_n_4\,
      I3 => data_vld_reg_n_4,
      O => \data_vld_i_1__4_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => data_vld_reg_n_4,
      O => \empty_n_i_1__1_n_4\
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => \q_reg[0]\
    );
\empty_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4C44FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \^rreq_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_4\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\fifo_rreq_valid_buf_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__5_n_4\,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5__1_n_4\,
      I4 => pout_reg(0),
      I5 => \full_n_i_3__3_n_4\,
      O => \full_n_i_1__7_n_4\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => \dout_buf_reg[34]\(0),
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => \full_n_i_2__5_n_4\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => \full_n_i_3__3_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_4\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_addr_buf_reg[2]_0\(0)
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__1_n_4\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5__1_n_4\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__1_n_4\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5__1_n_4\,
      O => \pout[2]_i_1__1_n_4\
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3__1_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => empty_n_reg_1,
      O => \pout[3]_i_1__1_n_4\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5__1_n_4\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2__1_n_4\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__1_n_4\
    );
\pout[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem2_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_4,
      O => \pout[3]_i_5__1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_4\,
      D => \pout[0]_i_1__1_n_4\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_4\,
      D => \pout[1]_i_1__1_n_4\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_4\,
      D => \pout[2]_i_1__1_n_4\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_4\,
      D => \pout[3]_i_2__1_n_4\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
\rreq_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^rreq_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \start_addr_reg[31]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(0),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(1),
      I4 => \end_addr_buf_reg[11]\(1),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(3),
      I4 => \end_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(5),
      I4 => \end_addr_buf_reg[11]\(5),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(6),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(7),
      I4 => \end_addr_buf_reg[11]\(7),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(8),
      I4 => \end_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_m_axi_C_AXI_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \sum9_i_i_reg_1402_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12 : entity is "kernel_2mm_wrapper_gmem2_m_axi_reg_slice";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_2__1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => readData32_U0_m_axi_C_AXI_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_C_AXI_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__3_n_4\
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__3_n_4\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__3_n_4\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__3_n_4\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__3_n_4\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__3_n_4\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__3_n_4\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__3_n_4\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__3_n_4\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__3_n_4\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__3_n_4\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__3_n_4\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__3_n_4\
    );
\data_p1[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__3_n_4\
    );
\data_p1[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__3_n_4\
    );
\data_p1[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__3_n_4\
    );
\data_p1[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__3_n_4\
    );
\data_p1[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__3_n_4\
    );
\data_p1[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__3_n_4\
    );
\data_p1[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__3_n_4\
    );
\data_p1[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__3_n_4\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => readData32_U0_m_axi_C_AXI_ARVALID,
      O => load_p1
    );
\data_p1[29]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_2__1_n_4\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__3_n_4\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__3_n_4\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__3_n_4\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__3_n_4\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__3_n_4\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__3_n_4\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__3_n_4\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum9_i_i_reg_1402_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__3_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_4\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_4\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_4\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_4\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_4\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_4\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_4\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_4\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_4\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_4\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_4\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_4\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_4\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__3_n_4\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__3_n_4\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__3_n_4\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__3_n_4\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__3_n_4\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__3_n_4\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__3_n_4\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__3_n_4\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2__1_n_4\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_4\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_4\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_4\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_4\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_4\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_4\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_4\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_4\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_C_AXI_ARVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum9_i_i_reg_1402_reg[29]\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => readData32_U0_m_axi_C_AXI_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__3_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => readData32_U0_m_axi_C_AXI_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__3_n_4\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => readData32_U0_m_axi_C_AXI_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1__3_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    readData32_U0_m_axi_C_AXI_RREADY : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter9 : in STD_LOGIC;
    ap_block_pp2_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0\ : entity is "kernel_2mm_wrapper_gmem2_m_axi_reg_slice";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0\ is
  signal \^i_rvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_2__1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__4_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  I_RVALID <= \^i_rvalid\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => readData32_U0_m_axi_C_AXI_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => readData32_U0_m_axi_C_AXI_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__4_n_4\
    );
\data_p1[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__4_n_4\
    );
\data_p1[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__4_n_4\
    );
\data_p1[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__4_n_4\
    );
\data_p1[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__4_n_4\
    );
\data_p1[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__4_n_4\
    );
\data_p1[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__4_n_4\
    );
\data_p1[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__4_n_4\
    );
\data_p1[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__4_n_4\
    );
\data_p1[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__4_n_4\
    );
\data_p1[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__4_n_4\
    );
\data_p1[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__4_n_4\
    );
\data_p1[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__4_n_4\
    );
\data_p1[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__4_n_4\
    );
\data_p1[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__4_n_4\
    );
\data_p1[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__4_n_4\
    );
\data_p1[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__4_n_4\
    );
\data_p1[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__4_n_4\
    );
\data_p1[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__4_n_4\
    );
\data_p1[27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__4_n_4\
    );
\data_p1[28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__4_n_4\
    );
\data_p1[29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_1__4_n_4\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__4_n_4\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[30]\,
      O => \data_p1[30]_i_1__1_n_4\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010557500100000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\,
      I2 => ap_enable_reg_pp2_iter9,
      I3 => ap_block_pp2_stage0_subdone,
      I4 => \state__0\(0),
      I5 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p1
    );
\data_p1[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[31]\,
      O => \data_p1[31]_i_2__1_n_4\
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__4_n_4\
    );
\data_p1[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__4_n_4\
    );
\data_p1[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__4_n_4\
    );
\data_p1[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__4_n_4\
    );
\data_p1[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__4_n_4\
    );
\data_p1[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__4_n_4\
    );
\data_p1[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__4_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__4_n_4\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__4_n_4\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__4_n_4\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__4_n_4\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__4_n_4\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__4_n_4\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__4_n_4\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__4_n_4\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__4_n_4\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__4_n_4\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__4_n_4\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__4_n_4\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__4_n_4\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__4_n_4\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__4_n_4\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__4_n_4\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__4_n_4\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__4_n_4\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__4_n_4\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__4_n_4\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__4_n_4\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__4_n_4\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_4\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_4\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__1_n_4\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__4_n_4\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__4_n_4\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__4_n_4\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__4_n_4\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__4_n_4\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__4_n_4\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__4_n_4\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(1),
      I2 => readData32_U0_m_axi_C_AXI_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__4_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_4\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => readData32_U0_m_axi_C_AXI_RREADY,
      I1 => \^i_rvalid\,
      I2 => state(1),
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__4_n_4\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^i_rvalid\,
      I3 => \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\,
      I4 => ap_enable_reg_pp2_iter9,
      I5 => ap_block_pp2_stage0_subdone,
      O => \state[1]_i_1__4_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_4\,
      Q => \^i_rvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem3_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \pout_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem3_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0\ : entity is "kernel_2mm_wrapper_gmem3_m_axi_buffer";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_valid_i_1__2_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_4\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__8_n_4\ : STD_LOGIC;
  signal \full_n_i_2__10_n_4\ : STD_LOGIC;
  signal \full_n_i_3__6_n_4\ : STD_LOGIC;
  signal \full_n_i_4__2_n_4\ : STD_LOGIC;
  signal \^m_axi_gmem3_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__2_n_4\ : STD_LOGIC;
  signal \mem_reg_i_8__3_n_4\ : STD_LOGIC;
  signal \mem_reg_i_9__2_n_4\ : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_4_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_4_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_reg_n_4 : STD_LOGIC;
  signal \usedw[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3__2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4__2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5__2_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6__2_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1__4_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3__2_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4__2_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5__2_n_4\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__2_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__2_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__2_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2__2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2__2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3__2_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4__2_n_4\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1__2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \dout_valid_i_1__2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \full_n_i_3__6\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair426";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4__2\ : label is "soft_lutpair423";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair443";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_gmem3_RREADY <= \^m_axi_gmem3_rready\;
\bus_equal_gen.rdata_valid_t_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[34]_i_2_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_4_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_4,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_4\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      O => \dout_valid_i_1__2_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__2_n_4\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__2_n_4\,
      I2 => m_axi_gmem3_RVALID,
      I3 => \^m_axi_gmem3_rready\,
      I4 => \full_n_i_4__2_n_4\,
      I5 => empty_n_reg_n_4,
      O => \empty_n_i_1__2_n_4\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(2),
      I3 => \empty_n_i_3__2_n_4\,
      O => \empty_n_i_2__2_n_4\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(4),
      O => \empty_n_i_3__2_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_4\,
      Q => empty_n_reg_n_4,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF55FFFFFF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_4\,
      I2 => \full_n_i_3__6_n_4\,
      I3 => \full_n_i_4__2_n_4\,
      I4 => \^m_axi_gmem3_rready\,
      I5 => m_axi_gmem3_RVALID,
      O => \full_n_i_1__8_n_4\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(5),
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      O => \full_n_i_2__10_n_4\
    );
\full_n_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      O => \full_n_i_3__6_n_4\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_4,
      O => \full_n_i_4__2_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_4\,
      Q => \^m_axi_gmem3_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__3_n_4\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem3_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_36,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem3_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem3_RVALID,
      WEBWE(2) => m_axi_gmem3_RVALID,
      WEBWE(1) => m_axi_gmem3_RVALID,
      WEBWE(0) => m_axi_gmem3_RVALID
    );
\mem_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_4,
      I5 => \raddr_reg_n_4_[1]\,
      O => \mem_reg_i_10__2_n_4\
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[7]\,
      I1 => \raddr_reg_n_4_[5]\,
      I2 => \mem_reg_i_9__2_n_4\,
      I3 => \raddr_reg_n_4_[6]\,
      O => rnext(7)
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[6]\,
      I1 => \raddr_reg_n_4_[4]\,
      I2 => \raddr_reg_n_4_[3]\,
      I3 => \mem_reg_i_10__2_n_4\,
      I4 => \raddr_reg_n_4_[2]\,
      I5 => \raddr_reg_n_4_[5]\,
      O => rnext(6)
    );
\mem_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[5]\,
      I1 => \raddr_reg_n_4_[2]\,
      I2 => \mem_reg_i_10__2_n_4\,
      I3 => \raddr_reg_n_4_[3]\,
      I4 => \raddr_reg_n_4_[4]\,
      O => rnext(5)
    );
\mem_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__2_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      I4 => \raddr_reg_n_4_[3]\,
      I5 => \raddr_reg_n_4_[4]\,
      O => rnext(4)
    );
\mem_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[3]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \full_n_i_4__2_n_4\,
      I3 => \raddr_reg_n_4_[0]\,
      I4 => \raddr_reg_n_4_[2]\,
      O => rnext(3)
    );
\mem_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \raddr_reg_n_4_[2]\,
      I1 => \raddr_reg_n_4_[0]\,
      I2 => \full_n_i_4__2_n_4\,
      I3 => \raddr_reg_n_4_[1]\,
      O => rnext(2)
    );
\mem_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_4_[1]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => \raddr_reg_n_4_[0]\,
      O => rnext(1)
    );
\mem_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => empty_n_reg_n_4,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => \mem_reg_i_8__3_n_4\
    );
\mem_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \raddr_reg_n_4_[4]\,
      I1 => \raddr_reg_n_4_[3]\,
      I2 => \raddr_reg_n_4_[1]\,
      I3 => \full_n_i_4__2_n_4\,
      I4 => \raddr_reg_n_4_[0]\,
      I5 => \raddr_reg_n_4_[2]\,
      O => \mem_reg_i_9__2_n_4\
    );
\pout[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^q\(32),
      O => \pout_reg[0]\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \q_tmp_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \q_tmp_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \q_tmp_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \q_tmp_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \q_tmp_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \q_tmp_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \q_tmp_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \q_tmp_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \q_tmp_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \q_tmp_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \q_tmp_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \q_tmp_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \q_tmp_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \q_tmp_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \q_tmp_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \q_tmp_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \q_tmp_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \q_tmp_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \q_tmp_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \q_tmp_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \q_tmp_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \q_tmp_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \q_tmp_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => \q_tmp_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => \q_tmp_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => \q_tmp_reg_n_4_[34]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \q_tmp_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \q_tmp_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \q_tmp_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \q_tmp_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \q_tmp_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \q_tmp_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \q_tmp_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__3_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => \full_n_i_4__2_n_4\,
      I1 => usedw_reg(0),
      I2 => \empty_n_i_2__2_n_4\,
      I3 => \^m_axi_gmem3_rready\,
      I4 => m_axi_gmem3_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_4,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__2_n_4\
    );
\usedw[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__2_n_4\
    );
\usedw[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__2_n_4\
    );
\usedw[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__2_n_4\
    );
\usedw[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__2_n_4\
    );
\usedw[4]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555599999999"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => push,
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_4,
      O => \usedw[4]_i_6__2_n_4\
    );
\usedw[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^beat_valid\,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \^m_axi_gmem3_rready\,
      I5 => m_axi_gmem3_RVALID,
      O => \usedw[7]_i_1__4_n_4\
    );
\usedw[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_3__2_n_4\
    );
\usedw[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__2_n_4\
    );
\usedw[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__2_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw[0]_i_1__2_n_4\,
      Q => usedw_reg(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[4]_i_1__2_n_11\,
      Q => usedw_reg(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[4]_i_1__2_n_10\,
      Q => usedw_reg(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[4]_i_1__2_n_9\,
      Q => usedw_reg(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[4]_i_1__2_n_8\,
      Q => usedw_reg(4),
      R => ap_rst_n_inv
    );
\usedw_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__2_n_4\,
      CO(2) => \usedw_reg[4]_i_1__2_n_5\,
      CO(1) => \usedw_reg[4]_i_1__2_n_6\,
      CO(0) => \usedw_reg[4]_i_1__2_n_7\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__2_n_4\,
      O(3) => \usedw_reg[4]_i_1__2_n_8\,
      O(2) => \usedw_reg[4]_i_1__2_n_9\,
      O(1) => \usedw_reg[4]_i_1__2_n_10\,
      O(0) => \usedw_reg[4]_i_1__2_n_11\,
      S(3) => \usedw[4]_i_3__2_n_4\,
      S(2) => \usedw[4]_i_4__2_n_4\,
      S(1) => \usedw[4]_i_5__2_n_4\,
      S(0) => \usedw[4]_i_6__2_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[7]_i_2__2_n_11\,
      Q => usedw_reg(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[7]_i_2__2_n_10\,
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__4_n_4\,
      D => \usedw_reg[7]_i_2__2_n_9\,
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\usedw_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__2_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__2_n_6\,
      CO(0) => \usedw_reg[7]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__2_n_9\,
      O(1) => \usedw_reg[7]_i_2__2_n_10\,
      O(0) => \usedw_reg[7]_i_2__2_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__2_n_4\,
      S(1) => \usedw[7]_i_4__2_n_4\,
      S(0) => \usedw[7]_i_5__2_n_4\
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__2_n_4\
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__2_n_4\
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__2_n_4\
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__2_n_4\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__2_n_4\
    );
\waddr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__3_n_4\
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__2_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__2_n_4\
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__2_n_4\
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem3_RVALID,
      I1 => \^m_axi_gmem3_rready\,
      O => push
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__2_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__2_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__2_n_4\
    );
\waddr[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__2_n_4\
    );
\waddr[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__2_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__2_n_4\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__2_n_4\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__2_n_4\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__2_n_4\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_4\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__3_n_4\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__2_n_4\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__2_n_4\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 30 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0\ : entity is "kernel_2mm_wrapper_gmem3_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0\ is
  signal \could_multi_bursts.arlen_buf[3]_i_4__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5__2_n_4\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_4\ : STD_LOGIC;
  signal data_vld_i_2_n_4 : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__9_n_4\ : STD_LOGIC;
  signal \full_n_i_2__9_n_4\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal \pout[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[2]_i_2_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__2\ : label is "soft_lutpair463";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__3\ : label is "soft_lutpair463";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(30 downto 0) <= \^invalid_len_event_reg\(30 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(30),
      O => \align_len_reg[31]\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4__2_n_4\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5__2_n_4\,
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4__2_n_4\
    );
\could_multi_bursts.arlen_buf[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5__2_n_4\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_i_2_n_4,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__5_n_4\
    );
data_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => full_n_reg_0,
      I2 => CO(0),
      I3 => rreq_handling_reg_0,
      I4 => \^fifo_rreq_valid\,
      O => data_vld_i_2_n_4
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_4,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5FFF5FFF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_4\,
      I2 => \pout[2]_i_2_n_4\,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_4,
      O => \full_n_i_1__9_n_4\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_4_[2]\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      O => \full_n_i_2__9_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^invalid_len_event_reg\(30),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => \sect_cnt_reg[19]_0\(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => \sect_cnt_reg[19]_0\(18),
      O => rreq_handling_reg(2)
    );
\last_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(17),
      I1 => \sect_cnt_reg[19]_0\(17),
      I2 => \sect_cnt_reg[19]_0\(16),
      I3 => \end_addr_buf_reg[31]\(16),
      I4 => \sect_cnt_reg[19]_0\(15),
      I5 => \end_addr_buf_reg[31]\(15),
      O => rreq_handling_reg(1)
    );
\last_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => \sect_cnt_reg[19]_0\(14),
      I2 => \sect_cnt_reg[19]_0\(13),
      I3 => \end_addr_buf_reg[31]\(13),
      I4 => \sect_cnt_reg[19]_0\(12),
      I5 => \end_addr_buf_reg[31]\(12),
      O => rreq_handling_reg(0)
    );
\last_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(11),
      I1 => \sect_cnt_reg[19]_0\(11),
      I2 => \sect_cnt_reg[19]_0\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \sect_cnt_reg[19]_0\(10),
      I5 => \end_addr_buf_reg[31]\(10),
      O => S(3)
    );
\last_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(6),
      I1 => \end_addr_buf_reg[31]\(6),
      I2 => \sect_cnt_reg[19]_0\(7),
      I3 => \end_addr_buf_reg[31]\(7),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]_0\(8),
      O => S(2)
    );
\last_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(5),
      I1 => \sect_cnt_reg[19]_0\(5),
      I2 => \sect_cnt_reg[19]_0\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \sect_cnt_reg[19]_0\(4),
      I5 => \end_addr_buf_reg[31]\(4),
      O => S(1)
    );
\last_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(2),
      I1 => \sect_cnt_reg[19]_0\(2),
      I2 => \sect_cnt_reg[19]_0\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \sect_cnt_reg[19]_0\(1),
      I5 => \end_addr_buf_reg[31]\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \pout_reg_n_4_[1]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1__2_n_4\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2_n_4\,
      O => \pout[1]_i_1__2_n_4\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_2_n_4\,
      O => \pout[2]_i_1__2_n_4\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg_0,
      I2 => CO(0),
      I3 => full_n_reg_0,
      O => \pout[2]_i_2_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__2_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__2_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__2_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg_0,
      I3 => full_n_reg_0,
      O => \sect_cnt_reg[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_addr_buf_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    m_axi_gmem3_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \start_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1\ : entity is "kernel_2mm_wrapper_gmem3_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__6_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__2_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__10_n_4\ : STD_LOGIC;
  signal \full_n_i_2__8_n_4\ : STD_LOGIC;
  signal \full_n_i_3__5_n_4\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2__2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3__2_n_4\ : STD_LOGIC;
  signal \pout[3]_i_5__2_n_4\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rreq_handling_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \empty_n_i_1__26\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \pout[1]_i_1__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \pout[2]_i_1__2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \pout[3]_i_2__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \pout[3]_i_3__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rreq_handling_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__3\ : label is "soft_lutpair447";
begin
  \could_multi_bursts.loop_cnt_reg[5]\(0) <= \^could_multi_bursts.loop_cnt_reg[5]\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  next_rreq <= \^next_rreq\;
  rreq_handling_reg <= \^rreq_handling_reg\;
\align_len[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404000000000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => m_axi_gmem3_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I5 => ap_rst_n,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem3_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \^could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.arlen_buf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rreq_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC4C44"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I1 => \pout[3]_i_3__2_n_4\,
      I2 => \full_n_i_2__8_n_4\,
      I3 => data_vld_reg_n_4,
      O => \data_vld_i_1__6_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A2AAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => data_vld_reg_n_4,
      O => \empty_n_i_1__2_n_4\
    );
\empty_n_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => CO(0),
      I2 => rreq_handling_reg_1,
      I3 => fifo_rreq_valid,
      O => empty_n_reg_1(0)
    );
\empty_n_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4C44FFFFFFFF"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \sect_len_buf_reg[7]_0\,
      I5 => rreq_handling_reg_1,
      O => \^rreq_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_4\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\fifo_rreq_valid_buf_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^rreq_handling_reg\,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__8_n_4\,
      I1 => ap_rst_n,
      I2 => fifo_rctl_ready,
      I3 => \pout[3]_i_5__2_n_4\,
      I4 => pout_reg(0),
      I5 => \full_n_i_3__5_n_4\,
      O => \full_n_i_1__10_n_4\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80880000AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => \dout_buf_reg[34]\(0),
      I2 => rdata_ack_t,
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => beat_valid,
      I5 => \^empty_n_reg_0\,
      O => \full_n_i_2__8_n_4\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(3),
      I2 => pout_reg(2),
      O => \full_n_i_3__5_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_4\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_addr_buf_reg[2]_0\(0)
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__2_n_4\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5__2_n_4\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__2_n_4\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => pout_reg(2),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5__2_n_4\,
      O => \pout[2]_i_1__2_n_4\
    );
\pout[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C004"
    )
        port map (
      I0 => \pout[3]_i_3__2_n_4\,
      I1 => data_vld_reg_n_4,
      I2 => \^could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => empty_n_reg_2,
      O => \pout[3]_i_1__2_n_4\
    );
\pout[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_5__2_n_4\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2__2_n_4\
    );
\pout[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__2_n_4\
    );
\pout[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => m_axi_gmem3_ARREADY,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => data_vld_reg_n_4,
      O => \pout[3]_i_5__2_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_4\,
      D => \pout[0]_i_1__2_n_4\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_4\,
      D => \pout[1]_i_1__2_n_4\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_4\,
      D => \pout[2]_i_1__2_n_4\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_4\,
      D => \pout[3]_i_2__2_n_4\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
\rreq_handling_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^rreq_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \start_addr_reg[31]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg[31]\(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
\sect_len_buf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3C13301FFCD3F0D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(0),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(1),
      I4 => \end_addr_buf_reg[11]\(1),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(3),
      I4 => \end_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(5),
      I4 => \end_addr_buf_reg[11]\(5),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(6),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(7),
      I4 => \end_addr_buf_reg[11]\(7),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(8),
      I4 => \end_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC1CD333F010D"
    )
        port map (
      I0 => \^rreq_handling_reg\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \sum1_i_i_reg_1469_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11 : entity is "kernel_2mm_wrapper_gmem3_m_axi_reg_slice";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_2__2_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__5_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__5_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__5_n_4\
    );
\data_p1[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__5_n_4\
    );
\data_p1[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__5_n_4\
    );
\data_p1[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__5_n_4\
    );
\data_p1[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__5_n_4\
    );
\data_p1[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__5_n_4\
    );
\data_p1[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__5_n_4\
    );
\data_p1[16]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__5_n_4\
    );
\data_p1[17]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__5_n_4\
    );
\data_p1[18]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__5_n_4\
    );
\data_p1[19]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__5_n_4\
    );
\data_p1[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__5_n_4\
    );
\data_p1[20]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__5_n_4\
    );
\data_p1[21]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__5_n_4\
    );
\data_p1[22]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__5_n_4\
    );
\data_p1[23]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__5_n_4\
    );
\data_p1[24]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__5_n_4\
    );
\data_p1[25]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__5_n_4\
    );
\data_p1[26]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__5_n_4\
    );
\data_p1[27]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__5_n_4\
    );
\data_p1[28]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__5_n_4\
    );
\data_p1[29]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      O => load_p1
    );
\data_p1[29]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_2__2_n_4\
    );
\data_p1[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__5_n_4\
    );
\data_p1[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__5_n_4\
    );
\data_p1[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__5_n_4\
    );
\data_p1[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__5_n_4\
    );
\data_p1[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__5_n_4\
    );
\data_p1[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__5_n_4\
    );
\data_p1[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__5_n_4\
    );
\data_p1[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__5_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__5_n_4\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__5_n_4\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__5_n_4\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__5_n_4\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__5_n_4\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__5_n_4\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__5_n_4\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__5_n_4\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__5_n_4\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__5_n_4\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__5_n_4\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__5_n_4\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__5_n_4\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__5_n_4\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__5_n_4\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__5_n_4\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__5_n_4\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__5_n_4\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__5_n_4\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__5_n_4\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__5_n_4\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2__2_n_4\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__5_n_4\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__5_n_4\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__5_n_4\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__5_n_4\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__5_n_4\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__5_n_4\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__5_n_4\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__5_n_4\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum1_i_i_reg_1469_reg[29]\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__5_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__5_n_4\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => readData32_U0_m_axi_D_input_AXI_ARVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1__5_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__5_n_4\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__5_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_RREADY : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9 : in STD_LOGIC;
    ap_block_pp3_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0\ : entity is "kernel_2mm_wrapper_gmem3_m_axi_reg_slice";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0\ is
  signal \^i_rvalid\ : STD_LOGIC;
  signal \data_p1[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_2__2_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__6_n_4\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__6_n_4\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__6_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  I_RVALID <= \^i_rvalid\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => readData32_U0_m_axi_D_input_AXI_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => readData32_U0_m_axi_D_input_AXI_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_equal_gen.data_buf[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[0]\,
      O => \data_p1[0]_i_1__6_n_4\
    );
\data_p1[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[10]\,
      O => \data_p1[10]_i_1__6_n_4\
    );
\data_p1[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[11]\,
      O => \data_p1[11]_i_1__6_n_4\
    );
\data_p1[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[12]\,
      O => \data_p1[12]_i_1__6_n_4\
    );
\data_p1[13]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[13]\,
      O => \data_p1[13]_i_1__6_n_4\
    );
\data_p1[14]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[14]\,
      O => \data_p1[14]_i_1__6_n_4\
    );
\data_p1[15]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[15]\,
      O => \data_p1[15]_i_1__6_n_4\
    );
\data_p1[16]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[16]\,
      O => \data_p1[16]_i_1__6_n_4\
    );
\data_p1[17]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[17]\,
      O => \data_p1[17]_i_1__6_n_4\
    );
\data_p1[18]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[18]\,
      O => \data_p1[18]_i_1__6_n_4\
    );
\data_p1[19]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[19]\,
      O => \data_p1[19]_i_1__6_n_4\
    );
\data_p1[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[1]\,
      O => \data_p1[1]_i_1__6_n_4\
    );
\data_p1[20]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[20]\,
      O => \data_p1[20]_i_1__6_n_4\
    );
\data_p1[21]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[21]\,
      O => \data_p1[21]_i_1__6_n_4\
    );
\data_p1[22]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[22]\,
      O => \data_p1[22]_i_1__6_n_4\
    );
\data_p1[23]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[23]\,
      O => \data_p1[23]_i_1__6_n_4\
    );
\data_p1[24]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[24]\,
      O => \data_p1[24]_i_1__6_n_4\
    );
\data_p1[25]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[25]\,
      O => \data_p1[25]_i_1__6_n_4\
    );
\data_p1[26]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[26]\,
      O => \data_p1[26]_i_1__6_n_4\
    );
\data_p1[27]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[27]\,
      O => \data_p1[27]_i_1__6_n_4\
    );
\data_p1[28]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[28]\,
      O => \data_p1[28]_i_1__6_n_4\
    );
\data_p1[29]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[29]\,
      O => \data_p1[29]_i_1__6_n_4\
    );
\data_p1[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[2]\,
      O => \data_p1[2]_i_1__6_n_4\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[30]\,
      O => \data_p1[30]_i_1__2_n_4\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010557500100000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\,
      I2 => ap_enable_reg_pp3_iter9,
      I3 => ap_block_pp3_stage0_subdone,
      I4 => \state__0\(0),
      I5 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p1
    );
\data_p1[31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[31]\,
      O => \data_p1[31]_i_2__2_n_4\
    );
\data_p1[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[3]\,
      O => \data_p1[3]_i_1__6_n_4\
    );
\data_p1[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[4]\,
      O => \data_p1[4]_i_1__6_n_4\
    );
\data_p1[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[5]\,
      O => \data_p1[5]_i_1__6_n_4\
    );
\data_p1[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[6]\,
      O => \data_p1[6]_i_1__6_n_4\
    );
\data_p1[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[7]\,
      O => \data_p1[7]_i_1__6_n_4\
    );
\data_p1[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[8]\,
      O => \data_p1[8]_i_1__6_n_4\
    );
\data_p1[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => Q(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_4_[9]\,
      O => \data_p1[9]_i_1__6_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__6_n_4\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__6_n_4\,
      Q => I_RDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__6_n_4\,
      Q => I_RDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__6_n_4\,
      Q => I_RDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__6_n_4\,
      Q => I_RDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__6_n_4\,
      Q => I_RDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__6_n_4\,
      Q => I_RDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__6_n_4\,
      Q => I_RDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__6_n_4\,
      Q => I_RDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__6_n_4\,
      Q => I_RDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__6_n_4\,
      Q => I_RDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__6_n_4\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__6_n_4\,
      Q => I_RDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__6_n_4\,
      Q => I_RDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__6_n_4\,
      Q => I_RDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__6_n_4\,
      Q => I_RDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__6_n_4\,
      Q => I_RDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__6_n_4\,
      Q => I_RDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__6_n_4\,
      Q => I_RDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__6_n_4\,
      Q => I_RDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__6_n_4\,
      Q => I_RDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__6_n_4\,
      Q => I_RDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__6_n_4\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_4\,
      Q => I_RDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__2_n_4\,
      Q => I_RDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__6_n_4\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__6_n_4\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__6_n_4\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__6_n_4\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__6_n_4\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__6_n_4\,
      Q => I_RDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__6_n_4\,
      Q => I_RDATA(9),
      R => '0'
    );
\data_p2[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\s_ready_t_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(1),
      I2 => readData32_U0_m_axi_D_input_AXI_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__6_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__6_n_4\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => readData32_U0_m_axi_D_input_AXI_RREADY,
      I1 => \^i_rvalid\,
      I2 => state(1),
      I3 => \bus_equal_gen.rdata_valid_t_reg\,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__6_n_4\
    );
\state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^i_rvalid\,
      I3 => \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\,
      I4 => ap_enable_reg_pp3_iter9,
      I5 => ap_block_pp3_stage0_subdone,
      O => \state[1]_i_1__6_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__6_n_4\,
      Q => \^i_rvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__6_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer is
  port (
    gmem4_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer is
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[35]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \dout_valid_i_1__3_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__3_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__11_n_4\ : STD_LOGIC;
  signal \full_n_i_2__13_n_4\ : STD_LOGIC;
  signal \full_n_i_3__10_n_4\ : STD_LOGIC;
  signal \^gmem4_wready\ : STD_LOGIC;
  signal \mem_reg_i_10__3_n_4\ : STD_LOGIC;
  signal mem_reg_i_11_n_4 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_4\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2__4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3__4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4__4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5__4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6__3_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3__3_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4__3_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5__4_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__3_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__3_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__3_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__3_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__3_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__3_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1__4_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__3_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_2__3_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2__3_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_3__3_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_4__3_n_4\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1__3\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \dout_valid_i_1__3\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \empty_n_i_3__3\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \full_n_i_3__10\ : label is "soft_lutpair502";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \show_ahead_i_1__3\ : label is "soft_lutpair499";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__3\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__3\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__3\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__3\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__3\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__3\ : label is "soft_lutpair522";
begin
  data_valid <= \^data_valid\;
  gmem4_WREADY <= \^gmem4_wready\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_gmem4_WREADY,
      I2 => \^data_valid\,
      I3 => burst_valid,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\bus_equal_gen.data_buf[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \^data_valid\,
      I1 => m_axi_gmem4_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => burst_valid,
      O => E(0)
    );
\could_multi_bursts.araddr_buf[31]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^q_tmp_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_4\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_4\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_4\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_4\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_4\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_4\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_4\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_4\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_4\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_4\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_4\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_4\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_4\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_4\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_4\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_4\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_4\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_4\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_4\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_4\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_4\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_4\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_4\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_4\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_4\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_4\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_4\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_4\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_1_n_4\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_4\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_4\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_4\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_4\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_4\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_4\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_4\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_4\,
      Q => Q(0),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_4\,
      Q => Q(10),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_4\,
      Q => Q(11),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_4\,
      Q => Q(12),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_4\,
      Q => Q(13),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_4\,
      Q => Q(14),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_4\,
      Q => Q(15),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_4\,
      Q => Q(16),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_4\,
      Q => Q(17),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_4\,
      Q => Q(18),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_4\,
      Q => Q(19),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_4\,
      Q => Q(1),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_4\,
      Q => Q(20),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_4\,
      Q => Q(21),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_4\,
      Q => Q(22),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_4\,
      Q => Q(23),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_4\,
      Q => Q(24),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_4\,
      Q => Q(25),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_4\,
      Q => Q(26),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_4\,
      Q => Q(27),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_4\,
      Q => Q(28),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_4\,
      Q => Q(29),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_4\,
      Q => Q(2),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_4\,
      Q => Q(30),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_4\,
      Q => Q(31),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_4\,
      Q => Q(32),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_4\,
      Q => Q(33),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_4\,
      Q => Q(34),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_1_n_4\,
      Q => Q(35),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_4\,
      Q => Q(3),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_4\,
      Q => Q(4),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_4\,
      Q => Q(5),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_4\,
      Q => Q(6),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_4\,
      Q => Q(7),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_4\,
      Q => Q(8),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_4\,
      Q => Q(9),
      R => \^q_tmp_reg[0]_0\
    );
\dout_valid_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => \^data_valid\,
      I2 => m_axi_gmem4_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => burst_valid,
      O => \dout_valid_i_1__3_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__3_n_4\,
      Q => \^data_valid\,
      R => \^q_tmp_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      I1 => \empty_n_i_2__3_n_4\,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(2),
      I3 => \empty_n_i_3__3_n_4\,
      O => \empty_n_i_2__3_n_4\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(4),
      O => \empty_n_i_3__3_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => \^q_tmp_reg[0]_0\
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__13_n_4\,
      I2 => push,
      I3 => pop,
      I4 => \^gmem4_wready\,
      O => \full_n_i_1__11_n_4\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(3),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(2),
      I4 => \full_n_i_3__10_n_4\,
      O => \full_n_i_2__13_n_4\
    );
\full_n_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__10_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_4\,
      Q => \^gmem4_wready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^gmem4_wready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\mem_reg_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__3_n_4\
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => mem_reg_i_11_n_4
    );
\mem_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \mem_reg_i_10__3_n_4\,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__3_n_4\,
      I2 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_11_n_4,
      I2 => pop,
      O => rnext(5)
    );
\mem_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59599959AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => burst_valid,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_gmem4_WREADY,
      I5 => empty_n_reg_n_4,
      O => rnext(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^q_tmp_reg[0]_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_4\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_4\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_4\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00AAAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => m_axi_gmem4_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => burst_valid,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__3_n_4\,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_4\,
      Q => raddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_4\,
      Q => raddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_4\,
      Q => raddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_4\,
      Q => raddr(7),
      R => \^q_tmp_reg[0]_0\
    );
\show_ahead_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \empty_n_i_2__3_n_4\,
      I1 => push,
      I2 => \usedw_reg__0\(0),
      I3 => pop,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^q_tmp_reg[0]_0\
    );
\usedw[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__3_n_4\
    );
\usedw[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      O => \usedw[4]_i_2__4_n_4\
    );
\usedw[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3__4_n_4\
    );
\usedw[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4__4_n_4\
    );
\usedw[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__4_n_4\
    );
\usedw[4]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => push,
      O => \usedw[4]_i_6__3_n_4\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2FFFFDD5D0000"
    )
        port map (
      I0 => \^data_valid\,
      I1 => burst_valid,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_gmem4_WREADY,
      I4 => empty_n_reg_n_4,
      I5 => push,
      O => \usedw[7]_i_1_n_4\
    );
\usedw[7]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3__3_n_4\
    );
\usedw[7]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4__3_n_4\
    );
\usedw[7]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5__4_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw[0]_i_1__3_n_4\,
      Q => \usedw_reg__0\(0),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[4]_i_1__3_n_11\,
      Q => \usedw_reg__0\(1),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[4]_i_1__3_n_10\,
      Q => \usedw_reg__0\(2),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[4]_i_1__3_n_9\,
      Q => \usedw_reg__0\(3),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[4]_i_1__3_n_8\,
      Q => \usedw_reg__0\(4),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__3_n_4\,
      CO(2) => \usedw_reg[4]_i_1__3_n_5\,
      CO(1) => \usedw_reg[4]_i_1__3_n_6\,
      CO(0) => \usedw_reg[4]_i_1__3_n_7\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => \usedw[4]_i_2__4_n_4\,
      O(3) => \usedw_reg[4]_i_1__3_n_8\,
      O(2) => \usedw_reg[4]_i_1__3_n_9\,
      O(1) => \usedw_reg[4]_i_1__3_n_10\,
      O(0) => \usedw_reg[4]_i_1__3_n_11\,
      S(3) => \usedw[4]_i_3__4_n_4\,
      S(2) => \usedw[4]_i_4__4_n_4\,
      S(1) => \usedw[4]_i_5__4_n_4\,
      S(0) => \usedw[4]_i_6__3_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[7]_i_2__3_n_11\,
      Q => \usedw_reg__0\(5),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[7]_i_2__3_n_10\,
      Q => \usedw_reg__0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_4\,
      D => \usedw_reg[7]_i_2__3_n_9\,
      Q => \usedw_reg__0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__3_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__3_n_6\,
      CO(0) => \usedw_reg[7]_i_2__3_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__3_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__3_n_9\,
      O(1) => \usedw_reg[7]_i_2__3_n_10\,
      O(0) => \usedw_reg[7]_i_2__3_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__3_n_4\,
      S(1) => \usedw[7]_i_4__3_n_4\,
      S(0) => \usedw[7]_i_5__4_n_4\
    );
\waddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__3_n_4\
    );
\waddr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__3_n_4\
    );
\waddr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__3_n_4\
    );
\waddr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__3_n_4\
    );
\waddr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__3_n_4\
    );
\waddr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__4_n_4\
    );
\waddr[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__3_n_4\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__3_n_4\
    );
\waddr[6]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__3_n_4\
    );
\waddr[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__3_n_4\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__3_n_4\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__3_n_4\
    );
\waddr[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__3_n_4\
    );
\waddr[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__3_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__3_n_4\,
      Q => waddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__3_n_4\,
      Q => waddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__3_n_4\,
      Q => waddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__3_n_4\,
      Q => waddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__3_n_4\,
      Q => waddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__4_n_4\,
      Q => waddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__3_n_4\,
      Q => waddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__3_n_4\,
      Q => waddr(7),
      R => \^q_tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem4_RREADY : out STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem4_RVALID : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_buffer";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0\ is
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__4_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_4\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_4\ : STD_LOGIC;
  signal \empty_n_i_3__4_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__12_n_4\ : STD_LOGIC;
  signal \full_n_i_2__14_n_4\ : STD_LOGIC;
  signal \full_n_i_3__11_n_4\ : STD_LOGIC;
  signal \^m_axi_gmem4_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_3__3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_4__3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_5__3_n_4\ : STD_LOGIC;
  signal \usedw[4]_i_6__4_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_3__4_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_4__4_n_4\ : STD_LOGIC;
  signal \usedw[7]_i_5__3_n_4\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__4_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__4_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__4_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__4_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__4_n_6\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__4_n_7\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__4_n_9\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_valid_i_1__4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \empty_n_i_3__4\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \full_n_i_4__6\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__4\ : label is "soft_lutpair496";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__4\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem4_RREADY <= \^m_axi_gmem4_rready\;
\bus_equal_gen.rdata_valid_t_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_4,
      O => \dout_valid_i_1__4_n_4\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__4_n_4\,
      Q => beat_valid,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__4_n_4\,
      I1 => \empty_n_i_3__4_n_4\,
      I2 => pop,
      I3 => m_axi_gmem4_RVALID,
      I4 => \^m_axi_gmem4_rready\,
      I5 => empty_n_reg_n_4,
      O => \empty_n_i_1__3_n_4\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(3),
      I3 => usedw_reg(2),
      O => \empty_n_i_2__4_n_4\
    );
\empty_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => usedw_reg(5),
      I2 => usedw_reg(4),
      I3 => usedw_reg(1),
      O => \empty_n_i_3__4_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_4\,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__14_n_4\,
      I2 => \full_n_i_3__11_n_4\,
      I3 => \^m_axi_gmem4_rready\,
      I4 => m_axi_gmem4_RVALID,
      I5 => pop,
      O => \full_n_i_1__12_n_4\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(2),
      I2 => usedw_reg(4),
      I3 => usedw_reg(3),
      O => \full_n_i_2__14_n_4\
    );
\full_n_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => usedw_reg(0),
      I3 => usedw_reg(1),
      O => \full_n_i_3__11_n_4\
    );
\full_n_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => beat_valid,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_4\,
      Q => \^m_axi_gmem4_rready\,
      R => '0'
    );
\usedw[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__4_n_4\
    );
\usedw[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__3_n_4\
    );
\usedw[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__3_n_4\
    );
\usedw[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__3_n_4\
    );
\usedw[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__3_n_4\
    );
\usedw[4]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => pop,
      I2 => m_axi_gmem4_RVALID,
      I3 => \^m_axi_gmem4_rready\,
      O => \usedw[4]_i_6__4_n_4\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFF700F700F700"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_4,
      I4 => \^m_axi_gmem4_rready\,
      I5 => m_axi_gmem4_RVALID,
      O => \usedw[7]_i_1__0_n_4\
    );
\usedw[7]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw[7]_i_3__4_n_4\
    );
\usedw[7]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__4_n_4\
    );
\usedw[7]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__3_n_4\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw[0]_i_1__4_n_4\,
      Q => usedw_reg(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[4]_i_1__4_n_11\,
      Q => usedw_reg(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[4]_i_1__4_n_10\,
      Q => usedw_reg(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[4]_i_1__4_n_9\,
      Q => usedw_reg(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[4]_i_1__4_n_8\,
      Q => usedw_reg(4),
      R => SR(0)
    );
\usedw_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__4_n_4\,
      CO(2) => \usedw_reg[4]_i_1__4_n_5\,
      CO(1) => \usedw_reg[4]_i_1__4_n_6\,
      CO(0) => \usedw_reg[4]_i_1__4_n_7\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__3_n_4\,
      O(3) => \usedw_reg[4]_i_1__4_n_8\,
      O(2) => \usedw_reg[4]_i_1__4_n_9\,
      O(1) => \usedw_reg[4]_i_1__4_n_10\,
      O(0) => \usedw_reg[4]_i_1__4_n_11\,
      S(3) => \usedw[4]_i_3__3_n_4\,
      S(2) => \usedw[4]_i_4__3_n_4\,
      S(1) => \usedw[4]_i_5__3_n_4\,
      S(0) => \usedw[4]_i_6__4_n_4\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[7]_i_2__4_n_11\,
      Q => usedw_reg(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[7]_i_2__4_n_10\,
      Q => usedw_reg(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_4\,
      D => \usedw_reg[7]_i_2__4_n_9\,
      Q => usedw_reg(7),
      R => SR(0)
    );
\usedw_reg[7]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__4_n_4\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__4_n_6\,
      CO(0) => \usedw_reg[7]_i_2__4_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__4_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__4_n_9\,
      O(1) => \usedw_reg[7]_i_2__4_n_10\,
      O(0) => \usedw_reg[7]_i_2__4_n_11\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__4_n_4\,
      S(1) => \usedw[7]_i_4__4_n_4\,
      S(0) => \usedw[7]_i_5__3_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]\ : out STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_equal_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    push : in STD_LOGIC;
    m_axi_gmem4_WLAST : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_5_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_4\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[0]\ : STD_LOGIC;
  signal \data_vld_i_1__7_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__27_n_4\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__13_n_4\ : STD_LOGIC;
  signal \full_n_i_2__16_n_4\ : STD_LOGIC;
  signal \full_n_i_3__7_n_4\ : STD_LOGIC;
  signal \full_n_i_4__3_n_4\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \full_n_i_2__16\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \full_n_i_4__3\ : label is "soft_lutpair525";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.awlen_buf_reg[0]\ <= \^could_multi_bursts.awlen_buf_reg[0]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => m_axi_gmem4_WLAST,
      I1 => \bus_equal_gen.WVALID_Dummy_reg\,
      I2 => m_axi_gmem4_WREADY,
      I3 => next_burst,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_3_n_4\,
      I1 => \bus_equal_gen.WLAST_Dummy_i_4_n_4\,
      I2 => Q(0),
      I3 => \^q\(0),
      I4 => \bus_equal_gen.WLAST_Dummy_i_5_n_4\,
      I5 => \bus_equal_gen.WLAST_Dummy_i_6_n_4\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_4\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(1),
      I1 => \^q\(1),
      I2 => Q(3),
      I3 => \^q\(3),
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_4\
    );
\bus_equal_gen.WLAST_Dummy_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => Q(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^q\(1),
      O => \bus_equal_gen.WLAST_Dummy_i_5_n_4\
    );
\bus_equal_gen.WLAST_Dummy_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \bus_equal_gen.WVALID_Dummy_reg\,
      I2 => m_axi_gmem4_WREADY,
      I3 => data_valid,
      O => \bus_equal_gen.WLAST_Dummy_i_6_n_4\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => \bus_equal_gen.len_cnt_reg[7]\(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_4\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_4\,
      O => \^could_multi_bursts.awlen_buf_reg[0]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => \sect_len_buf_reg[9]\(8),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_4\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_4\
    );
\data_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \empty_n_i_1__27_n_4\,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__7_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__7_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
\empty_n_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => \empty_n_i_1__27_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__27_n_4\,
      D => data_vld_reg_n_4,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBBBFBFB"
    )
        port map (
      I0 => \full_n_i_2__16_n_4\,
      I1 => ap_rst_n,
      I2 => \^fifo_burst_ready\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_3__7_n_4\,
      I5 => \full_n_i_4__3_n_4\,
      O => \full_n_i_1__13_n_4\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_n_i_1__27_n_4\,
      I1 => data_vld_reg_n_4,
      O => \full_n_i_2__16_n_4\
    );
\full_n_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_4_[0]\,
      I1 => \pout_reg_n_4_[1]\,
      O => \full_n_i_3__7_n_4\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \empty_n_i_1__27_n_4\,
      I3 => data_vld_reg_n_4,
      O => \full_n_i_4__3_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_4\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0FFF0F00E000"
    )
        port map (
      I0 => \pout_reg_n_4_[1]\,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \empty_n_i_1__27_n_4\,
      I3 => data_vld_reg_n_4,
      I4 => push,
      I5 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7BFBF08084000"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_4,
      I2 => \empty_n_i_1__27_n_4\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_4,
      I2 => \empty_n_i_1__27_n_4\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[2]_i_1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__27_n_4\,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__27_n_4\,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__27_n_4\,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__27_n_4\,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    invalid_len_event_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    last_sect_buf : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__8_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__14_n_4\ : STD_LOGIC;
  signal \full_n_i_2__11_n_4\ : STD_LOGIC;
  signal \full_n_i_3__8_n_4\ : STD_LOGIC;
  signal \full_n_i_4__4_n_4\ : STD_LOGIC;
  signal \^invalid_len_event_reg_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mem_reg[4][0]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_4\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_4\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_4\ : STD_LOGIC;
  signal \pout[2]_i_3_n_4\ : STD_LOGIC;
  signal \pout[2]_i_4_n_4\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \full_n_i_2__11\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \full_n_i_3__8\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__3\ : label is "soft_lutpair547";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair547";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  invalid_len_event_reg_0(30 downto 0) <= \^invalid_len_event_reg_0\(30 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080AAFFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => wreq_handling_reg,
      I4 => \^invalid_len_event_reg_0\(30),
      I5 => ap_rst_n,
      O => SR(0)
    );
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => wreq_handling_reg,
      O => E(0)
    );
\data_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_2__11_n_4\,
      I5 => data_vld_reg_n_4,
      O => \data_vld_i_1__8_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__8_n_4\,
      Q => data_vld_reg_n_4,
      R => ap_rst_n_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF5555FFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \sect_len_buf_reg[7]\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => CO(0),
      I5 => wreq_handling_reg,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_4,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_0
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__11_n_4\,
      I1 => ap_rst_n,
      I2 => \^rs2f_wreq_ack\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_3__8_n_4\,
      I5 => \full_n_i_4__4_n_4\,
      O => \full_n_i_1__14_n_4\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => last_sect_buf,
      I2 => CO(0),
      I3 => wreq_handling_reg,
      I4 => \^fifo_wreq_valid\,
      O => \full_n_i_2__11_n_4\
    );
\full_n_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_4_[0]\,
      I1 => \pout_reg_n_4_[1]\,
      O => \full_n_i_3__8_n_4\
    );
\full_n_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => last_sect_buf,
      I1 => CO(0),
      I2 => wreq_handling_reg,
      I3 => \^fifo_wreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_4,
      O => \full_n_i_4__4_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_4\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg_0\(30),
      O => \align_len_reg[31]\(0)
    );
\invalid_len_event_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \^invalid_len_event_reg_0\(30),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => \q_reg[0]_0\(2)
    );
\last_sect_carry__0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \end_addr_buf_reg[31]\(15),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]\(16),
      I4 => \end_addr_buf_reg[31]\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \q_reg[0]_0\(1)
    );
\last_sect_carry__0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \sect_cnt_reg[19]\(13),
      I5 => \end_addr_buf_reg[31]\(13),
      O => \q_reg[0]_0\(0)
    );
\last_sect_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(11),
      I1 => \sect_cnt_reg[19]\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \sect_cnt_reg[19]\(10),
      I5 => \end_addr_buf_reg[31]\(10),
      O => S(3)
    );
\last_sect_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(7),
      I1 => \sect_cnt_reg[19]\(7),
      I2 => \sect_cnt_reg[19]\(8),
      I3 => \end_addr_buf_reg[31]\(8),
      I4 => \sect_cnt_reg[19]\(6),
      I5 => \end_addr_buf_reg[31]\(6),
      O => S(2)
    );
\last_sect_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(4),
      I3 => \end_addr_buf_reg[31]\(4),
      I4 => \sect_cnt_reg[19]\(3),
      I5 => \end_addr_buf_reg[31]\(3),
      O => S(1)
    );
\last_sect_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \sect_cnt_reg[19]\(1),
      I3 => \end_addr_buf_reg[31]\(1),
      I4 => \end_addr_buf_reg[31]\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_4\
    );
\mem_reg[4][0]_srl5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_4\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_4\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_4\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_4\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_4\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_4\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_4\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_4\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_4\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_4\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_4\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_4\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_4\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_4\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_4\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_4\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_4\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_4\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_4\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_4\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_4\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_4\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_4\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_4\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_4\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_4\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_4\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_4\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_4\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_4_[0]\,
      A1 => \pout_reg_n_4_[1]\,
      A2 => \pout_reg_n_4_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_4\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pout[2]_i_3_n_4\,
      I1 => \pout_reg_n_4_[0]\,
      O => \pout[0]_i_1_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FFFF08F70000"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => push,
      I2 => pop0,
      I3 => \pout_reg_n_4_[0]\,
      I4 => \pout[2]_i_3_n_4\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFF4200"
    )
        port map (
      I0 => \pout[2]_i_2__0_n_4\,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout[2]_i_3_n_4\,
      I4 => \pout_reg_n_4_[2]\,
      O => \pout[2]_i_1_n_4\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => pop0,
      I1 => \^rs2f_wreq_ack\,
      I2 => Q(0),
      I3 => data_vld_reg_n_4,
      O => \pout[2]_i_2__0_n_4\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000055540000"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[2]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[1]\,
      I4 => data_vld_reg_n_4,
      I5 => \pout[2]_i_4_n_4\,
      O => \pout[2]_i_3_n_4\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080888088808"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => CO(0),
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \sect_len_buf_reg[7]\,
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_4_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(11),
      R => ap_rst_n_0
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(12),
      R => ap_rst_n_0
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(13),
      R => ap_rst_n_0
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(14),
      R => ap_rst_n_0
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(15),
      R => ap_rst_n_0
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(16),
      R => ap_rst_n_0
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(17),
      R => ap_rst_n_0
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(18),
      R => ap_rst_n_0
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(19),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(1),
      R => ap_rst_n_0
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(20),
      R => ap_rst_n_0
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(21),
      R => ap_rst_n_0
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(22),
      R => ap_rst_n_0
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(23),
      R => ap_rst_n_0
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(24),
      R => ap_rst_n_0
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(25),
      R => ap_rst_n_0
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(26),
      R => ap_rst_n_0
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(27),
      R => ap_rst_n_0
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(28),
      R => ap_rst_n_0
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(29),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(2),
      R => ap_rst_n_0
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(30),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(3),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_4\,
      Q => \^invalid_len_event_reg_0\(9),
      R => ap_rst_n_0
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => last_sect_buf,
      I3 => wreq_handling_reg,
      O => \sect_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9\ is
  port (
    rs2f_rreq_ack : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9\ is
  signal \full_n_i_1__48_n_4\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
begin
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\full_n_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => ap_rst_n,
      O => \full_n_i_1__48_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__48_n_4\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1\ is
  port (
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_wreq : out STD_LOGIC;
    last_sect_buf : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    m_axi_gmem4_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__9_n_4\ : STD_LOGIC;
  signal data_vld_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_1__5_n_4\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__15_n_4\ : STD_LOGIC;
  signal \full_n_i_2__15_n_4\ : STD_LOGIC;
  signal \^last_sect_buf\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_4\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1__3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_2__3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_3__3_n_4\ : STD_LOGIC;
  signal \pout[3]_i_4__3_n_4\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__3\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \data_vld_i_1__9\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair531";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__3\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \pout[0]_i_1__3\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \pout[1]_i_1__3\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \pout[3]_i_2__3\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \pout[3]_i_3__3\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \pout[3]_i_4__3\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__3\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__3\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__3\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__3\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__3\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__3\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__3\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__3\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair531";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  last_sect_buf <= \^last_sect_buf\;
  next_wreq <= \^next_wreq\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \throttl_cnt_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I4 => ap_rst_n,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \throttl_cnt_reg[5]\,
      I2 => fifo_resp_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_burst_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^last_sect_buf\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^last_sect_buf\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \sect_len_buf_reg[7]\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__3_n_4\,
      I2 => data_vld_reg_n_4,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__9_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__9_n_4\,
      Q => data_vld_reg_n_4,
      R => SR(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_4,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__5_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_4\,
      Q => need_wrsp,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^last_sect_buf\,
      I3 => fifo_wreq_valid_buf_reg,
      I4 => fifo_wreq_valid,
      O => \^next_wreq\
    );
\full_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0FF"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => data_vld_reg_n_4,
      I3 => ap_rst_n,
      I4 => \full_n_i_2__15_n_4\,
      O => \full_n_i_1__15_n_4\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \pout[3]_i_4__3_n_4\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \full_n_i_2__15_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_4\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => invalid_len_event_reg2,
      Q => \mem_reg[14][0]_srl15_n_4\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_4\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \sect_len_buf_reg[7]\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_gmem4_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__3_n_4\
    );
\pout[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__3_n_4\
    );
\pout[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F04BF0F0F00F"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      I5 => \^could_multi_bursts.next_loop\,
      O => \pout[2]_i_1__3_n_4\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => full_n_reg_0,
      O => push_0
    );
\pout[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_4,
      I4 => \pout[3]_i_3__3_n_4\,
      O => \pout[3]_i_1__3_n_4\
    );
\pout[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout[3]_i_4__3_n_4\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__3_n_4\
    );
\pout[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__3_n_4\
    );
\pout[3]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_4,
      O => \pout[3]_i_4__3_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__3_n_4\,
      D => \pout[0]_i_1__3_n_4\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__3_n_4\,
      D => \pout[1]_i_1__3_n_4\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__3_n_4\,
      D => \pout[2]_i_1__3_n_4\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__3_n_4\,
      D => \pout[3]_i_2__3_n_4\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_4\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_4\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \start_addr_buf_reg[31]\(0),
      I1 => \^last_sect_buf\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_cnt[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \sect_len_buf_reg[7]\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      O => \^last_sect_buf\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => CO(0),
      I3 => \^last_sect_buf\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2\ is
  port (
    m_axi_gmem4_BREADY : out STD_LOGIC;
    \pout_reg[2]_0\ : out STD_LOGIC;
    gmem4_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_reg : in STD_LOGIC;
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ : in STD_LOGIC;
    pop0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_fifo";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__10_n_4\ : STD_LOGIC;
  signal \full_n_i_1__16_n_4\ : STD_LOGIC;
  signal \full_n_i_3__9_n_4\ : STD_LOGIC;
  signal \full_n_i_4__5_n_4\ : STD_LOGIC;
  signal \^gmem4_bvalid\ : STD_LOGIC;
  signal \^m_axi_gmem4_bready\ : STD_LOGIC;
  signal \pout[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \pout[1]_i_1_n_4\ : STD_LOGIC;
  signal \pout[2]_i_1_n_4\ : STD_LOGIC;
  signal \^pout_reg[2]_0\ : STD_LOGIC;
  signal \pout_reg_n_4_[0]\ : STD_LOGIC;
  signal \pout_reg_n_4_[1]\ : STD_LOGIC;
  signal \pout_reg_n_4_[2]\ : STD_LOGIC;
begin
  gmem4_BVALID <= \^gmem4_bvalid\;
  m_axi_gmem4_BREADY <= \^m_axi_gmem4_bready\;
  \pout_reg[2]_0\ <= \^pout_reg[2]_0\;
\data_vld_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_4_[1]\,
      I2 => \pout_reg_n_4_[0]\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => data_vld_reg_1,
      I5 => \^pout_reg[2]_0\,
      O => \data_vld_i_1__10_n_4\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__10_n_4\,
      Q => \^pout_reg[2]_0\,
      R => ap_rst_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_reg_0,
      Q => \^gmem4_bvalid\,
      R => ap_rst_n_0
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => data_vld_reg_1,
      I1 => ap_rst_n,
      I2 => \^m_axi_gmem4_bready\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \full_n_i_3__9_n_4\,
      I5 => \full_n_i_4__5_n_4\,
      O => \full_n_i_1__16_n_4\
    );
\full_n_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_4_[0]\,
      I1 => \pout_reg_n_4_[1]\,
      O => \full_n_i_3__9_n_4\
    );
\full_n_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A000000000000"
    )
        port map (
      I0 => push,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter8_reg,
      I3 => \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\,
      I4 => \^gmem4_bvalid\,
      I5 => \^pout_reg[2]_0\,
      O => \full_n_i_4__5_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_4\,
      Q => \^m_axi_gmem4_bready\,
      R => '0'
    );
\pout[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^pout_reg[2]_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[0]_i_1__4_n_4\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^pout_reg[2]_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[1]_i_1_n_4\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => \^pout_reg[2]_0\,
      I3 => \pout_reg_n_4_[2]\,
      I4 => \pout_reg_n_4_[0]\,
      I5 => \pout_reg_n_4_[1]\,
      O => \pout[2]_i_1_n_4\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__4_n_4\,
      Q => \pout_reg_n_4_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_4\,
      Q => \pout_reg_n_4_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_4\,
      Q => \pout_reg_n_4_[2]\,
      R => ap_rst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    writeData_U0_m_axi_D_output_AXI_AWVALID : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \sum_i_reg_302_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_2__3_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__7_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__7_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__7_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n
    );
\data_p1[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__7_n_4\
    );
\data_p1[10]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__7_n_4\
    );
\data_p1[11]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__7_n_4\
    );
\data_p1[12]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__7_n_4\
    );
\data_p1[13]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__7_n_4\
    );
\data_p1[14]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__7_n_4\
    );
\data_p1[15]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__7_n_4\
    );
\data_p1[16]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__7_n_4\
    );
\data_p1[17]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__7_n_4\
    );
\data_p1[18]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__7_n_4\
    );
\data_p1[19]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__7_n_4\
    );
\data_p1[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__7_n_4\
    );
\data_p1[20]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__7_n_4\
    );
\data_p1[21]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__7_n_4\
    );
\data_p1[22]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__7_n_4\
    );
\data_p1[23]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__7_n_4\
    );
\data_p1[24]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__7_n_4\
    );
\data_p1[25]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__7_n_4\
    );
\data_p1[26]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__7_n_4\
    );
\data_p1[27]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__7_n_4\
    );
\data_p1[28]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__7_n_4\
    );
\data_p1[29]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      O => load_p1
    );
\data_p1[29]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_2__3_n_4\
    );
\data_p1[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__7_n_4\
    );
\data_p1[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__7_n_4\
    );
\data_p1[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__7_n_4\
    );
\data_p1[5]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__7_n_4\
    );
\data_p1[6]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__7_n_4\
    );
\data_p1[7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__7_n_4\
    );
\data_p1[8]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__7_n_4\
    );
\data_p1[9]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \sum_i_reg_302_reg[29]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__7_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__7_n_4\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__7_n_4\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__7_n_4\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__7_n_4\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__7_n_4\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__7_n_4\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__7_n_4\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__7_n_4\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__7_n_4\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__7_n_4\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__7_n_4\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__7_n_4\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__7_n_4\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__7_n_4\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__7_n_4\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__7_n_4\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__7_n_4\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__7_n_4\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__7_n_4\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__7_n_4\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__7_n_4\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2__3_n_4\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__7_n_4\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__7_n_4\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__7_n_4\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__7_n_4\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__7_n_4\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__7_n_4\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__7_n_4\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__7_n_4\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \sum_i_reg_302_reg[29]\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__7_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__7_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n
    );
\state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      I4 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__7_n_4\
    );
\state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => writeData_U0_m_axi_D_output_AXI_AWVALID,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => rs2f_wreq_ack,
      O => \state[1]_i_1__7_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__7_n_4\,
      Q => \^q\(0),
      R => ap_rst_n
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__7_n_4\,
      Q => state(1),
      S => ap_rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10 is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10 : entity is "kernel_2mm_wrapper_gmem4_m_axi_reg_slice";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10 is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0\ : entity is "kernel_2mm_wrapper_gmem4_m_axi_reg_slice";
end \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__8_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => \state__0\(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__8_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__8_n_4\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl is
  port (
    m_axi_gmem4_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    m_axi_gmem4_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axi_gmem4_AWVALID_INST_0_i_1_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair584";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_gmem4_AWREADY,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(7),
      I4 => \throttl_cnt_reg__0\(6),
      I5 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      O => \could_multi_bursts.loop_cnt_reg[0]\
    );
m_axi_gmem4_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(7),
      I4 => \throttl_cnt_reg__0\(6),
      I5 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      O => m_axi_gmem4_AWVALID
    );
m_axi_gmem4_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      O => m_axi_gmem4_AWVALID_INST_0_i_1_n_4
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \throttl_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \throttl_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(3),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt_reg__0\(4),
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      I2 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(7),
      I5 => \could_multi_bursts.awlen_buf_reg[1]\,
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => m_axi_gmem4_AWVALID_INST_0_i_1_n_4,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(7),
      I3 => \throttl_cnt_reg__0\(4),
      I4 => \throttl_cnt_reg__0\(5),
      O => \throttl_cnt_reg[7]_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \throttl_cnt_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram is
  port (
    func15_U0_C_mid_7_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_7_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_7_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_7_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_7_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_7_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77 is
  port (
    func15_U0_C_mid_6_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_6_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77 : entity is "kernel_2mm_wrappesc4_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_6_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_6_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_6_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_6_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79 is
  port (
    func15_U0_C_mid_5_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_5_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79 : entity is "kernel_2mm_wrappesc4_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_5_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_5_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_5_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_5_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81 is
  port (
    func15_U0_C_mid_4_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_4_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81 : entity is "kernel_2mm_wrappesc4_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_4_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_4_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_4_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83 is
  port (
    func15_U0_C_mid_3_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_3_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83 : entity is "kernel_2mm_wrappesc4_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_3_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_3_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_3_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_3_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85 is
  port (
    func15_U0_C_mid_2_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_2_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85 : entity is "kernel_2mm_wrappesc4_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "C_2_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(15 downto 0),
      DIBDI(15 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => func15_U0_C_mid_2_d0(15 downto 0),
      DOBDO(15 downto 0) => func15_U0_C_mid_2_d0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => readData32_U0_C_2_we0,
      REGCEAREGCE => Q(1),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram is
  port (
    I_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    writeData_U0_D_output_ce0 : in STD_LOGIC;
    D_output_load_reg_3180 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sum_1_1_reg_808_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram is
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_34 : STD_LOGIC;
  signal ram_reg_n_35 : STD_LOGIC;
  signal ram_reg_n_36 : STD_LOGIC;
  signal ram_reg_n_37 : STD_LOGIC;
  signal ram_reg_n_38 : STD_LOGIC;
  signal ram_reg_n_39 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \sum_1_1_reg_808_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => ram_reg_n_8,
      DOADO(30) => ram_reg_n_9,
      DOADO(29) => ram_reg_n_10,
      DOADO(28) => ram_reg_n_11,
      DOADO(27) => ram_reg_n_12,
      DOADO(26) => ram_reg_n_13,
      DOADO(25) => ram_reg_n_14,
      DOADO(24) => ram_reg_n_15,
      DOADO(23) => ram_reg_n_16,
      DOADO(22) => ram_reg_n_17,
      DOADO(21) => ram_reg_n_18,
      DOADO(20) => ram_reg_n_19,
      DOADO(19) => ram_reg_n_20,
      DOADO(18) => ram_reg_n_21,
      DOADO(17) => ram_reg_n_22,
      DOADO(16) => ram_reg_n_23,
      DOADO(15) => ram_reg_n_24,
      DOADO(14) => ram_reg_n_25,
      DOADO(13) => ram_reg_n_26,
      DOADO(12) => ram_reg_n_27,
      DOADO(11) => ram_reg_n_28,
      DOADO(10) => ram_reg_n_29,
      DOADO(9) => ram_reg_n_30,
      DOADO(8) => ram_reg_n_31,
      DOADO(7) => ram_reg_n_32,
      DOADO(6) => ram_reg_n_33,
      DOADO(5) => ram_reg_n_34,
      DOADO(4) => ram_reg_n_35,
      DOADO(3) => ram_reg_n_36,
      DOADO(2) => ram_reg_n_37,
      DOADO(1) => ram_reg_n_38,
      DOADO(0) => ram_reg_n_39,
      DOBDO(31 downto 0) => I_WDATA(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => Q(0),
      ENBWREN => writeData_U0_D_output_ce0,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => D_output_load_reg_3180,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => Q(0),
      WEA(2) => Q(0),
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    readData32_U0_D_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \D_input_AXI_addr_rea_reg_1480_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75 : entity is "kernel_2mm_wrappeyd2_memcore_ram";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75 is
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_34 : STD_LOGIC;
  signal ram_reg_n_35 : STD_LOGIC;
  signal ram_reg_n_36 : STD_LOGIC;
  signal ram_reg_n_37 : STD_LOGIC;
  signal ram_reg_n_38 : STD_LOGIC;
  signal ram_reg_n_39 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => ram_reg_n_8,
      DOADO(30) => ram_reg_n_9,
      DOADO(29) => ram_reg_n_10,
      DOADO(28) => ram_reg_n_11,
      DOADO(27) => ram_reg_n_12,
      DOADO(26) => ram_reg_n_13,
      DOADO(25) => ram_reg_n_14,
      DOADO(24) => ram_reg_n_15,
      DOADO(23) => ram_reg_n_16,
      DOADO(22) => ram_reg_n_17,
      DOADO(21) => ram_reg_n_18,
      DOADO(20) => ram_reg_n_19,
      DOADO(19) => ram_reg_n_20,
      DOADO(18) => ram_reg_n_21,
      DOADO(17) => ram_reg_n_22,
      DOADO(16) => ram_reg_n_23,
      DOADO(15) => ram_reg_n_24,
      DOADO(14) => ram_reg_n_25,
      DOADO(13) => ram_reg_n_26,
      DOADO(12) => ram_reg_n_27,
      DOADO(11) => ram_reg_n_28,
      DOADO(10) => ram_reg_n_29,
      DOADO(9) => ram_reg_n_30,
      DOADO(8) => ram_reg_n_31,
      DOADO(7) => ram_reg_n_32,
      DOADO(6) => ram_reg_n_33,
      DOADO(5) => ram_reg_n_34,
      DOADO(4) => ram_reg_n_35,
      DOADO(3) => ram_reg_n_36,
      DOADO(2) => ram_reg_n_37,
      DOADO(1) => ram_reg_n_38,
      DOADO(0) => ram_reg_n_39,
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => readData32_U0_D_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => Q(1),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_readData32 is
  port (
    \A_AXI_addr_read_reg_1277_reg[0]_0\ : out STD_LOGIC;
    \B_AXI_addr_read_reg_1351_reg[0]_0\ : out STD_LOGIC;
    \C_AXI_addr_read_reg_1418_reg[0]_0\ : out STD_LOGIC;
    \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter9 : out STD_LOGIC;
    ap_enable_reg_pp1_iter10 : out STD_LOGIC;
    ap_enable_reg_pp2_iter9 : out STD_LOGIC;
    ap_enable_reg_pp3_iter9 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    ap_sync_channel_write_A_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_D : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_sync_channel_write_A_1 : out STD_LOGIC;
    push_buf_1 : out STD_LOGIC;
    ap_sync_channel_write_B_0 : out STD_LOGIC;
    push_buf_2 : out STD_LOGIC;
    ap_sync_channel_write_B_1 : out STD_LOGIC;
    push_buf_3 : out STD_LOGIC;
    ap_sync_channel_write_C_0 : out STD_LOGIC;
    readData32_U0_ap_done : out STD_LOGIC;
    push_buf_4 : out STD_LOGIC;
    ap_sync_channel_write_C_1 : out STD_LOGIC;
    push_buf_5 : out STD_LOGIC;
    ap_sync_channel_write_C_2 : out STD_LOGIC;
    push_buf_6 : out STD_LOGIC;
    ap_sync_channel_write_C_3 : out STD_LOGIC;
    push_buf_7 : out STD_LOGIC;
    ap_sync_channel_write_C_4 : out STD_LOGIC;
    push_buf_8 : out STD_LOGIC;
    ap_sync_channel_write_C_5 : out STD_LOGIC;
    push_buf_9 : out STD_LOGIC;
    ap_sync_channel_write_C_6 : out STD_LOGIC;
    push_buf_10 : out STD_LOGIC;
    ap_sync_channel_write_C_7 : out STD_LOGIC;
    push_buf_11 : out STD_LOGIC;
    ap_sync_channel_write_D : out STD_LOGIC;
    \iptr_reg[0]\ : out STD_LOGIC;
    \iptr_reg[0]_0\ : out STD_LOGIC;
    \iptr_reg[0]_1\ : out STD_LOGIC;
    \iptr_reg[0]_2\ : out STD_LOGIC;
    \iptr_reg[0]_3\ : out STD_LOGIC;
    \iptr_reg[0]_4\ : out STD_LOGIC;
    \iptr_reg[0]_5\ : out STD_LOGIC;
    \iptr_reg[0]_6\ : out STD_LOGIC;
    \iptr_reg[0]_7\ : out STD_LOGIC;
    \iptr_reg[0]_8\ : out STD_LOGIC;
    \iptr_reg[0]_9\ : out STD_LOGIC;
    \iptr_reg[0]_10\ : out STD_LOGIC;
    \iptr_reg[0]_11\ : out STD_LOGIC;
    readData32_U0_A_1_we0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    readData32_U0_A_0_we0 : out STD_LOGIC;
    readData32_U0_D_output_AXI_out_write : out STD_LOGIC;
    readData32_U0_B_1_we0 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    readData32_U0_B_0_we0 : out STD_LOGIC;
    ap_block_pp2_stage0_subdone : out STD_LOGIC;
    ap_block_pp3_stage0_subdone : out STD_LOGIC;
    m_axi_A_AXI_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_B_AXI_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_C_AXI_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_D_input_AXI_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    A_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A_1_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_1_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_0_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    C_0_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    readData32_U0_m_axi_A_AXI_RREADY : out STD_LOGIC;
    readData32_U0_m_axi_A_AXI_ARVALID : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    readData32_U0_m_axi_B_AXI_RREADY : out STD_LOGIC;
    readData32_U0_m_axi_B_AXI_ARVALID : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    readData32_U0_m_axi_C_AXI_RREADY : out STD_LOGIC;
    readData32_U0_m_axi_C_AXI_ARVALID : out STD_LOGIC;
    readData32_U0_C_7_we0 : out STD_LOGIC;
    readData32_U0_C_6_we0 : out STD_LOGIC;
    readData32_U0_C_5_we0 : out STD_LOGIC;
    readData32_U0_C_4_we0 : out STD_LOGIC;
    readData32_U0_C_3_we0 : out STD_LOGIC;
    readData32_U0_C_2_we0 : out STD_LOGIC;
    readData32_U0_C_1_we0 : out STD_LOGIC;
    readData32_U0_C_0_we0 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    readData32_U0_m_axi_D_input_AXI_RREADY : out STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_ARVALID : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    readData32_U0_D_ce0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D_output_AXI_c_full_n : in STD_LOGIC;
    readData32_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_A_0 : in STD_LOGIC;
    A_0_i_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_D_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_A_1 : in STD_LOGIC;
    A_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_B_0 : in STD_LOGIC;
    B_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_B_1 : in STD_LOGIC;
    B_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_0 : in STD_LOGIC;
    C_0_i_full_n : in STD_LOGIC;
    C_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_2 : in STD_LOGIC;
    C_2_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_3 : in STD_LOGIC;
    C_3_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_4 : in STD_LOGIC;
    C_4_i_full_n : in STD_LOGIC;
    C_5_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_5 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_6 : in STD_LOGIC;
    C_6_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_7 : in STD_LOGIC;
    C_7_i_full_n : in STD_LOGIC;
    D_i_full_n : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    A_AXI_offset : in STD_LOGIC_VECTOR ( 29 downto 0 );
    B_AXI_offset : in STD_LOGIC_VECTOR ( 29 downto 0 );
    C_AXI_offset : in STD_LOGIC_VECTOR ( 29 downto 0 );
    D_input_AXI_offset : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_A_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_C_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_D_input_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    gmem2_ARREADY : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    gmem3_ARREADY : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_readData32;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_readData32 is
  signal \^a_axi_addr_read_reg_1277_reg[0]_0\ : STD_LOGIC;
  signal \^b_axi_addr_read_reg_1351_reg[0]_0\ : STD_LOGIC;
  signal \^c_axi_addr_read_reg_1418_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone31_in : STD_LOGIC;
  signal ap_block_pp1_stage0_01001 : STD_LOGIC;
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone23_in : STD_LOGIC;
  signal ap_block_pp2_stage0_01001 : STD_LOGIC;
  signal \^ap_block_pp2_stage0_subdone\ : STD_LOGIC;
  signal ap_block_pp2_stage0_subdone33_in : STD_LOGIC;
  signal ap_block_pp3_stage0_01001 : STD_LOGIC;
  signal \^ap_block_pp3_stage0_subdone\ : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone32_in : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_4 : STD_LOGIC;
  signal ap_done_reg_i_3_n_4 : STD_LOGIC;
  signal ap_done_reg_i_4_n_4 : STD_LOGIC;
  signal ap_done_reg_i_5_n_4 : STD_LOGIC;
  signal ap_done_reg_i_6_n_4 : STD_LOGIC;
  signal ap_done_reg_i_7_n_4 : STD_LOGIC;
  signal ap_done_reg_i_8_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_gate_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter9\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter10\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter11_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter11_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_reg_r_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_reg_gate_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter10_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter10_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter3_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter4_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter5_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter7_reg_r_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp2_iter8_reg_gate_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter8_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4 : STD_LOGIC;
  signal \^ap_enable_reg_pp2_iter9\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter10_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter10_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_r_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8_reg_gate_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4 : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter9\ : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4 : STD_LOGIC;
  signal exitcond_flatten1_i_s_fu_913_p2 : STD_LOGIC;
  signal exitcond_flatten1_i_s_reg_1362 : STD_LOGIC;
  signal exitcond_flatten1_i_s_reg_13620 : STD_LOGIC;
  signal \exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4\ : STD_LOGIC;
  signal exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg : STD_LOGIC;
  signal \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal exitcond_flatten2_i_s_fu_1095_p2 : STD_LOGIC;
  signal exitcond_flatten2_i_s_reg_1435 : STD_LOGIC;
  signal \exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4\ : STD_LOGIC;
  signal exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg : STD_LOGIC;
  signal \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg : STD_LOGIC;
  signal \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\ : STD_LOGIC;
  signal exitcond_flatten8_i_s_fu_743_p2 : STD_LOGIC;
  signal exitcond_flatten8_i_s_reg_1293 : STD_LOGIC;
  signal exitcond_flatten8_i_s_reg_12930 : STD_LOGIC;
  signal \exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4\ : STD_LOGIC;
  signal exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg : STD_LOGIC;
  signal exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg : STD_LOGIC;
  signal \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal exitcond_flatten_i_i_fu_571_p2 : STD_LOGIC;
  signal exitcond_flatten_i_i_reg_1226 : STD_LOGIC;
  signal exitcond_flatten_i_i_reg_12260 : STD_LOGIC;
  signal \exitcond_flatten_i_i_reg_1226[0]_i_3_n_4\ : STD_LOGIC;
  signal exitcond_flatten_i_i_reg_1226_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal i_1_i_i_reg_535 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_1_i_i_reg_5350 : STD_LOGIC;
  signal i_i_i_reg_436 : STD_LOGIC;
  signal i_i_i_reg_4360 : STD_LOGIC;
  signal \i_i_i_reg_436_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_i_i_reg_436_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_i_i_reg_436_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_i_i_reg_436_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_i_i_reg_436_reg_n_4_[4]\ : STD_LOGIC;
  signal indvar_flatten1_i_i_reg_4910 : STD_LOGIC;
  signal \indvar_flatten1_i_i_reg_491[8]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten1_i_i_reg_491_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten2_i_i_reg_5240 : STD_LOGIC;
  signal \indvar_flatten2_i_i_reg_524[8]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten2_i_i_reg_524_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten6_i_i_reg_4580 : STD_LOGIC;
  signal \indvar_flatten6_i_i_reg_458[8]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten6_i_i_reg_458_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_i_i_reg_425 : STD_LOGIC;
  signal indvar_flatten_i_i_reg_4250 : STD_LOGIC;
  signal \indvar_flatten_i_i_reg_425[8]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_i_i_reg_425_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next1_fu_1101_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next2_fu_919_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next7_fu_749_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next_s_fu_577_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_1_i_i_reg_502 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_1_i_i_reg_5020 : STD_LOGIC;
  signal j_fu_797_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_i_i_reg_480 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_mid2_i_i_fu_767_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal j_mid2_i_i_reg_1302 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_mid2_i_i_reg_13020 : STD_LOGIC;
  signal j_mid2_i_i_reg_1302_pp1_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4\ : STD_LOGIC;
  signal \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4\ : STD_LOGIC;
  signal \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4\ : STD_LOGIC;
  signal \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4\ : STD_LOGIC;
  signal \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4\ : STD_LOGIC;
  signal j_mid2_i_i_reg_1302_pp1_iter9_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_1_fu_1165_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_1_i_i_reg_469 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_1_i_i_reg_4690 : STD_LOGIC;
  signal k_2_fu_997_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_2_i_i_reg_513 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_2_mid2_i_i_fu_937_p3 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_2_mid2_i_i_reg_1371 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_2_mid2_i_i_reg_13710 : STD_LOGIC;
  signal k_2_mid2_i_i_reg_1371_pp2_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4\ : STD_LOGIC;
  signal \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4\ : STD_LOGIC;
  signal k_2_mid2_i_i_reg_1371_pp2_iter8_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_3_i_i_reg_546 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \k_3_i_i_reg_546[4]_i_4_n_4\ : STD_LOGIC;
  signal k_3_mid2_i_i_fu_1119_p3 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_3_mid2_i_i_reg_1444 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_3_mid2_i_i_reg_14440 : STD_LOGIC;
  signal k_fu_655_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_i_i_reg_447 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_mid2_i_i_fu_595_p3 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_mid2_i_i_reg_1235 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_mid2_i_i_reg_12350 : STD_LOGIC;
  signal newIndex3_mid2_v_i_i_reg_1319 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4\ : STD_LOGIC;
  signal newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4\ : STD_LOGIC;
  signal \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4\ : STD_LOGIC;
  signal newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal newIndex5_mid2_v_i_i_reg_1391 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4\ : STD_LOGIC;
  signal newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4\ : STD_LOGIC;
  signal newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_72_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_shl8_cast_i_i_fu_961_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \^push_buf\ : STD_LOGIC;
  signal \^readdata32_u0_d_output_axi_out_write\ : STD_LOGIC;
  signal readData32_U0_ap_continue : STD_LOGIC;
  signal \^readdata32_u0_ap_done\ : STD_LOGIC;
  signal \sext1_cast_i_i_reg_1430_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sext4_cast_i_i_reg_1288_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sext8_cast_i_i_reg_1357_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sext_cast_i_i_reg_1221_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum1_i_i_fu_1187_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum1_i_i_reg_14690 : STD_LOGIC;
  signal \sum1_i_i_reg_1469[11]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[11]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[11]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[15]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[15]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[15]_i_6_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[19]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[19]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[19]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[23]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[23]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[23]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[27]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[27]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[27]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[29]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[29]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum1_i_i_reg_1469_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sum5_i_i_fu_843_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum5_i_i_reg_13350 : STD_LOGIC;
  signal \sum5_i_i_reg_1335[11]_i_2_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum5_i_i_reg_1335_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sum9_i_i_fu_1019_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum9_i_i_reg_14020 : STD_LOGIC;
  signal \sum9_i_i_reg_1402[11]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[11]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[11]_i_6_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[11]_i_7_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[15]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[15]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[15]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[19]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[19]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[19]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[23]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[23]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[23]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[27]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[27]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[27]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[29]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[29]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_6_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_7_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402[7]_i_8_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sum9_i_i_reg_1402_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal sum_i_i_fu_677_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum_i_i_reg_12660 : STD_LOGIC;
  signal \sum_i_i_reg_1266[11]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[11]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[11]_i_6_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[11]_i_7_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[15]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[15]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[15]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[19]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[19]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[19]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[23]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[23]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[23]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[27]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[27]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[27]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[29]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[29]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_6_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_7_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266[7]_i_8_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sum_i_i_reg_1266_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal tmp_11_cast_i_i_fu_661_p1 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp_11_i_i_fu_635_p2 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \tmp_11_i_i_reg_1247[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_11_i_i_reg_1247[4]_i_3_n_4\ : STD_LOGIC;
  signal tmp_15_cast_i_i_fu_673_p1 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal tmp_16_i_i_fu_719_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tmp_16_i_i_reg_1283[5]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[5]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_16_i_i_reg_1283_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal tmp_1_mid2_v_i_i_fu_1127_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmp_1_mid2_v_i_i_fu_1127_p3__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_1_mid2_v_i_i_reg_1449_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_23_i_i_fu_834_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_23_i_i_reg_1330 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_23_i_i_reg_13300 : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_23_i_i_reg_1330_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_24_i_i_fu_889_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_24_i_i_reg_1346[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_24_i_i_reg_1346_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal tmp_27_i_i_fu_977_p2 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \tmp_27_i_i_reg_1382[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_27_i_i_reg_1382[4]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_27_i_i_reg_1382_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_2_reg_1252_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4\ : STD_LOGIC;
  signal tmp_2_reg_1252_pp0_iter9_reg : STD_LOGIC;
  signal tmp_31_cast_i_i_fu_1015_p1 : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal tmp_32_i_i_fu_1065_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tmp_32_i_i_reg_1413[3]_i_1_n_4\ : STD_LOGIC;
  signal tmp_35_i_i_fu_1159_p2 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \tmp_35_i_i_reg_1454[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_35_i_i_reg_1454_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_36_cast121_i_i_fu_1183_p1 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \tmp_36_cast121_i_i_fu_1183_p1__0\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal tmp_36_i_i_reg_1464 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_36_i_i_reg_1464[6]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464[6]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_36_i_i_reg_1464_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal tmp_3_reg_1256_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4\ : STD_LOGIC;
  signal \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4\ : STD_LOGIC;
  signal tmp_3_reg_1256_pp0_iter8_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_4_mid2_v_i_i_reg_1308_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_5_reg_1315 : STD_LOGIC;
  signal \tmp_5_reg_1315[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_5_reg_1315_pp1_iter10_reg : STD_LOGIC;
  signal tmp_5_reg_1315_pp1_iter1_reg : STD_LOGIC;
  signal \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4\ : STD_LOGIC;
  signal tmp_7_reg_1387 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \tmp_7_reg_1387[2]_i_2_n_4\ : STD_LOGIC;
  signal tmp_7_reg_1387_pp2_iter1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4\ : STD_LOGIC;
  signal \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4\ : STD_LOGIC;
  signal tmp_7_reg_1387_pp2_iter9_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_8_mid2_v_i_i_reg_1377_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_mid2_v_i_i_fu_603_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmp_mid2_v_i_i_fu_603_p3__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4\ : STD_LOGIC;
  signal tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4\ : STD_LOGIC;
  signal tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_mid2_v_i_i_reg_1240_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_sum1_i_i_reg_1469_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum1_i_i_reg_1469_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum1_i_i_reg_1469_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum1_i_i_reg_1469_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum5_i_i_reg_1335_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum5_i_i_reg_1335_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum9_i_i_reg_1402_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum9_i_i_reg_1402_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum9_i_i_reg_1402_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum9_i_i_reg_1402_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum9_i_i_reg_1402_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_i_i_reg_1266_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_i_i_reg_1266_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_i_i_reg_1266_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_i_i_reg_1266_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_i_i_reg_1266_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_24_i_i_reg_1346_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_36_i_i_reg_1464_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__3\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__5\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][2]_srl3_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair638";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair625";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r\ : label is "inst/\readData32_U0/ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r ";
  attribute srl_name of \ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r\ : label is "inst/\readData32_U0/ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r ";
  attribute srl_name of \ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r\ : label is "inst/\readData32_U0/ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r ";
  attribute srl_name of \ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r\ : label is "inst/\readData32_U0/ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r ";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1 : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_2 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1 : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_2 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1 : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_2 : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1 : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_2 : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_7_i_1 : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \count[1]_i_2\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \data_p1[31]_i_4\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \data_p1[31]_i_4__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \data_p1[31]_i_4__1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \data_p1[31]_i_4__2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \empty_n_i_2__11\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \empty_n_i_2__12\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \empty_n_i_2__13\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \empty_n_i_2__14\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \empty_n_i_2__15\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \empty_n_i_2__16\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \empty_n_i_2__17\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \empty_n_i_2__18\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \exitcond_flatten1_i_s_reg_1362[0]_i_2\ : label is "soft_lutpair629";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg ";
  attribute srl_name of \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \exitcond_flatten2_i_s_reg_1435[0]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1\ : label is "soft_lutpair626";
  attribute srl_bus_name of \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg ";
  attribute srl_name of \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \exitcond_flatten8_i_s_reg_1293[0]_i_2\ : label is "soft_lutpair630";
  attribute srl_bus_name of \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg ";
  attribute srl_name of \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \exitcond_flatten_i_i_reg_1226[0]_i_2\ : label is "soft_lutpair631";
  attribute srl_bus_name of \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg ";
  attribute srl_name of \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[0]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[1]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[2]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[3]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[4]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[7]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \indvar_flatten1_i_i_reg_491[8]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[0]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[1]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[2]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[3]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[4]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[7]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \indvar_flatten2_i_i_reg_524[8]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[0]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[1]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[2]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[3]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[4]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[7]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \indvar_flatten6_i_i_reg_458[8]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[0]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[1]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[2]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[3]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[4]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[7]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \indvar_flatten_i_i_reg_425[8]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__16\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__17\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__18\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__19\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__20\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__21\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__22\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__23\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__24\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__25\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__26\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__27\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__28\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \j_i_i_reg_480[0]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \j_i_i_reg_480[1]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \j_i_i_reg_480[2]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \j_i_i_reg_480[3]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \j_i_i_reg_480[4]_i_2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \j_mid2_i_i_reg_1302[1]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \j_mid2_i_i_reg_1302[4]_i_2\ : label is "soft_lutpair601";
  attribute srl_bus_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg ";
  attribute srl_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg ";
  attribute srl_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg ";
  attribute srl_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg ";
  attribute srl_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg ";
  attribute srl_name of \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7\ : label is "inst/\readData32_U0/j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7 ";
  attribute SOFT_HLUTNM of \k_2_i_i_reg_513[0]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \k_2_i_i_reg_513[1]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \k_2_i_i_reg_513[2]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \k_2_i_i_reg_513[3]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \k_2_i_i_reg_513[4]_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \k_2_mid2_i_i_reg_1371[3]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \k_2_mid2_i_i_reg_1371[4]_i_1\ : label is "soft_lutpair598";
  attribute srl_bus_name of \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg ";
  attribute srl_name of \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg ";
  attribute srl_name of \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg ";
  attribute srl_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg ";
  attribute srl_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg ";
  attribute srl_name of \k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7 ";
  attribute SOFT_HLUTNM of \k_3_i_i_reg_546[1]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \k_3_i_i_reg_546[2]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \k_3_i_i_reg_546[3]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \k_3_i_i_reg_546[4]_i_2\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \k_3_i_i_reg_546[4]_i_3\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \k_3_mid2_i_i_reg_1444[3]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \k_i_i_reg_447[0]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \k_i_i_reg_447[1]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \k_i_i_reg_447[2]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \k_i_i_reg_447[3]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \k_i_i_reg_447[4]_i_3\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \k_mid2_i_i_reg_1235[3]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \k_mid2_i_i_reg_1235[4]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \newIndex3_mid2_v_i_i_reg_1319[0]_i_2\ : label is "soft_lutpair585";
  attribute srl_bus_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg ";
  attribute srl_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg ";
  attribute srl_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg ";
  attribute srl_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg ";
  attribute srl_name of \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg ";
  attribute srl_name of \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6\ : label is "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg ";
  attribute srl_name of \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6\ : label is "inst/\readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6 ";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[4]_i_2\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[4]_i_3\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[6]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[7]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[8]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \tmp_11_i_i_reg_1247[9]_i_2\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \tmp_27_i_i_reg_1382[4]_i_3\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \tmp_27_i_i_reg_1382[6]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \tmp_27_i_i_reg_1382[7]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \tmp_27_i_i_reg_1382[8]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \tmp_27_i_i_reg_1382[9]_i_2\ : label is "soft_lutpair621";
  attribute srl_bus_name of \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_2_reg_1252_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \tmp_32_i_i_reg_1413[3]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \tmp_32_i_i_reg_1413[4]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \tmp_32_i_i_reg_1413[5]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \tmp_32_i_i_reg_1413[6]_i_2\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[4]_i_2\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[4]_i_3\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[6]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[7]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[8]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \tmp_35_i_i_reg_1454[9]_i_1\ : label is "soft_lutpair633";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg ";
  attribute srl_name of \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7\ : label is "inst/\readData32_U0/tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8\ : label is "inst/\readData32_U0/tmp_5_reg_1315_pp1_iter9_reg_reg ";
  attribute srl_name of \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8\ : label is "inst/\readData32_U0/tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg ";
  attribute srl_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg ";
  attribute srl_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg ";
  attribute srl_name of \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7\ : label is "inst/\readData32_U0/tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6 ";
begin
  \A_AXI_addr_read_reg_1277_reg[0]_0\ <= \^a_axi_addr_read_reg_1277_reg[0]_0\;
  \B_AXI_addr_read_reg_1351_reg[0]_0\ <= \^b_axi_addr_read_reg_1351_reg[0]_0\;
  \C_AXI_addr_read_reg_1418_reg[0]_0\ <= \^c_axi_addr_read_reg_1418_reg[0]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
  ap_block_pp2_stage0_subdone <= \^ap_block_pp2_stage0_subdone\;
  ap_block_pp3_stage0_subdone <= \^ap_block_pp3_stage0_subdone\;
  ap_enable_reg_pp0_iter9 <= \^ap_enable_reg_pp0_iter9\;
  ap_enable_reg_pp1_iter10 <= \^ap_enable_reg_pp1_iter10\;
  ap_enable_reg_pp2_iter9 <= \^ap_enable_reg_pp2_iter9\;
  ap_enable_reg_pp3_iter9 <= \^ap_enable_reg_pp3_iter9\;
  \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\ <= \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\;
  push_buf <= \^push_buf\;
  readData32_U0_D_output_AXI_out_write <= \^readdata32_u0_d_output_axi_out_write\;
  readData32_U0_ap_done <= \^readdata32_u0_ap_done\;
\A_AXI_addr_read_reg_1277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(0),
      Q => A_1_d0(0),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(10),
      Q => A_1_d0(10),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(11),
      Q => A_1_d0(11),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(12),
      Q => A_1_d0(12),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(13),
      Q => A_1_d0(13),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(14),
      Q => A_1_d0(14),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(15),
      Q => A_1_d0(15),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(16),
      Q => A_1_d0(16),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(17),
      Q => A_1_d0(17),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(18),
      Q => A_1_d0(18),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(19),
      Q => A_1_d0(19),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(1),
      Q => A_1_d0(1),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(20),
      Q => A_1_d0(20),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(21),
      Q => A_1_d0(21),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(22),
      Q => A_1_d0(22),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(23),
      Q => A_1_d0(23),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(24),
      Q => A_1_d0(24),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(25),
      Q => A_1_d0(25),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(26),
      Q => A_1_d0(26),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(27),
      Q => A_1_d0(27),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(28),
      Q => A_1_d0(28),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(29),
      Q => A_1_d0(29),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(2),
      Q => A_1_d0(2),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(30),
      Q => A_1_d0(30),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(31),
      Q => A_1_d0(31),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(3),
      Q => A_1_d0(3),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(4),
      Q => A_1_d0(4),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(5),
      Q => A_1_d0(5),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(6),
      Q => A_1_d0(6),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(7),
      Q => A_1_d0(7),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(8),
      Q => A_1_d0(8),
      R => '0'
    );
\A_AXI_addr_read_reg_1277_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => m_axi_A_AXI_RDATA(9),
      Q => A_1_d0(9),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(0),
      Q => B_1_d0(0),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(10),
      Q => B_1_d0(10),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(11),
      Q => B_1_d0(11),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(12),
      Q => B_1_d0(12),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(13),
      Q => B_1_d0(13),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(14),
      Q => B_1_d0(14),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(15),
      Q => B_1_d0(15),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(16),
      Q => B_1_d0(16),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(17),
      Q => B_1_d0(17),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(18),
      Q => B_1_d0(18),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(19),
      Q => B_1_d0(19),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(1),
      Q => B_1_d0(1),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(20),
      Q => B_1_d0(20),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(21),
      Q => B_1_d0(21),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(22),
      Q => B_1_d0(22),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(23),
      Q => B_1_d0(23),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(24),
      Q => B_1_d0(24),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(25),
      Q => B_1_d0(25),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(26),
      Q => B_1_d0(26),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(27),
      Q => B_1_d0(27),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(28),
      Q => B_1_d0(28),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(29),
      Q => B_1_d0(29),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(2),
      Q => B_1_d0(2),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(30),
      Q => B_1_d0(30),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(31),
      Q => B_1_d0(31),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(3),
      Q => B_1_d0(3),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(4),
      Q => B_1_d0(4),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(5),
      Q => B_1_d0(5),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(6),
      Q => B_1_d0(6),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(7),
      Q => B_1_d0(7),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(8),
      Q => B_1_d0(8),
      R => '0'
    );
\B_AXI_addr_read_reg_1351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => m_axi_B_AXI_RDATA(9),
      Q => B_1_d0(9),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(0),
      Q => C_0_d0(0),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(10),
      Q => C_0_d0(10),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(11),
      Q => C_0_d0(11),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(12),
      Q => C_0_d0(12),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(13),
      Q => C_0_d0(13),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(14),
      Q => C_0_d0(14),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(15),
      Q => C_0_d0(15),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(16),
      Q => C_0_d0(16),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(17),
      Q => C_0_d0(17),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(18),
      Q => C_0_d0(18),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(19),
      Q => C_0_d0(19),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(1),
      Q => C_0_d0(1),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(20),
      Q => C_0_d0(20),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(21),
      Q => C_0_d0(21),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(22),
      Q => C_0_d0(22),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(23),
      Q => C_0_d0(23),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(24),
      Q => C_0_d0(24),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(25),
      Q => C_0_d0(25),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(26),
      Q => C_0_d0(26),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(27),
      Q => C_0_d0(27),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(28),
      Q => C_0_d0(28),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(29),
      Q => C_0_d0(29),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(2),
      Q => C_0_d0(2),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(30),
      Q => C_0_d0(30),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(31),
      Q => C_0_d0(31),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(3),
      Q => C_0_d0(3),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(4),
      Q => C_0_d0(4),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(5),
      Q => C_0_d0(5),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(6),
      Q => C_0_d0(6),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(7),
      Q => C_0_d0(7),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(8),
      Q => C_0_d0(8),
      R => '0'
    );
\C_AXI_addr_read_reg_1418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => m_axi_C_AXI_RDATA(9),
      Q => C_0_d0(9),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      I1 => \^ap_block_pp3_stage0_subdone\,
      O => p_69_in
    );
\D_input_AXI_addr_rea_reg_1480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(0),
      Q => D_d0(0),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(10),
      Q => D_d0(10),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(11),
      Q => D_d0(11),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(12),
      Q => D_d0(12),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(13),
      Q => D_d0(13),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(14),
      Q => D_d0(14),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(15),
      Q => D_d0(15),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(16),
      Q => D_d0(16),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(17),
      Q => D_d0(17),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(18),
      Q => D_d0(18),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(19),
      Q => D_d0(19),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(1),
      Q => D_d0(1),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(20),
      Q => D_d0(20),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(21),
      Q => D_d0(21),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(22),
      Q => D_d0(22),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(23),
      Q => D_d0(23),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(24),
      Q => D_d0(24),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(25),
      Q => D_d0(25),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(26),
      Q => D_d0(26),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(27),
      Q => D_d0(27),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(28),
      Q => D_d0(28),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(29),
      Q => D_d0(29),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(2),
      Q => D_d0(2),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(30),
      Q => D_d0(30),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(31),
      Q => D_d0(31),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(3),
      Q => D_d0(3),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(4),
      Q => D_d0(4),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(5),
      Q => D_d0(5),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(6),
      Q => D_d0(6),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(7),
      Q => D_d0(7),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(8),
      Q => D_d0(8),
      R => '0'
    );
\D_input_AXI_addr_rea_reg_1480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_69_in,
      D => m_axi_D_input_AXI_RDATA(9),
      Q => D_d0(9),
      R => '0'
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter9\,
      I2 => \^ap_block_pp0_stage0_subdone\,
      O => readData32_U0_m_axi_A_AXI_RREADY
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => exitcond_flatten_i_i_reg_1226_pp0_iter1_reg,
      I3 => I_RVALID,
      I4 => \^ap_enable_reg_pp0_iter9\,
      I5 => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      O => readData32_U0_m_axi_A_AXI_ARVALID
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      I1 => \^ap_enable_reg_pp1_iter10\,
      I2 => \^ap_block_pp1_stage0_subdone\,
      O => readData32_U0_m_axi_B_AXI_RREADY
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg,
      I3 => \state_reg[0]\,
      I4 => \^ap_enable_reg_pp1_iter10\,
      I5 => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      O => readData32_U0_m_axi_B_AXI_ARVALID
    );
\FSM_sequential_state[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      I1 => \^ap_enable_reg_pp2_iter9\,
      I2 => \^ap_block_pp2_stage0_subdone\,
      O => readData32_U0_m_axi_C_AXI_RREADY
    );
\FSM_sequential_state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg,
      I3 => \state_reg[0]_0\,
      I4 => \^ap_enable_reg_pp2_iter9\,
      I5 => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      O => readData32_U0_m_axi_C_AXI_ARVALID
    );
\FSM_sequential_state[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp3_iter9\,
      I2 => \^ap_block_pp3_stage0_subdone\,
      O => readData32_U0_m_axi_D_input_AXI_RREADY
    );
\FSM_sequential_state[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      I3 => \state_reg[0]_1\,
      I4 => \^ap_enable_reg_pp3_iter9\,
      I5 => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      O => readData32_U0_m_axi_D_input_AXI_ARVALID
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => D_output_AXI_c_full_n,
      I1 => ap_done_reg,
      I2 => \^q\(0),
      I3 => readData32_U0_ap_start,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8CCC"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => readData32_U0_ap_start,
      I3 => D_output_AXI_c_full_n,
      I4 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_4\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_done_reg,
      I3 => \^q\(0),
      I4 => readData32_U0_ap_start,
      I5 => D_output_AXI_c_full_n,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFDDCDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_4,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => exitcond_flatten_i_i_fu_571_p2,
      I5 => \^ap_enable_reg_pp0_iter9\,
      O => \ap_CS_fsm[2]_i_2_n_4\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_4\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_CS_fsm_state13,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[4]_i_2_n_4\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFDDCDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter11_reg_n_4,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => exitcond_flatten8_i_s_fu_743_p2,
      I5 => \^ap_enable_reg_pp1_iter10\,
      O => \ap_CS_fsm[4]_i_2_n_4\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_4\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_CS_fsm_state26,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \ap_CS_fsm[6]_i_2_n_4\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000FF0020"
    )
        port map (
      I0 => exitcond_flatten1_i_s_fu_913_p2,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => ap_enable_reg_pp2_iter10_reg_n_4,
      I5 => \^ap_enable_reg_pp2_iter9\,
      O => \ap_CS_fsm[6]_i_2_n_4\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_4\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_CS_fsm_state38,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => \ap_CS_fsm[8]_i_2_n_4\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFDDCDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10_reg_n_4,
      I1 => \^ap_block_pp3_stage0_subdone\,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => ap_enable_reg_pp3_iter1_reg_n_4,
      I4 => exitcond_flatten2_i_s_fu_1095_p2,
      I5 => \^ap_enable_reg_pp3_iter9\,
      O => \ap_CS_fsm[8]_i_2_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => readData32_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => ap_done_reg_i_1_n_4
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080000"
    )
        port map (
      I0 => ap_done_reg_i_3_n_4,
      I1 => ap_done_reg_i_4_n_4,
      I2 => ap_done_reg_i_5_n_4,
      I3 => ap_done_reg_i_6_n_4,
      I4 => ap_sync_reg_channel_write_D_reg,
      I5 => \^push_buf\,
      O => readData32_U0_ap_continue
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8A800"
    )
        port map (
      I0 => \^readdata32_u0_ap_done\,
      I1 => C_0_i_full_n,
      I2 => ap_sync_reg_channel_write_C_0,
      I3 => C_1_i_full_n,
      I4 => ap_sync_reg_channel_write_C_1,
      I5 => ap_done_reg_i_7_n_4,
      O => ap_done_reg_i_3_n_4
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8A800"
    )
        port map (
      I0 => \^readdata32_u0_ap_done\,
      I1 => C_4_i_full_n,
      I2 => ap_sync_reg_channel_write_C_4,
      I3 => C_5_i_full_n,
      I4 => ap_sync_reg_channel_write_C_5,
      I5 => ap_done_reg_i_8_n_4,
      O => ap_done_reg_i_4_n_4
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_B_1,
      I1 => B_1_i_full_n,
      I2 => ap_sync_reg_channel_write_B_0,
      I3 => B_0_i_full_n,
      I4 => \^q\(1),
      I5 => ap_done_reg,
      O => ap_done_reg_i_5_n_4
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_A_1,
      I1 => A_1_i_full_n,
      I2 => ap_sync_reg_channel_write_A_0,
      I3 => A_0_i_full_n,
      I4 => \^q\(1),
      I5 => ap_done_reg,
      O => ap_done_reg_i_6_n_4
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_3,
      I1 => C_3_i_full_n,
      I2 => ap_sync_reg_channel_write_C_2,
      I3 => C_2_i_full_n,
      I4 => \^q\(1),
      I5 => ap_done_reg,
      O => ap_done_reg_i_7_n_4
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_7,
      I1 => C_7_i_full_n,
      I2 => ap_sync_reg_channel_write_C_6,
      I3 => C_6_i_full_n,
      I4 => \^q\(1),
      I5 => ap_done_reg,
      O => ap_done_reg_i_8_n_4
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_4,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^readdata32_u0_d_output_axi_out_write\,
      I4 => ap_rst_n,
      I5 => exitcond_flatten_i_i_fu_571_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter9\,
      I1 => ap_enable_reg_pp0_iter10_reg_n_4,
      I2 => ap_rst_n,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => \^readdata32_u0_d_output_axi_out_write\,
      O => ap_enable_reg_pp0_iter10_i_1_n_4
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_4,
      Q => ap_enable_reg_pp0_iter10_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => exitcond_flatten_i_i_fu_571_p2,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => ap_enable_reg_pp0_iter1_i_1_n_4
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      O => ap_block_pp0_stage0_subdone31_in
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => '1',
      Q => ap_enable_reg_pp0_iter3_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter3_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter4_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter5_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter6_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter7_reg_r_n_4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter2,
      Q => \ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4\
    );
ap_enable_reg_pp0_iter8_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4,
      I1 => ap_enable_reg_pp0_iter8_reg_r_n_4,
      O => ap_enable_reg_pp0_iter8_reg_gate_n_4
    );
ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter7_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter8_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \ap_enable_reg_pp0_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp0_iter7_reg_r_n_4\,
      Q => ap_enable_reg_pp0_iter8_reg_readData32_U0_ap_enable_reg_pp0_iter8_reg_r_n_4,
      R => '0'
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => ap_enable_reg_pp0_iter8_reg_gate_n_4,
      Q => \^ap_enable_reg_pp0_iter9\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_state13,
      I4 => ap_rst_n,
      I5 => exitcond_flatten8_i_s_fu_743_p2,
      O => ap_enable_reg_pp1_iter0_i_1_n_4
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_4,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter10_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter9_reg_gate_n_4,
      Q => \^ap_enable_reg_pp1_iter10\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter10\,
      I1 => ap_enable_reg_pp1_iter11_reg_n_4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state13,
      I4 => \^ap_block_pp1_stage0_subdone\,
      O => ap_enable_reg_pp1_iter11_i_1_n_4
    );
ap_enable_reg_pp1_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter11_i_1_n_4,
      Q => ap_enable_reg_pp1_iter11_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_rst_n,
      I3 => exitcond_flatten8_i_s_fu_743_p2,
      I4 => \^ap_block_pp1_stage0_subdone\,
      O => ap_enable_reg_pp1_iter1_i_1_n_4
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_4,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => '1',
      Q => ap_enable_reg_pp1_iter4_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter4_reg_r_n_4,
      Q => ap_enable_reg_pp1_iter5_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter5_reg_r_n_4,
      Q => ap_enable_reg_pp1_iter6_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter6_reg_r_n_4,
      Q => ap_enable_reg_pp1_iter7_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter7_reg_r_n_4,
      Q => ap_enable_reg_pp1_iter8_reg_r_n_4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp1_iter3,
      Q => \ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4\
    );
ap_enable_reg_pp1_iter9_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4,
      I1 => ap_enable_reg_pp1_iter9_reg_r_n_4,
      O => ap_enable_reg_pp1_iter9_reg_gate_n_4
    );
ap_enable_reg_pp1_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => ap_enable_reg_pp1_iter8_reg_r_n_4,
      Q => ap_enable_reg_pp1_iter9_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \ap_enable_reg_pp1_iter8_reg_srl5___readData32_U0_ap_enable_reg_pp1_iter8_reg_r_n_4\,
      Q => ap_enable_reg_pp1_iter9_reg_readData32_U0_ap_enable_reg_pp1_iter9_reg_r_n_4,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ap_CS_fsm_state26,
      I4 => ap_rst_n,
      I5 => exitcond_flatten1_i_s_fu_913_p2,
      O => ap_enable_reg_pp2_iter0_i_1_n_4
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_4,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp2_iter9\,
      I1 => ap_enable_reg_pp2_iter10_reg_n_4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state26,
      I4 => \^ap_block_pp2_stage0_subdone\,
      O => ap_enable_reg_pp2_iter10_i_1_n_4
    );
ap_enable_reg_pp2_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter10_i_1_n_4,
      Q => ap_enable_reg_pp2_iter10_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_rst_n,
      I3 => exitcond_flatten1_i_s_fu_913_p2,
      I4 => \^ap_block_pp2_stage0_subdone\,
      O => ap_enable_reg_pp2_iter1_i_1_n_4
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_4,
      Q => ap_enable_reg_pp2_iter1,
      R => '0'
    );
ap_enable_reg_pp2_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp2_stage0_subdone\,
      O => ap_block_pp2_stage0_subdone33_in
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => '1',
      Q => ap_enable_reg_pp2_iter3_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter3_reg_r_n_4,
      Q => ap_enable_reg_pp2_iter4_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter4_reg_r_n_4,
      Q => ap_enable_reg_pp2_iter5_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter5_reg_r_n_4,
      Q => ap_enable_reg_pp2_iter6_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter6_reg_r_n_4,
      Q => ap_enable_reg_pp2_iter7_reg_r_n_4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp2_iter2,
      Q => \ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4\
    );
ap_enable_reg_pp2_iter8_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4,
      I1 => ap_enable_reg_pp2_iter8_reg_r_n_4,
      O => ap_enable_reg_pp2_iter8_reg_gate_n_4
    );
ap_enable_reg_pp2_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter7_reg_r_n_4,
      Q => ap_enable_reg_pp2_iter8_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \ap_enable_reg_pp2_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp2_iter7_reg_r_n_4\,
      Q => ap_enable_reg_pp2_iter8_reg_readData32_U0_ap_enable_reg_pp2_iter8_reg_r_n_4,
      R => '0'
    );
ap_enable_reg_pp2_iter9_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => ap_enable_reg_pp2_iter8_reg_gate_n_4,
      Q => \^ap_enable_reg_pp2_iter9\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_state38,
      I2 => ap_rst_n,
      I3 => \^ap_block_pp3_stage0_subdone\,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => exitcond_flatten2_i_s_fu_1095_p2,
      O => ap_enable_reg_pp3_iter0_i_1_n_4
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_4,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter9\,
      I1 => ap_enable_reg_pp3_iter10_reg_n_4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state38,
      I4 => \^ap_block_pp3_stage0_subdone\,
      O => ap_enable_reg_pp3_iter10_i_1_n_4
    );
ap_enable_reg_pp3_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter10_i_1_n_4,
      Q => ap_enable_reg_pp3_iter10_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_n_4,
      I2 => ap_rst_n,
      I3 => exitcond_flatten2_i_s_fu_1095_p2,
      I4 => \^ap_block_pp3_stage0_subdone\,
      O => ap_enable_reg_pp3_iter1_i_1_n_4
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_4,
      Q => ap_enable_reg_pp3_iter1_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp3_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp3_stage0_subdone\,
      O => ap_block_pp3_stage0_subdone32_in
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter1_reg_n_4,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => '1',
      Q => ap_enable_reg_pp3_iter3_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter3_reg_r_n_4,
      Q => ap_enable_reg_pp3_iter4_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter4_reg_r_n_4,
      Q => ap_enable_reg_pp3_iter5_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter5_reg_r_n_4,
      Q => ap_enable_reg_pp3_iter6_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter6_reg_r_n_4,
      Q => ap_enable_reg_pp3_iter7_reg_r_n_4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp3_iter2,
      Q => \ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4\
    );
ap_enable_reg_pp3_iter8_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4,
      I1 => ap_enable_reg_pp3_iter8_reg_r_n_4,
      O => ap_enable_reg_pp3_iter8_reg_gate_n_4
    );
ap_enable_reg_pp3_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter7_reg_r_n_4,
      Q => ap_enable_reg_pp3_iter8_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \ap_enable_reg_pp3_iter7_reg_srl5___readData32_U0_ap_enable_reg_pp3_iter7_reg_r_n_4\,
      Q => ap_enable_reg_pp3_iter8_reg_readData32_U0_ap_enable_reg_pp3_iter8_reg_r_n_4,
      R => '0'
    );
ap_enable_reg_pp3_iter9_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => ap_enable_reg_pp3_iter8_reg_gate_n_4,
      Q => \^ap_enable_reg_pp3_iter9\,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp0_stage0_01001,
      I2 => ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4,
      I3 => exitcond_flatten_i_i_reg_1226_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter9\,
      I2 => I_RVALID,
      O => ap_block_pp0_stage0_01001
    );
ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_A_AXI_ARREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4,
      R => '0'
    );
ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp1_stage0_01001,
      I2 => ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4,
      I3 => exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg,
      I4 => ap_enable_reg_pp1_iter3,
      O => ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      I1 => \^ap_enable_reg_pp1_iter10\,
      I2 => \state_reg[0]\,
      O => ap_block_pp1_stage0_01001
    );
ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_B_AXI_ARREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4,
      R => '0'
    );
ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp2_stage0_01001,
      I2 => ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4,
      I3 => exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg,
      I4 => ap_enable_reg_pp2_iter2,
      O => ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      I1 => \^ap_enable_reg_pp2_iter9\,
      I2 => \state_reg[0]_0\,
      O => ap_block_pp2_stage0_01001
    );
ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_C_AXI_ARREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4,
      R => '0'
    );
ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A080A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp3_stage0_01001,
      I2 => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4,
      I3 => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      I4 => ap_enable_reg_pp3_iter2,
      O => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp3_iter9\,
      I2 => \state_reg[0]_1\,
      O => ap_block_pp3_stage0_01001
    );
ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4,
      R => '0'
    );
ap_sync_reg_channel_write_A_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_A_0,
      I1 => A_0_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_A_0
    );
ap_sync_reg_channel_write_A_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_A_1,
      I1 => A_1_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_A_1
    );
ap_sync_reg_channel_write_B_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_B_0,
      I1 => B_0_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_B_0
    );
ap_sync_reg_channel_write_B_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_B_1,
      I1 => B_1_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_B_1
    );
ap_sync_reg_channel_write_C_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_0,
      I1 => C_0_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_0
    );
ap_sync_reg_channel_write_C_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_1,
      I1 => C_1_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_1
    );
ap_sync_reg_channel_write_C_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_2,
      I1 => C_2_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_2
    );
ap_sync_reg_channel_write_C_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_3,
      I1 => C_3_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_3
    );
ap_sync_reg_channel_write_C_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_4,
      I1 => C_4_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_4
    );
ap_sync_reg_channel_write_C_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_5,
      I1 => C_5_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_5
    );
ap_sync_reg_channel_write_C_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_6,
      I1 => C_6_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_6
    );
ap_sync_reg_channel_write_C_7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => readData32_U0_ap_continue,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      O => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_7_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_7,
      I1 => C_7_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_C_7
    );
ap_sync_reg_channel_write_D_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_D_reg,
      I1 => D_i_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      O => ap_sync_channel_write_D
    );
\count[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_done_reg,
      O => \^readdata32_u0_ap_done\
    );
\data_p1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out,
      I1 => ap_reg_ioackin_m_axi_A_AXI_ARREADY_reg_n_4,
      I2 => gmem0_ARREADY,
      I3 => I_RVALID,
      I4 => \^ap_enable_reg_pp0_iter9\,
      I5 => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\data_p1[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out,
      I1 => ap_reg_ioackin_m_axi_B_AXI_ARREADY_reg_n_4,
      I2 => gmem1_ARREADY,
      I3 => \state_reg[0]\,
      I4 => \^ap_enable_reg_pp1_iter10\,
      I5 => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      O => \^ap_block_pp1_stage0_subdone\
    );
\data_p1[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out,
      I1 => ap_reg_ioackin_m_axi_C_AXI_ARREADY_reg_n_4,
      I2 => gmem2_ARREADY,
      I3 => \state_reg[0]_0\,
      I4 => \^ap_enable_reg_pp2_iter9\,
      I5 => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      O => \^ap_block_pp2_stage0_subdone\
    );
\data_p1[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out,
      I1 => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY_reg_n_4,
      I2 => gmem3_ARREADY,
      I3 => \state_reg[0]_1\,
      I4 => \^ap_enable_reg_pp3_iter9\,
      I5 => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      O => \^ap_block_pp3_stage0_subdone\
    );
\data_p1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => exitcond_flatten_i_i_reg_1226_pp0_iter1_reg,
      O => ap_reg_ioackin_m_axi_A_AXI_ARREADY143_out
    );
\data_p1[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg,
      O => ap_reg_ioackin_m_axi_B_AXI_ARREADY142_out
    );
\data_p1[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg,
      O => ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out
    );
\data_p1[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      O => ap_reg_ioackin_m_axi_D_input_AXI_ARREADY140_out
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_0_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_0,
      O => push_buf_4
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_1_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_1,
      O => push_buf_5
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_2_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_2,
      O => push_buf_6
    );
\empty_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_3_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_3,
      O => push_buf_7
    );
\empty_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_4_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_4,
      O => push_buf_8
    );
\empty_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_5_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_5,
      O => push_buf_9
    );
\empty_n_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_6_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_6,
      O => push_buf_10
    );
\empty_n_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => C_7_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_C_7,
      O => push_buf_11
    );
\empty_n_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => D_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_D_reg,
      O => \^push_buf\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => A_0_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_A_0,
      O => push_buf_0
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => A_1_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_A_1,
      O => push_buf_1
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => B_0_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_B_0,
      O => push_buf_2
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => B_1_i_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_B_1,
      O => push_buf_3
    );
\exitcond_flatten1_i_s_reg_1362[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      O => exitcond_flatten1_i_s_reg_13620
    );
\exitcond_flatten1_i_s_reg_1362[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4\,
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      O => exitcond_flatten1_i_s_fu_913_p2
    );
\exitcond_flatten1_i_s_reg_1362[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(4),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(5),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(6),
      I4 => \indvar_flatten1_i_i_reg_491_reg__0\(8),
      I5 => \indvar_flatten1_i_i_reg_491_reg__0\(7),
      O => \exitcond_flatten1_i_s_reg_1362[0]_i_3_n_4\
    );
\exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => exitcond_flatten1_i_s_reg_1362,
      Q => exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg,
      R => '0'
    );
\exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg,
      Q => \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4\
    );
\exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \exitcond_flatten1_i_s_reg_1362_pp2_iter7_reg_reg[0]_srl6_n_4\,
      Q => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      R => '0'
    );
\exitcond_flatten1_i_s_reg_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => exitcond_flatten1_i_s_fu_913_p2,
      Q => exitcond_flatten1_i_s_reg_1362,
      R => '0'
    );
\exitcond_flatten2_i_s_reg_1435[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_flatten2_i_s_fu_1095_p2,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \^ap_block_pp3_stage0_subdone\,
      I3 => exitcond_flatten2_i_s_reg_1435,
      O => \exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4\
    );
\exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_flatten2_i_s_reg_1435,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \^ap_block_pp3_stage0_subdone\,
      I3 => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      O => \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4\
    );
\exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg[0]_i_1_n_4\,
      Q => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      R => '0'
    );
\exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => exitcond_flatten2_i_s_reg_1435_pp3_iter1_reg,
      Q => \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4\
    );
\exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \exitcond_flatten2_i_s_reg_1435_pp3_iter7_reg_reg[0]_srl6_n_4\,
      Q => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      R => '0'
    );
\exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \^exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\,
      Q => exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg,
      R => '0'
    );
\exitcond_flatten2_i_s_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten2_i_s_reg_1435[0]_i_1_n_4\,
      Q => exitcond_flatten2_i_s_reg_1435,
      R => '0'
    );
\exitcond_flatten8_i_s_reg_1293[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      O => exitcond_flatten8_i_s_reg_12930
    );
\exitcond_flatten8_i_s_reg_1293[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4\,
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      O => exitcond_flatten8_i_s_fu_743_p2
    );
\exitcond_flatten8_i_s_reg_1293[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(4),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(5),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(6),
      I4 => \indvar_flatten6_i_i_reg_458_reg__0\(8),
      I5 => \indvar_flatten6_i_i_reg_458_reg__0\(7),
      O => \exitcond_flatten8_i_s_reg_1293[0]_i_3_n_4\
    );
\exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => exitcond_flatten8_i_s_reg_1293,
      Q => exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg,
      R => '0'
    );
\exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp1_stage0_subdone\,
      O => ap_block_pp1_stage0_subdone23_in
    );
\exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg,
      Q => exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg,
      R => '0'
    );
\exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => exitcond_flatten8_i_s_reg_1293_pp1_iter2_reg,
      Q => \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4\
    );
\exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \exitcond_flatten8_i_s_reg_1293_pp1_iter8_reg_reg[0]_srl6_n_4\,
      Q => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      R => '0'
    );
\exitcond_flatten8_i_s_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => exitcond_flatten8_i_s_fu_743_p2,
      Q => exitcond_flatten8_i_s_reg_1293,
      R => '0'
    );
\exitcond_flatten_i_i_reg_1226[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => exitcond_flatten_i_i_reg_12260
    );
\exitcond_flatten_i_i_reg_1226[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \exitcond_flatten_i_i_reg_1226[0]_i_3_n_4\,
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      O => exitcond_flatten_i_i_fu_571_p2
    );
\exitcond_flatten_i_i_reg_1226[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(3),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(4),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(5),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(6),
      I4 => \indvar_flatten_i_i_reg_425_reg__0\(8),
      I5 => \indvar_flatten_i_i_reg_425_reg__0\(7),
      O => \exitcond_flatten_i_i_reg_1226[0]_i_3_n_4\
    );
\exitcond_flatten_i_i_reg_1226_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => exitcond_flatten_i_i_reg_1226,
      Q => exitcond_flatten_i_i_reg_1226_pp0_iter1_reg,
      R => '0'
    );
\exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => exitcond_flatten_i_i_reg_1226_pp0_iter1_reg,
      Q => \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4\
    );
\exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \exitcond_flatten_i_i_reg_1226_pp0_iter7_reg_reg[0]_srl6_n_4\,
      Q => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      R => '0'
    );
\exitcond_flatten_i_i_reg_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => exitcond_flatten_i_i_fu_571_p2,
      Q => exitcond_flatten_i_i_reg_1226,
      R => '0'
    );
\i_1_i_i_reg_535[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => exitcond_flatten2_i_s_reg_1435,
      I1 => ap_enable_reg_pp3_iter1_reg_n_4,
      I2 => \^ap_block_pp3_stage0_subdone\,
      I3 => ap_CS_fsm_pp3_stage0,
      O => i_1_i_i_reg_5350
    );
\i_1_i_i_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_i_i_reg_5350,
      D => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      Q => i_1_i_i_reg_535(0),
      R => ap_CS_fsm_state38
    );
\i_1_i_i_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_i_i_reg_5350,
      D => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(1),
      Q => i_1_i_i_reg_535(1),
      R => ap_CS_fsm_state38
    );
\i_1_i_i_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_i_i_reg_5350,
      D => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(2),
      Q => i_1_i_i_reg_535(2),
      R => ap_CS_fsm_state38
    );
\i_1_i_i_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_i_i_reg_5350,
      D => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(3),
      Q => i_1_i_i_reg_535(3),
      R => ap_CS_fsm_state38
    );
\i_1_i_i_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_i_i_reg_5350,
      D => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(4),
      Q => i_1_i_i_reg_535(4),
      R => ap_CS_fsm_state38
    );
\i_i_i_reg_436[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0D0F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^readdata32_u0_d_output_axi_out_write\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => exitcond_flatten_i_i_reg_1226,
      O => i_i_i_reg_436
    );
\i_i_i_reg_436[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => exitcond_flatten_i_i_reg_1226,
      I3 => ap_enable_reg_pp0_iter1,
      O => i_i_i_reg_4360
    );
\i_i_i_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_i_reg_4360,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      Q => \i_i_i_reg_436_reg_n_4_[0]\,
      R => i_i_i_reg_436
    );
\i_i_i_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_i_reg_4360,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      Q => \i_i_i_reg_436_reg_n_4_[1]\,
      R => i_i_i_reg_436
    );
\i_i_i_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_i_reg_4360,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(2),
      Q => \i_i_i_reg_436_reg_n_4_[2]\,
      R => i_i_i_reg_436
    );
\i_i_i_reg_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_i_reg_4360,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(3),
      Q => \i_i_i_reg_436_reg_n_4_[3]\,
      R => i_i_i_reg_436
    );
\i_i_i_reg_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_i_reg_4360,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(4),
      Q => \i_i_i_reg_436_reg_n_4_[4]\,
      R => i_i_i_reg_436
    );
\indvar_flatten1_i_i_reg_491[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      O => indvar_flatten_next2_fu_919_p2(0)
    );
\indvar_flatten1_i_i_reg_491[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      O => indvar_flatten_next2_fu_919_p2(1)
    );
\indvar_flatten1_i_i_reg_491[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      O => indvar_flatten_next2_fu_919_p2(2)
    );
\indvar_flatten1_i_i_reg_491[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      O => indvar_flatten_next2_fu_919_p2(3)
    );
\indvar_flatten1_i_i_reg_491[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      I4 => \indvar_flatten1_i_i_reg_491_reg__0\(4),
      O => indvar_flatten_next2_fu_919_p2(4)
    );
\indvar_flatten1_i_i_reg_491[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      I4 => \indvar_flatten1_i_i_reg_491_reg__0\(4),
      I5 => \indvar_flatten1_i_i_reg_491_reg__0\(5),
      O => indvar_flatten_next2_fu_919_p2(5)
    );
\indvar_flatten1_i_i_reg_491[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491[8]_i_2_n_4\,
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(6),
      O => indvar_flatten_next2_fu_919_p2(6)
    );
\indvar_flatten1_i_i_reg_491[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491[8]_i_2_n_4\,
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(6),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(7),
      O => indvar_flatten_next2_fu_919_p2(7)
    );
\indvar_flatten1_i_i_reg_491[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(6),
      I1 => \indvar_flatten1_i_i_reg_491[8]_i_2_n_4\,
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(7),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(8),
      O => indvar_flatten_next2_fu_919_p2(8)
    );
\indvar_flatten1_i_i_reg_491[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten1_i_i_reg_491_reg__0\(5),
      I1 => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      I2 => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      I3 => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      I4 => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      I5 => \indvar_flatten1_i_i_reg_491_reg__0\(4),
      O => \indvar_flatten1_i_i_reg_491[8]_i_2_n_4\
    );
\indvar_flatten1_i_i_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(0),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(0),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(1),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(1),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(2),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(2),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(3),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(3),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(4),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(4),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(5),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(5),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(6),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(6),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(7),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(7),
      R => ap_CS_fsm_state26
    );
\indvar_flatten1_i_i_reg_491_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => indvar_flatten_next2_fu_919_p2(8),
      Q => \indvar_flatten1_i_i_reg_491_reg__0\(8),
      R => ap_CS_fsm_state26
    );
\indvar_flatten2_i_i_reg_524[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      O => indvar_flatten_next1_fu_1101_p2(0)
    );
\indvar_flatten2_i_i_reg_524[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      O => indvar_flatten_next1_fu_1101_p2(1)
    );
\indvar_flatten2_i_i_reg_524[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      O => indvar_flatten_next1_fu_1101_p2(2)
    );
\indvar_flatten2_i_i_reg_524[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      O => indvar_flatten_next1_fu_1101_p2(3)
    );
\indvar_flatten2_i_i_reg_524[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      I4 => \indvar_flatten2_i_i_reg_524_reg__0\(4),
      O => indvar_flatten_next1_fu_1101_p2(4)
    );
\indvar_flatten2_i_i_reg_524[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      I4 => \indvar_flatten2_i_i_reg_524_reg__0\(4),
      I5 => \indvar_flatten2_i_i_reg_524_reg__0\(5),
      O => indvar_flatten_next1_fu_1101_p2(5)
    );
\indvar_flatten2_i_i_reg_524[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524[8]_i_2_n_4\,
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(6),
      O => indvar_flatten_next1_fu_1101_p2(6)
    );
\indvar_flatten2_i_i_reg_524[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524[8]_i_2_n_4\,
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(6),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(7),
      O => indvar_flatten_next1_fu_1101_p2(7)
    );
\indvar_flatten2_i_i_reg_524[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(6),
      I1 => \indvar_flatten2_i_i_reg_524[8]_i_2_n_4\,
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(7),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(8),
      O => indvar_flatten_next1_fu_1101_p2(8)
    );
\indvar_flatten2_i_i_reg_524[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(5),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I4 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      I5 => \indvar_flatten2_i_i_reg_524_reg__0\(4),
      O => \indvar_flatten2_i_i_reg_524[8]_i_2_n_4\
    );
\indvar_flatten2_i_i_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(0),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(1),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(2),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(3),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(4),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(4),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(5),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(5),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(6),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(6),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(7),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(7),
      R => ap_CS_fsm_state38
    );
\indvar_flatten2_i_i_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => indvar_flatten_next1_fu_1101_p2(8),
      Q => \indvar_flatten2_i_i_reg_524_reg__0\(8),
      R => ap_CS_fsm_state38
    );
\indvar_flatten6_i_i_reg_458[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      O => indvar_flatten_next7_fu_749_p2(0)
    );
\indvar_flatten6_i_i_reg_458[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      O => indvar_flatten_next7_fu_749_p2(1)
    );
\indvar_flatten6_i_i_reg_458[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      O => indvar_flatten_next7_fu_749_p2(2)
    );
\indvar_flatten6_i_i_reg_458[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      O => indvar_flatten_next7_fu_749_p2(3)
    );
\indvar_flatten6_i_i_reg_458[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      I4 => \indvar_flatten6_i_i_reg_458_reg__0\(4),
      O => indvar_flatten_next7_fu_749_p2(4)
    );
\indvar_flatten6_i_i_reg_458[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      I4 => \indvar_flatten6_i_i_reg_458_reg__0\(4),
      I5 => \indvar_flatten6_i_i_reg_458_reg__0\(5),
      O => indvar_flatten_next7_fu_749_p2(5)
    );
\indvar_flatten6_i_i_reg_458[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458[8]_i_2_n_4\,
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(6),
      O => indvar_flatten_next7_fu_749_p2(6)
    );
\indvar_flatten6_i_i_reg_458[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458[8]_i_2_n_4\,
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(6),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(7),
      O => indvar_flatten_next7_fu_749_p2(7)
    );
\indvar_flatten6_i_i_reg_458[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(6),
      I1 => \indvar_flatten6_i_i_reg_458[8]_i_2_n_4\,
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(7),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(8),
      O => indvar_flatten_next7_fu_749_p2(8)
    );
\indvar_flatten6_i_i_reg_458[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten6_i_i_reg_458_reg__0\(5),
      I1 => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      I2 => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      I3 => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      I4 => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      I5 => \indvar_flatten6_i_i_reg_458_reg__0\(4),
      O => \indvar_flatten6_i_i_reg_458[8]_i_2_n_4\
    );
\indvar_flatten6_i_i_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(0),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(0),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(1),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(1),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(2),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(2),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(3),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(3),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(4),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(4),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(5),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(5),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(6),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(6),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(7),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(7),
      R => ap_CS_fsm_state13
    );
\indvar_flatten6_i_i_reg_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => indvar_flatten_next7_fu_749_p2(8),
      Q => \indvar_flatten6_i_i_reg_458_reg__0\(8),
      R => ap_CS_fsm_state13
    );
\indvar_flatten_i_i_reg_425[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      O => indvar_flatten_next_s_fu_577_p2(0)
    );
\indvar_flatten_i_i_reg_425[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      O => indvar_flatten_next_s_fu_577_p2(1)
    );
\indvar_flatten_i_i_reg_425[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      O => indvar_flatten_next_s_fu_577_p2(2)
    );
\indvar_flatten_i_i_reg_425[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(3),
      O => indvar_flatten_next_s_fu_577_p2(3)
    );
\indvar_flatten_i_i_reg_425[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(3),
      I4 => \indvar_flatten_i_i_reg_425_reg__0\(4),
      O => indvar_flatten_next_s_fu_577_p2(4)
    );
\indvar_flatten_i_i_reg_425[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(3),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      I4 => \indvar_flatten_i_i_reg_425_reg__0\(4),
      I5 => \indvar_flatten_i_i_reg_425_reg__0\(5),
      O => indvar_flatten_next_s_fu_577_p2(5)
    );
\indvar_flatten_i_i_reg_425[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425[8]_i_2_n_4\,
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(6),
      O => indvar_flatten_next_s_fu_577_p2(6)
    );
\indvar_flatten_i_i_reg_425[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425[8]_i_2_n_4\,
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(6),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(7),
      O => indvar_flatten_next_s_fu_577_p2(7)
    );
\indvar_flatten_i_i_reg_425[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(6),
      I1 => \indvar_flatten_i_i_reg_425[8]_i_2_n_4\,
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(7),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(8),
      O => indvar_flatten_next_s_fu_577_p2(8)
    );
\indvar_flatten_i_i_reg_425[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten_i_i_reg_425_reg__0\(5),
      I1 => \indvar_flatten_i_i_reg_425_reg__0\(3),
      I2 => \indvar_flatten_i_i_reg_425_reg__0\(1),
      I3 => \indvar_flatten_i_i_reg_425_reg__0\(0),
      I4 => \indvar_flatten_i_i_reg_425_reg__0\(2),
      I5 => \indvar_flatten_i_i_reg_425_reg__0\(4),
      O => \indvar_flatten_i_i_reg_425[8]_i_2_n_4\
    );
\indvar_flatten_i_i_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(0),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(0),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(1),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(1),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(2),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(2),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(3),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(3),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(4),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(4),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(5),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(5),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(6),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(6),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(7),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(7),
      R => indvar_flatten_i_i_reg_425
    );
\indvar_flatten_i_i_reg_425_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => indvar_flatten_next_s_fu_577_p2(8),
      Q => \indvar_flatten_i_i_reg_425_reg__0\(8),
      R => indvar_flatten_i_i_reg_425
    );
\iptr[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_A_0,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => A_0_i_full_n,
      I4 => ADDRBWRADDR(0),
      O => \iptr_reg[0]\
    );
\iptr[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_A_1,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => A_1_i_full_n,
      I4 => \iptr_reg[0]_12\(0),
      O => \iptr_reg[0]_0\
    );
\iptr[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_B_0,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => B_0_i_full_n,
      I4 => \iptr_reg[0]_13\(0),
      O => \iptr_reg[0]_1\
    );
\iptr[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_B_1,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => B_1_i_full_n,
      I4 => \iptr_reg[0]_14\(0),
      O => \iptr_reg[0]_2\
    );
\iptr[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_0,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_0_i_full_n,
      I4 => \iptr_reg[0]_15\(0),
      O => \iptr_reg[0]_3\
    );
\iptr[0]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_1,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_1_i_full_n,
      I4 => \iptr_reg[0]_16\(0),
      O => \iptr_reg[0]_4\
    );
\iptr[0]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_2,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_2_i_full_n,
      I4 => \iptr_reg[0]_17\(0),
      O => \iptr_reg[0]_5\
    );
\iptr[0]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_3,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_3_i_full_n,
      I4 => \iptr_reg[0]_18\(0),
      O => \iptr_reg[0]_6\
    );
\iptr[0]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_4,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_4_i_full_n,
      I4 => \iptr_reg[0]_19\(0),
      O => \iptr_reg[0]_7\
    );
\iptr[0]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_5,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_5_i_full_n,
      I4 => \iptr_reg[0]_20\(0),
      O => \iptr_reg[0]_8\
    );
\iptr[0]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_6,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_6_i_full_n,
      I4 => \iptr_reg[0]_21\(0),
      O => \iptr_reg[0]_9\
    );
\iptr[0]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_7,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => C_7_i_full_n,
      I4 => \iptr_reg[0]_22\(0),
      O => \iptr_reg[0]_10\
    );
\iptr[0]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_D_reg,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => D_i_full_n,
      I4 => \iptr_reg[0]_23\(0),
      O => \iptr_reg[0]_11\
    );
\j_1_i_i_reg_502[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      I2 => exitcond_flatten1_i_s_reg_1362,
      I3 => ap_enable_reg_pp2_iter1,
      O => j_1_i_i_reg_5020
    );
\j_1_i_i_reg_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_i_i_reg_5020,
      D => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      Q => j_1_i_i_reg_502(0),
      R => ap_CS_fsm_state26
    );
\j_1_i_i_reg_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_i_i_reg_5020,
      D => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(1),
      Q => j_1_i_i_reg_502(1),
      R => ap_CS_fsm_state26
    );
\j_1_i_i_reg_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_i_i_reg_5020,
      D => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(2),
      Q => j_1_i_i_reg_502(2),
      R => ap_CS_fsm_state26
    );
\j_1_i_i_reg_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_i_i_reg_5020,
      D => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(3),
      Q => j_1_i_i_reg_502(3),
      R => ap_CS_fsm_state26
    );
\j_1_i_i_reg_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_i_i_reg_5020,
      D => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(4),
      Q => j_1_i_i_reg_502(4),
      R => ap_CS_fsm_state26
    );
\j_i_i_reg_480[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      O => j_fu_797_p2(0)
    );
\j_i_i_reg_480[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66626666"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      I1 => j_i_i_reg_480(1),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(3),
      I4 => j_i_i_reg_480(4),
      O => j_fu_797_p2(1)
    );
\j_i_i_reg_480[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      I1 => j_i_i_reg_480(1),
      I2 => j_i_i_reg_480(2),
      O => j_fu_797_p2(2)
    );
\j_i_i_reg_480[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      I1 => j_i_i_reg_480(1),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(3),
      O => j_fu_797_p2(3)
    );
\j_i_i_reg_480[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => exitcond_flatten8_i_s_fu_743_p2,
      O => indvar_flatten6_i_i_reg_4580
    );
\j_i_i_reg_480[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFB8000"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      I1 => j_i_i_reg_480(1),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(3),
      I4 => j_i_i_reg_480(4),
      O => j_fu_797_p2(4)
    );
\j_i_i_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => j_fu_797_p2(0),
      Q => j_i_i_reg_480(0),
      R => ap_CS_fsm_state13
    );
\j_i_i_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => j_fu_797_p2(1),
      Q => j_i_i_reg_480(1),
      R => ap_CS_fsm_state13
    );
\j_i_i_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => j_fu_797_p2(2),
      Q => j_i_i_reg_480(2),
      R => ap_CS_fsm_state13
    );
\j_i_i_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => j_fu_797_p2(3),
      Q => j_i_i_reg_480(3),
      R => ap_CS_fsm_state13
    );
\j_i_i_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => j_fu_797_p2(4),
      Q => j_i_i_reg_480(4),
      R => ap_CS_fsm_state13
    );
\j_mid2_i_i_reg_1302[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => j_i_i_reg_480(4),
      I1 => j_i_i_reg_480(3),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(1),
      I4 => j_i_i_reg_480(0),
      O => j_mid2_i_i_fu_767_p3(1)
    );
\j_mid2_i_i_reg_1302[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => exitcond_flatten8_i_s_fu_743_p2,
      O => j_mid2_i_i_reg_13020
    );
\j_mid2_i_i_reg_1302[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => j_i_i_reg_480(4),
      I1 => j_i_i_reg_480(3),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(1),
      I4 => j_i_i_reg_480(0),
      O => j_mid2_i_i_fu_767_p3(4)
    );
\j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => j_mid2_i_i_reg_1302(0),
      Q => j_mid2_i_i_reg_1302_pp1_iter1_reg(0),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => j_mid2_i_i_reg_1302(1),
      Q => j_mid2_i_i_reg_1302_pp1_iter1_reg(1),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => j_mid2_i_i_reg_1302(2),
      Q => j_mid2_i_i_reg_1302_pp1_iter1_reg(2),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => j_mid2_i_i_reg_1302(3),
      Q => j_mid2_i_i_reg_1302_pp1_iter1_reg(3),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => j_mid2_i_i_reg_1302(4),
      Q => j_mid2_i_i_reg_1302_pp1_iter1_reg(4),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => j_mid2_i_i_reg_1302_pp1_iter1_reg(0),
      Q => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4\
    );
\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => j_mid2_i_i_reg_1302_pp1_iter1_reg(1),
      Q => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4\
    );
\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => j_mid2_i_i_reg_1302_pp1_iter1_reg(2),
      Q => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4\
    );
\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => j_mid2_i_i_reg_1302_pp1_iter1_reg(3),
      Q => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4\
    );
\j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => j_mid2_i_i_reg_1302_pp1_iter1_reg(4),
      Q => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4\
    );
\j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[0]_srl7_n_4\,
      Q => j_mid2_i_i_reg_1302_pp1_iter9_reg(0),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[1]_srl7_n_4\,
      Q => j_mid2_i_i_reg_1302_pp1_iter9_reg(1),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[2]_srl7_n_4\,
      Q => j_mid2_i_i_reg_1302_pp1_iter9_reg(2),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[3]_srl7_n_4\,
      Q => j_mid2_i_i_reg_1302_pp1_iter9_reg(3),
      R => '0'
    );
\j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \j_mid2_i_i_reg_1302_pp1_iter8_reg_reg[4]_srl7_n_4\,
      Q => j_mid2_i_i_reg_1302_pp1_iter9_reg(4),
      R => '0'
    );
\j_mid2_i_i_reg_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => j_i_i_reg_480(0),
      Q => j_mid2_i_i_reg_1302(0),
      R => '0'
    );
\j_mid2_i_i_reg_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => j_mid2_i_i_fu_767_p3(1),
      Q => j_mid2_i_i_reg_1302(1),
      R => '0'
    );
\j_mid2_i_i_reg_1302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => j_i_i_reg_480(2),
      Q => j_mid2_i_i_reg_1302(2),
      R => '0'
    );
\j_mid2_i_i_reg_1302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => j_i_i_reg_480(3),
      Q => j_mid2_i_i_reg_1302(3),
      R => '0'
    );
\j_mid2_i_i_reg_1302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => j_mid2_i_i_fu_767_p3(4),
      Q => j_mid2_i_i_reg_1302(4),
      R => '0'
    );
\k_1_i_i_reg_469[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => exitcond_flatten8_i_s_reg_1293,
      I3 => ap_enable_reg_pp1_iter1,
      O => k_1_i_i_reg_4690
    );
\k_1_i_i_reg_469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_1_i_i_reg_4690,
      D => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      Q => k_1_i_i_reg_469(0),
      R => ap_CS_fsm_state13
    );
\k_1_i_i_reg_469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_1_i_i_reg_4690,
      D => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      Q => k_1_i_i_reg_469(1),
      R => ap_CS_fsm_state13
    );
\k_1_i_i_reg_469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_1_i_i_reg_4690,
      D => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      Q => k_1_i_i_reg_469(2),
      R => ap_CS_fsm_state13
    );
\k_1_i_i_reg_469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_1_i_i_reg_4690,
      D => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      Q => k_1_i_i_reg_469(3),
      R => ap_CS_fsm_state13
    );
\k_1_i_i_reg_469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_1_i_i_reg_4690,
      D => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4),
      Q => k_1_i_i_reg_469(4),
      R => ap_CS_fsm_state13
    );
\k_2_i_i_reg_513[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      O => k_2_fu_997_p2(0)
    );
\k_2_i_i_reg_513[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      I1 => k_2_i_i_reg_513(1),
      O => k_2_fu_997_p2(1)
    );
\k_2_i_i_reg_513[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      I1 => k_2_i_i_reg_513(1),
      I2 => k_2_i_i_reg_513(2),
      O => k_2_fu_997_p2(2)
    );
\k_2_i_i_reg_513[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8080"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      I1 => k_2_i_i_reg_513(1),
      I2 => k_2_i_i_reg_513(2),
      I3 => k_2_i_i_reg_513(4),
      I4 => k_2_i_i_reg_513(3),
      O => k_2_fu_997_p2(3)
    );
\k_2_i_i_reg_513[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => exitcond_flatten1_i_s_fu_913_p2,
      O => indvar_flatten1_i_i_reg_4910
    );
\k_2_i_i_reg_513[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E80FF00"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      I1 => k_2_i_i_reg_513(1),
      I2 => k_2_i_i_reg_513(2),
      I3 => k_2_i_i_reg_513(4),
      I4 => k_2_i_i_reg_513(3),
      O => k_2_fu_997_p2(4)
    );
\k_2_i_i_reg_513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => k_2_fu_997_p2(0),
      Q => k_2_i_i_reg_513(0),
      R => ap_CS_fsm_state26
    );
\k_2_i_i_reg_513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => k_2_fu_997_p2(1),
      Q => k_2_i_i_reg_513(1),
      R => ap_CS_fsm_state26
    );
\k_2_i_i_reg_513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => k_2_fu_997_p2(2),
      Q => k_2_i_i_reg_513(2),
      R => ap_CS_fsm_state26
    );
\k_2_i_i_reg_513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => k_2_fu_997_p2(3),
      Q => k_2_i_i_reg_513(3),
      R => ap_CS_fsm_state26
    );
\k_2_i_i_reg_513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => k_2_fu_997_p2(4),
      Q => k_2_i_i_reg_513(4),
      R => ap_CS_fsm_state26
    );
\k_2_mid2_i_i_reg_1371[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => k_2_i_i_reg_513(3),
      I1 => k_2_i_i_reg_513(4),
      I2 => k_2_i_i_reg_513(2),
      I3 => k_2_i_i_reg_513(1),
      I4 => k_2_i_i_reg_513(0),
      O => k_2_mid2_i_i_fu_937_p3(3)
    );
\k_2_mid2_i_i_reg_1371[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC4"
    )
        port map (
      I0 => k_2_i_i_reg_513(3),
      I1 => k_2_i_i_reg_513(4),
      I2 => k_2_i_i_reg_513(2),
      I3 => k_2_i_i_reg_513(1),
      I4 => k_2_i_i_reg_513(0),
      O => k_2_mid2_i_i_fu_937_p3(4)
    );
\k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => k_2_mid2_i_i_reg_1371(0),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(0),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => k_2_mid2_i_i_reg_1371(1),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(1),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => k_2_mid2_i_i_reg_1371(2),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(2),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => k_2_mid2_i_i_reg_1371(3),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(3),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => k_2_mid2_i_i_reg_1371(4),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(4),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(3),
      Q => \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4\
    );
\k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(4),
      Q => \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4\
    );
\k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(0),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(0)
    );
\k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(1),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(1)
    );
\k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => k_2_mid2_i_i_reg_1371_pp2_iter1_reg(2),
      Q => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(2)
    );
\k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[3]_srl6_n_4\,
      Q => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(3),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \k_2_mid2_i_i_reg_1371_pp2_iter7_reg_reg[4]_srl6_n_4\,
      Q => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(4),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => k_2_i_i_reg_513(0),
      Q => k_2_mid2_i_i_reg_1371(0),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => k_2_i_i_reg_513(1),
      Q => k_2_mid2_i_i_reg_1371(1),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => k_2_i_i_reg_513(2),
      Q => k_2_mid2_i_i_reg_1371(2),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => k_2_mid2_i_i_fu_937_p3(3),
      Q => k_2_mid2_i_i_reg_1371(3),
      R => '0'
    );
\k_2_mid2_i_i_reg_1371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => k_2_mid2_i_i_fu_937_p3(4),
      Q => k_2_mid2_i_i_reg_1371(4),
      R => '0'
    );
\k_3_i_i_reg_546[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      O => k_1_fu_1165_p2(0)
    );
\k_3_i_i_reg_546[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      I1 => k_3_i_i_reg_546(1),
      O => k_1_fu_1165_p2(1)
    );
\k_3_i_i_reg_546[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      I1 => k_3_i_i_reg_546(1),
      I2 => k_3_i_i_reg_546(2),
      O => k_1_fu_1165_p2(2)
    );
\k_3_i_i_reg_546[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8080"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      I1 => k_3_i_i_reg_546(1),
      I2 => k_3_i_i_reg_546(2),
      I3 => k_3_i_i_reg_546(4),
      I4 => k_3_i_i_reg_546(3),
      O => k_1_fu_1165_p2(3)
    );
\k_3_i_i_reg_546[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ap_block_pp3_stage0_subdone\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => exitcond_flatten2_i_s_fu_1095_p2,
      I3 => ap_enable_reg_pp3_iter0,
      O => indvar_flatten2_i_i_reg_5240
    );
\k_3_i_i_reg_546[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E80FF00"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      I1 => k_3_i_i_reg_546(1),
      I2 => k_3_i_i_reg_546(2),
      I3 => k_3_i_i_reg_546(4),
      I4 => k_3_i_i_reg_546(3),
      O => k_1_fu_1165_p2(4)
    );
\k_3_i_i_reg_546[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \k_3_i_i_reg_546[4]_i_4_n_4\,
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(0),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(1),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(2),
      O => exitcond_flatten2_i_s_fu_1095_p2
    );
\k_3_i_i_reg_546[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \indvar_flatten2_i_i_reg_524_reg__0\(3),
      I1 => \indvar_flatten2_i_i_reg_524_reg__0\(4),
      I2 => \indvar_flatten2_i_i_reg_524_reg__0\(5),
      I3 => \indvar_flatten2_i_i_reg_524_reg__0\(6),
      I4 => \indvar_flatten2_i_i_reg_524_reg__0\(8),
      I5 => \indvar_flatten2_i_i_reg_524_reg__0\(7),
      O => \k_3_i_i_reg_546[4]_i_4_n_4\
    );
\k_3_i_i_reg_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => k_1_fu_1165_p2(0),
      Q => k_3_i_i_reg_546(0),
      R => ap_CS_fsm_state38
    );
\k_3_i_i_reg_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => k_1_fu_1165_p2(1),
      Q => k_3_i_i_reg_546(1),
      R => ap_CS_fsm_state38
    );
\k_3_i_i_reg_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => k_1_fu_1165_p2(2),
      Q => k_3_i_i_reg_546(2),
      R => ap_CS_fsm_state38
    );
\k_3_i_i_reg_546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => k_1_fu_1165_p2(3),
      Q => k_3_i_i_reg_546(3),
      R => ap_CS_fsm_state38
    );
\k_3_i_i_reg_546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => k_1_fu_1165_p2(4),
      Q => k_3_i_i_reg_546(4),
      R => ap_CS_fsm_state38
    );
\k_3_mid2_i_i_reg_1444[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => k_3_i_i_reg_546(3),
      I1 => k_3_i_i_reg_546(4),
      I2 => k_3_i_i_reg_546(2),
      I3 => k_3_i_i_reg_546(1),
      I4 => k_3_i_i_reg_546(0),
      O => k_3_mid2_i_i_fu_1119_p3(3)
    );
\k_3_mid2_i_i_reg_1444[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp3_stage0_subdone\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => exitcond_flatten2_i_s_fu_1095_p2,
      O => k_3_mid2_i_i_reg_14440
    );
\k_3_mid2_i_i_reg_1444[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC4"
    )
        port map (
      I0 => k_3_i_i_reg_546(3),
      I1 => k_3_i_i_reg_546(4),
      I2 => k_3_i_i_reg_546(2),
      I3 => k_3_i_i_reg_546(1),
      I4 => k_3_i_i_reg_546(0),
      O => k_3_mid2_i_i_fu_1119_p3(4)
    );
\k_3_mid2_i_i_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => k_3_i_i_reg_546(0),
      Q => k_3_mid2_i_i_reg_1444(0),
      R => '0'
    );
\k_3_mid2_i_i_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => k_3_i_i_reg_546(1),
      Q => k_3_mid2_i_i_reg_1444(1),
      R => '0'
    );
\k_3_mid2_i_i_reg_1444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => k_3_i_i_reg_546(2),
      Q => k_3_mid2_i_i_reg_1444(2),
      R => '0'
    );
\k_3_mid2_i_i_reg_1444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => k_3_mid2_i_i_fu_1119_p3(3),
      Q => k_3_mid2_i_i_reg_1444(3),
      R => '0'
    );
\k_3_mid2_i_i_reg_1444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => k_3_mid2_i_i_fu_1119_p3(4),
      Q => k_3_mid2_i_i_reg_1444(4),
      R => '0'
    );
\k_i_i_reg_447[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      O => k_fu_655_p2(0)
    );
\k_i_i_reg_447[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      I1 => k_i_i_reg_447(1),
      O => k_fu_655_p2(1)
    );
\k_i_i_reg_447[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      I1 => k_i_i_reg_447(1),
      I2 => k_i_i_reg_447(2),
      O => k_fu_655_p2(2)
    );
\k_i_i_reg_447[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8080"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      I1 => k_i_i_reg_447(1),
      I2 => k_i_i_reg_447(2),
      I3 => k_i_i_reg_447(4),
      I4 => k_i_i_reg_447(3),
      O => k_fu_655_p2(3)
    );
\k_i_i_reg_447[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => k_mid2_i_i_reg_12350,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => D_output_AXI_c_full_n,
      I3 => readData32_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_done_reg,
      O => indvar_flatten_i_i_reg_425
    );
\k_i_i_reg_447[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => k_mid2_i_i_reg_12350,
      I1 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_i_i_reg_4250
    );
\k_i_i_reg_447[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E80FF00"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      I1 => k_i_i_reg_447(1),
      I2 => k_i_i_reg_447(2),
      I3 => k_i_i_reg_447(4),
      I4 => k_i_i_reg_447(3),
      O => k_fu_655_p2(4)
    );
\k_i_i_reg_447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => k_fu_655_p2(0),
      Q => k_i_i_reg_447(0),
      R => indvar_flatten_i_i_reg_425
    );
\k_i_i_reg_447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => k_fu_655_p2(1),
      Q => k_i_i_reg_447(1),
      R => indvar_flatten_i_i_reg_425
    );
\k_i_i_reg_447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => k_fu_655_p2(2),
      Q => k_i_i_reg_447(2),
      R => indvar_flatten_i_i_reg_425
    );
\k_i_i_reg_447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => k_fu_655_p2(3),
      Q => k_i_i_reg_447(3),
      R => indvar_flatten_i_i_reg_425
    );
\k_i_i_reg_447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => k_fu_655_p2(4),
      Q => k_i_i_reg_447(4),
      R => indvar_flatten_i_i_reg_425
    );
\k_mid2_i_i_reg_1235[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => k_i_i_reg_447(3),
      I1 => k_i_i_reg_447(4),
      I2 => k_i_i_reg_447(2),
      I3 => k_i_i_reg_447(1),
      I4 => k_i_i_reg_447(0),
      O => k_mid2_i_i_fu_595_p3(3)
    );
\k_mid2_i_i_reg_1235[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC4"
    )
        port map (
      I0 => k_i_i_reg_447(3),
      I1 => k_i_i_reg_447(4),
      I2 => k_i_i_reg_447(2),
      I3 => k_i_i_reg_447(1),
      I4 => k_i_i_reg_447(0),
      O => k_mid2_i_i_fu_595_p3(4)
    );
\k_mid2_i_i_reg_1235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => k_i_i_reg_447(0),
      Q => k_mid2_i_i_reg_1235(0),
      R => '0'
    );
\k_mid2_i_i_reg_1235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => k_i_i_reg_447(1),
      Q => k_mid2_i_i_reg_1235(1),
      R => '0'
    );
\k_mid2_i_i_reg_1235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => k_i_i_reg_447(2),
      Q => k_mid2_i_i_reg_1235(2),
      R => '0'
    );
\k_mid2_i_i_reg_1235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => k_mid2_i_i_fu_595_p3(3),
      Q => k_mid2_i_i_reg_1235(3),
      R => '0'
    );
\k_mid2_i_i_reg_1235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => k_mid2_i_i_fu_595_p3(4),
      Q => k_mid2_i_i_reg_1235(4),
      R => '0'
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => readData32_U0_ap_start,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => D_output_AXI_c_full_n,
      O => \mOutPtr_reg[2]\
    );
\newIndex3_mid2_v_i_i_reg_1319[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4\,
      I1 => k_1_i_i_reg_469(0),
      I2 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      I3 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      I4 => \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4\,
      I5 => k_1_i_i_reg_469(1),
      O => \newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => j_i_i_reg_480(0),
      I1 => j_i_i_reg_480(1),
      I2 => j_i_i_reg_480(2),
      I3 => j_i_i_reg_480(3),
      I4 => j_i_i_reg_480(4),
      O => \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4\,
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      I2 => exitcond_flatten8_i_s_reg_1293,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => k_1_i_i_reg_469(2),
      O => \newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      I1 => k_1_i_i_reg_469(1),
      I2 => \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4\,
      I3 => k_1_i_i_reg_469(0),
      I4 => \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4\,
      I5 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      O => \newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4\,
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      I2 => exitcond_flatten8_i_s_reg_1293,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => k_1_i_i_reg_469(3),
      O => \newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4\,
      I1 => k_1_i_i_reg_469(3),
      I2 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      I3 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4),
      I4 => \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4\,
      I5 => k_1_i_i_reg_469(4),
      O => \newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF200000000000"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      I1 => exitcond_flatten8_i_s_reg_1293,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_i_i_reg_469(2),
      I5 => \newIndex3_mid2_v_i_i_reg_1319[1]_i_2_n_4\,
      O => \newIndex3_mid2_v_i_i_reg_1319[3]_i_2_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond_flatten8_i_s_reg_1293,
      O => \newIndex3_mid2_v_i_i_reg_1319[3]_i_3_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => newIndex3_mid2_v_i_i_reg_1319(0),
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(0),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => newIndex3_mid2_v_i_i_reg_1319(1),
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(1),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => newIndex3_mid2_v_i_i_reg_1319(2),
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(2),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => newIndex3_mid2_v_i_i_reg_1319(3),
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(3),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(0),
      Q => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(1),
      Q => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(2),
      Q => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => newIndex3_mid2_v_i_i_reg_1319_pp1_iter1_reg(3),
      Q => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4\
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[0]_srl7_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(0),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[1]_srl7_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(1),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[2]_srl7_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(2),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \newIndex3_mid2_v_i_i_reg_1319_pp1_iter8_reg_reg[3]_srl7_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(3),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => \newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319(0),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => \newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319(1),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => \newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319(2),
      R => '0'
    );
\newIndex3_mid2_v_i_i_reg_1319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => \newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4\,
      Q => newIndex3_mid2_v_i_i_reg_1319(3),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4\,
      I1 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(3),
      I2 => exitcond_flatten1_i_s_reg_1362,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => j_1_i_i_reg_502(3),
      O => p_shl8_cast_i_i_fu_961_p1(8)
    );
\newIndex5_mid2_v_i_i_reg_1391[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4\,
      I1 => j_1_i_i_reg_502(3),
      I2 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(3),
      I3 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(4),
      I4 => \tmp_27_i_i_reg_1382[4]_i_2_n_4\,
      I5 => j_1_i_i_reg_502(4),
      O => p_shl8_cast_i_i_fu_961_p1(9)
    );
\newIndex5_mid2_v_i_i_reg_1391[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF200000000000"
    )
        port map (
      I0 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(2),
      I1 => exitcond_flatten1_i_s_reg_1362,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => j_1_i_i_reg_502(2),
      I5 => \tmp_7_reg_1387[2]_i_2_n_4\,
      O => \newIndex5_mid2_v_i_i_reg_1391[1]_i_2_n_4\
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => newIndex5_mid2_v_i_i_reg_1391(0),
      Q => newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg(0),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => newIndex5_mid2_v_i_i_reg_1391(1),
      Q => newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg(1),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg(0),
      Q => \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4\
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => newIndex5_mid2_v_i_i_reg_1391_pp2_iter1_reg(1),
      Q => \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4\
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[0]_srl6_n_4\,
      Q => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(0),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \newIndex5_mid2_v_i_i_reg_1391_pp2_iter7_reg_reg[1]_srl6_n_4\,
      Q => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(1),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => p_shl8_cast_i_i_fu_961_p1(8),
      Q => newIndex5_mid2_v_i_i_reg_1391(0),
      R => '0'
    );
\newIndex5_mid2_v_i_i_reg_1391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => p_shl8_cast_i_i_fu_961_p1(9),
      Q => newIndex5_mid2_v_i_i_reg_1391(1),
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter10_reg_n_4,
      I1 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I2 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_7_we0
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I1 => ap_enable_reg_pp2_iter10_reg_n_4,
      I2 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_6_we0
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter10_reg_n_4,
      I1 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I2 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_5_we0
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I1 => ap_enable_reg_pp2_iter10_reg_n_4,
      I2 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_4_we0
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I1 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I2 => ap_enable_reg_pp2_iter10_reg_n_4,
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_3_we0
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I1 => ap_enable_reg_pp2_iter10_reg_n_4,
      I2 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_2_we0
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I1 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I2 => ap_enable_reg_pp2_iter10_reg_n_4,
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_1_we0
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => tmp_7_reg_1387_pp2_iter9_reg(1),
      I1 => ap_enable_reg_pp2_iter10_reg_n_4,
      I2 => tmp_7_reg_1387_pp2_iter9_reg(0),
      I3 => \^ap_block_pp2_stage0_subdone\,
      I4 => tmp_7_reg_1387_pp2_iter9_reg(2),
      O => readData32_U0_C_0_we0
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter10_reg_n_4,
      I1 => \^ap_block_pp3_stage0_subdone\,
      O => readData32_U0_D_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter10_reg_n_4,
      I1 => \^ap_block_pp2_stage0_subdone\,
      O => ram_reg_0(0)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_4,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => tmp_2_reg_1252_pp0_iter9_reg,
      O => readData32_U0_A_1_we0
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_4,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => tmp_2_reg_1252_pp0_iter9_reg,
      O => readData32_U0_A_0_we0
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter11_reg_n_4,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => tmp_5_reg_1315_pp1_iter10_reg,
      O => readData32_U0_B_1_we0
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter11_reg_n_4,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => tmp_5_reg_1315_pp1_iter10_reg,
      O => readData32_U0_B_0_we0
    );
ram_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter11_reg_n_4,
      I1 => \^ap_block_pp1_stage0_subdone\,
      O => ram_reg(0)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp3_stage0_subdone\,
      I1 => ap_enable_reg_pp3_iter10_reg_n_4,
      I2 => exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg,
      O => WEA(0)
    );
ram_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10_reg_n_4,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => WEBWE(0)
    );
\sext1_cast_i_i_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(0),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(0),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(10),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(10),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(11),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(11),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(12),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(12),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(13),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(13),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(14),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(14),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(15),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(15),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(16),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(16),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(17),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(17),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(18),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(18),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(19),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(19),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(1),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(1),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(20),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(20),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(21),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(21),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(22),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(22),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(23),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(23),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(24),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(24),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(25),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(25),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(26),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(26),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(27),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(27),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(28),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(28),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(29),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(29),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(2),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(2),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(3),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(3),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(4),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(4),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(5),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(5),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(6),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(6),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(7),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(7),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(8),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(8),
      R => '0'
    );
\sext1_cast_i_i_reg_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => D_input_AXI_offset(9),
      Q => \sext1_cast_i_i_reg_1430_reg__0\(9),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(0),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(0),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(10),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(10),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(11),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(11),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(12),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(12),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(13),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(13),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(14),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(14),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(15),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(15),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(16),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(16),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(17),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(17),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(18),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(18),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(19),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(19),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(1),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(1),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(20),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(20),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(21),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(21),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(22),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(22),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(23),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(23),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(24),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(24),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(25),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(25),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(26),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(26),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(27),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(27),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(28),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(28),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(29),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(29),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(2),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(2),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(3),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(3),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(4),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(4),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(5),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(5),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(6),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(6),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(7),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(7),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(8),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(8),
      R => '0'
    );
\sext4_cast_i_i_reg_1288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => B_AXI_offset(9),
      Q => \sext4_cast_i_i_reg_1288_reg__0\(9),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(0),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(0),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(10),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(10),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(11),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(11),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(12),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(12),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(13),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(13),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(14),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(14),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(15),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(15),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(16),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(16),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(17),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(17),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(18),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(18),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(19),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(19),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(1),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(1),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(20),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(20),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(21),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(21),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(22),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(22),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(23),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(23),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(24),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(24),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(25),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(25),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(26),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(26),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(27),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(27),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(28),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(28),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(29),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(29),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(2),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(2),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(3),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(3),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(4),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(4),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(5),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(5),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(6),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(6),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(7),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(7),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(8),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(8),
      R => '0'
    );
\sext8_cast_i_i_reg_1357_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => C_AXI_offset(9),
      Q => \sext8_cast_i_i_reg_1357_reg__0\(9),
      R => '0'
    );
\sext_cast_i_i_reg_1221[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => readData32_U0_ap_start,
      I3 => D_output_AXI_c_full_n,
      O => \^readdata32_u0_d_output_axi_out_write\
    );
\sext_cast_i_i_reg_1221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(0),
      Q => \sext_cast_i_i_reg_1221_reg__0\(0),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(10),
      Q => \sext_cast_i_i_reg_1221_reg__0\(10),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(11),
      Q => \sext_cast_i_i_reg_1221_reg__0\(11),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(12),
      Q => \sext_cast_i_i_reg_1221_reg__0\(12),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(13),
      Q => \sext_cast_i_i_reg_1221_reg__0\(13),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(14),
      Q => \sext_cast_i_i_reg_1221_reg__0\(14),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(15),
      Q => \sext_cast_i_i_reg_1221_reg__0\(15),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(16),
      Q => \sext_cast_i_i_reg_1221_reg__0\(16),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(17),
      Q => \sext_cast_i_i_reg_1221_reg__0\(17),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(18),
      Q => \sext_cast_i_i_reg_1221_reg__0\(18),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(19),
      Q => \sext_cast_i_i_reg_1221_reg__0\(19),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(1),
      Q => \sext_cast_i_i_reg_1221_reg__0\(1),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(20),
      Q => \sext_cast_i_i_reg_1221_reg__0\(20),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(21),
      Q => \sext_cast_i_i_reg_1221_reg__0\(21),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(22),
      Q => \sext_cast_i_i_reg_1221_reg__0\(22),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(23),
      Q => \sext_cast_i_i_reg_1221_reg__0\(23),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(24),
      Q => \sext_cast_i_i_reg_1221_reg__0\(24),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(25),
      Q => \sext_cast_i_i_reg_1221_reg__0\(25),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(26),
      Q => \sext_cast_i_i_reg_1221_reg__0\(26),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(27),
      Q => \sext_cast_i_i_reg_1221_reg__0\(27),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(28),
      Q => \sext_cast_i_i_reg_1221_reg__0\(28),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(29),
      Q => \sext_cast_i_i_reg_1221_reg__0\(29),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(2),
      Q => \sext_cast_i_i_reg_1221_reg__0\(2),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(3),
      Q => \sext_cast_i_i_reg_1221_reg__0\(3),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(4),
      Q => \sext_cast_i_i_reg_1221_reg__0\(4),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(5),
      Q => \sext_cast_i_i_reg_1221_reg__0\(5),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(6),
      Q => \sext_cast_i_i_reg_1221_reg__0\(6),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(7),
      Q => \sext_cast_i_i_reg_1221_reg__0\(7),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(8),
      Q => \sext_cast_i_i_reg_1221_reg__0\(8),
      R => '0'
    );
\sext_cast_i_i_reg_1221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^readdata32_u0_d_output_axi_out_write\,
      D => A_AXI_offset(9),
      Q => \sext_cast_i_i_reg_1221_reg__0\(9),
      R => '0'
    );
\sum1_i_i_reg_1469[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[15]_i_2_n_7\,
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(11),
      O => \sum1_i_i_reg_1469[11]_i_2_n_4\
    );
\sum1_i_i_reg_1469[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(10),
      I1 => \tmp_36_cast121_i_i_fu_1183_p1__0\(10),
      O => \sum1_i_i_reg_1469[11]_i_3_n_4\
    );
\sum1_i_i_reg_1469[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(9),
      I1 => \tmp_36_cast121_i_i_fu_1183_p1__0\(9),
      O => \sum1_i_i_reg_1469[11]_i_4_n_4\
    );
\sum1_i_i_reg_1469[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(8),
      I1 => tmp_36_cast121_i_i_fu_1183_p1(8),
      O => \sum1_i_i_reg_1469[11]_i_5_n_4\
    );
\sum1_i_i_reg_1469[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(14),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(15),
      O => \sum1_i_i_reg_1469[15]_i_3_n_4\
    );
\sum1_i_i_reg_1469[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(13),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(14),
      O => \sum1_i_i_reg_1469[15]_i_4_n_4\
    );
\sum1_i_i_reg_1469[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(12),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(13),
      O => \sum1_i_i_reg_1469[15]_i_5_n_4\
    );
\sum1_i_i_reg_1469[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum1_i_i_reg_1469_reg[15]_i_2_n_7\,
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(12),
      O => \sum1_i_i_reg_1469[15]_i_6_n_4\
    );
\sum1_i_i_reg_1469[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(18),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(19),
      O => \sum1_i_i_reg_1469[19]_i_2_n_4\
    );
\sum1_i_i_reg_1469[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(17),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(18),
      O => \sum1_i_i_reg_1469[19]_i_3_n_4\
    );
\sum1_i_i_reg_1469[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(16),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(17),
      O => \sum1_i_i_reg_1469[19]_i_4_n_4\
    );
\sum1_i_i_reg_1469[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(15),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(16),
      O => \sum1_i_i_reg_1469[19]_i_5_n_4\
    );
\sum1_i_i_reg_1469[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(22),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(23),
      O => \sum1_i_i_reg_1469[23]_i_2_n_4\
    );
\sum1_i_i_reg_1469[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(21),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(22),
      O => \sum1_i_i_reg_1469[23]_i_3_n_4\
    );
\sum1_i_i_reg_1469[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(20),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(21),
      O => \sum1_i_i_reg_1469[23]_i_4_n_4\
    );
\sum1_i_i_reg_1469[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(19),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(20),
      O => \sum1_i_i_reg_1469[23]_i_5_n_4\
    );
\sum1_i_i_reg_1469[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(26),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(27),
      O => \sum1_i_i_reg_1469[27]_i_2_n_4\
    );
\sum1_i_i_reg_1469[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(25),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(26),
      O => \sum1_i_i_reg_1469[27]_i_3_n_4\
    );
\sum1_i_i_reg_1469[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(24),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(25),
      O => \sum1_i_i_reg_1469[27]_i_4_n_4\
    );
\sum1_i_i_reg_1469[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(23),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(24),
      O => \sum1_i_i_reg_1469[27]_i_5_n_4\
    );
\sum1_i_i_reg_1469[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp3_stage0_subdone\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => exitcond_flatten2_i_s_reg_1435,
      O => sum1_i_i_reg_14690
    );
\sum1_i_i_reg_1469[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(28),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(29),
      O => \sum1_i_i_reg_1469[29]_i_3_n_4\
    );
\sum1_i_i_reg_1469[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(27),
      I1 => \sext1_cast_i_i_reg_1430_reg__0\(28),
      O => \sum1_i_i_reg_1469[29]_i_4_n_4\
    );
\sum1_i_i_reg_1469[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(3),
      I1 => k_3_mid2_i_i_reg_1444(3),
      I2 => \tmp_35_i_i_reg_1454_reg__0\(0),
      O => \sum1_i_i_reg_1469[3]_i_2_n_4\
    );
\sum1_i_i_reg_1469[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(2),
      I1 => k_3_mid2_i_i_reg_1444(2),
      O => \sum1_i_i_reg_1469[3]_i_3_n_4\
    );
\sum1_i_i_reg_1469[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(1),
      I1 => k_3_mid2_i_i_reg_1444(1),
      O => \sum1_i_i_reg_1469[3]_i_4_n_4\
    );
\sum1_i_i_reg_1469[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(0),
      I1 => k_3_mid2_i_i_reg_1444(0),
      O => \sum1_i_i_reg_1469[3]_i_5_n_4\
    );
\sum1_i_i_reg_1469[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(7),
      I1 => tmp_36_cast121_i_i_fu_1183_p1(7),
      O => \sum1_i_i_reg_1469[7]_i_2_n_4\
    );
\sum1_i_i_reg_1469[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(6),
      I1 => tmp_36_cast121_i_i_fu_1183_p1(6),
      O => \sum1_i_i_reg_1469[7]_i_3_n_4\
    );
\sum1_i_i_reg_1469[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(5),
      I1 => tmp_36_cast121_i_i_fu_1183_p1(5),
      O => \sum1_i_i_reg_1469[7]_i_4_n_4\
    );
\sum1_i_i_reg_1469[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext1_cast_i_i_reg_1430_reg__0\(4),
      I1 => tmp_36_cast121_i_i_fu_1183_p1(4),
      O => \sum1_i_i_reg_1469[7]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(0),
      Q => m_axi_D_input_AXI_ARADDR(0),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(10),
      Q => m_axi_D_input_AXI_ARADDR(10),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(11),
      Q => m_axi_D_input_AXI_ARADDR(11),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[7]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[11]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[11]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[11]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(11 downto 8),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(11 downto 8),
      S(3) => \sum1_i_i_reg_1469[11]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[11]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[11]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[11]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(12),
      Q => m_axi_D_input_AXI_ARADDR(12),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(13),
      Q => m_axi_D_input_AXI_ARADDR(13),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(14),
      Q => m_axi_D_input_AXI_ARADDR(14),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(15),
      Q => m_axi_D_input_AXI_ARADDR(15),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[11]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[15]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[15]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[15]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \sext1_cast_i_i_reg_1430_reg__0\(14 downto 12),
      DI(0) => \sum1_i_i_reg_1469_reg[15]_i_2_n_7\,
      O(3 downto 0) => sum1_i_i_fu_1187_p2(15 downto 12),
      S(3) => \sum1_i_i_reg_1469[15]_i_3_n_4\,
      S(2) => \sum1_i_i_reg_1469[15]_i_4_n_4\,
      S(1) => \sum1_i_i_reg_1469[15]_i_5_n_4\,
      S(0) => \sum1_i_i_reg_1469[15]_i_6_n_4\
    );
\sum1_i_i_reg_1469_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_36_i_i_reg_1464_reg[8]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum1_i_i_reg_1469_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum1_i_i_reg_1469_reg[15]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum1_i_i_reg_1469_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum1_i_i_reg_1469_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(16),
      Q => m_axi_D_input_AXI_ARADDR(16),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(17),
      Q => m_axi_D_input_AXI_ARADDR(17),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(18),
      Q => m_axi_D_input_AXI_ARADDR(18),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(19),
      Q => m_axi_D_input_AXI_ARADDR(19),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[15]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[19]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[19]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[19]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(18 downto 15),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(19 downto 16),
      S(3) => \sum1_i_i_reg_1469[19]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[19]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[19]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[19]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(1),
      Q => m_axi_D_input_AXI_ARADDR(1),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(20),
      Q => m_axi_D_input_AXI_ARADDR(20),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(21),
      Q => m_axi_D_input_AXI_ARADDR(21),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(22),
      Q => m_axi_D_input_AXI_ARADDR(22),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(23),
      Q => m_axi_D_input_AXI_ARADDR(23),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[19]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[23]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[23]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[23]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(22 downto 19),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(23 downto 20),
      S(3) => \sum1_i_i_reg_1469[23]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[23]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[23]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[23]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(24),
      Q => m_axi_D_input_AXI_ARADDR(24),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(25),
      Q => m_axi_D_input_AXI_ARADDR(25),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(26),
      Q => m_axi_D_input_AXI_ARADDR(26),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(27),
      Q => m_axi_D_input_AXI_ARADDR(27),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[23]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[27]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[27]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[27]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(26 downto 23),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(27 downto 24),
      S(3) => \sum1_i_i_reg_1469[27]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[27]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[27]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[27]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(28),
      Q => m_axi_D_input_AXI_ARADDR(28),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(29),
      Q => m_axi_D_input_AXI_ARADDR(29),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[27]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum1_i_i_reg_1469_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum1_i_i_reg_1469_reg[29]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sext1_cast_i_i_reg_1430_reg__0\(27),
      O(3 downto 2) => \NLW_sum1_i_i_reg_1469_reg[29]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum1_i_i_fu_1187_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \sum1_i_i_reg_1469[29]_i_3_n_4\,
      S(0) => \sum1_i_i_reg_1469[29]_i_4_n_4\
    );
\sum1_i_i_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(2),
      Q => m_axi_D_input_AXI_ARADDR(2),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(3),
      Q => m_axi_D_input_AXI_ARADDR(3),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum1_i_i_reg_1469_reg[3]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[3]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[3]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(3 downto 0),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(3 downto 0),
      S(3) => \sum1_i_i_reg_1469[3]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[3]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[3]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[3]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(4),
      Q => m_axi_D_input_AXI_ARADDR(4),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(5),
      Q => m_axi_D_input_AXI_ARADDR(5),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(6),
      Q => m_axi_D_input_AXI_ARADDR(6),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(7),
      Q => m_axi_D_input_AXI_ARADDR(7),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum1_i_i_reg_1469_reg[3]_i_1_n_4\,
      CO(3) => \sum1_i_i_reg_1469_reg[7]_i_1_n_4\,
      CO(2) => \sum1_i_i_reg_1469_reg[7]_i_1_n_5\,
      CO(1) => \sum1_i_i_reg_1469_reg[7]_i_1_n_6\,
      CO(0) => \sum1_i_i_reg_1469_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext1_cast_i_i_reg_1430_reg__0\(7 downto 4),
      O(3 downto 0) => sum1_i_i_fu_1187_p2(7 downto 4),
      S(3) => \sum1_i_i_reg_1469[7]_i_2_n_4\,
      S(2) => \sum1_i_i_reg_1469[7]_i_3_n_4\,
      S(1) => \sum1_i_i_reg_1469[7]_i_4_n_4\,
      S(0) => \sum1_i_i_reg_1469[7]_i_5_n_4\
    );
\sum1_i_i_reg_1469_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(8),
      Q => m_axi_D_input_AXI_ARADDR(8),
      R => '0'
    );
\sum1_i_i_reg_1469_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => sum1_i_i_fu_1187_p2(9),
      Q => m_axi_D_input_AXI_ARADDR(9),
      R => '0'
    );
\sum5_i_i_reg_1335[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(9),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(9),
      O => \sum5_i_i_reg_1335[11]_i_2_n_4\
    );
\sum5_i_i_reg_1335[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(8),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(8),
      O => \sum5_i_i_reg_1335[11]_i_3_n_4\
    );
\sum5_i_i_reg_1335[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_flatten8_i_s_reg_1293_pp1_iter1_reg,
      I1 => \^ap_block_pp1_stage0_subdone\,
      O => sum5_i_i_reg_13350
    );
\sum5_i_i_reg_1335[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(3),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(3),
      O => \sum5_i_i_reg_1335[3]_i_2_n_4\
    );
\sum5_i_i_reg_1335[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(2),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(2),
      O => \sum5_i_i_reg_1335[3]_i_3_n_4\
    );
\sum5_i_i_reg_1335[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(1),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(1),
      O => \sum5_i_i_reg_1335[3]_i_4_n_4\
    );
\sum5_i_i_reg_1335[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(0),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(0),
      O => \sum5_i_i_reg_1335[3]_i_5_n_4\
    );
\sum5_i_i_reg_1335[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(7),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(7),
      O => \sum5_i_i_reg_1335[7]_i_2_n_4\
    );
\sum5_i_i_reg_1335[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(6),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(6),
      O => \sum5_i_i_reg_1335[7]_i_3_n_4\
    );
\sum5_i_i_reg_1335[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(5),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(5),
      O => \sum5_i_i_reg_1335[7]_i_4_n_4\
    );
\sum5_i_i_reg_1335[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_23_i_i_reg_1330(4),
      I1 => \sext4_cast_i_i_reg_1288_reg__0\(4),
      O => \sum5_i_i_reg_1335[7]_i_5_n_4\
    );
\sum5_i_i_reg_1335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(0),
      Q => m_axi_B_AXI_ARADDR(0),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(10),
      Q => m_axi_B_AXI_ARADDR(10),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(11),
      Q => m_axi_B_AXI_ARADDR(11),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[7]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[11]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[11]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[11]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_23_i_i_reg_1330(9 downto 8),
      O(3 downto 0) => sum5_i_i_fu_843_p2(11 downto 8),
      S(3 downto 2) => \sext4_cast_i_i_reg_1288_reg__0\(11 downto 10),
      S(1) => \sum5_i_i_reg_1335[11]_i_2_n_4\,
      S(0) => \sum5_i_i_reg_1335[11]_i_3_n_4\
    );
\sum5_i_i_reg_1335_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(12),
      Q => m_axi_B_AXI_ARADDR(12),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(13),
      Q => m_axi_B_AXI_ARADDR(13),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(14),
      Q => m_axi_B_AXI_ARADDR(14),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(15),
      Q => m_axi_B_AXI_ARADDR(15),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[11]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[15]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[15]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[15]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum5_i_i_fu_843_p2(15 downto 12),
      S(3 downto 0) => \sext4_cast_i_i_reg_1288_reg__0\(15 downto 12)
    );
\sum5_i_i_reg_1335_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(16),
      Q => m_axi_B_AXI_ARADDR(16),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(17),
      Q => m_axi_B_AXI_ARADDR(17),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(18),
      Q => m_axi_B_AXI_ARADDR(18),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(19),
      Q => m_axi_B_AXI_ARADDR(19),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[15]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[19]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[19]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[19]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum5_i_i_fu_843_p2(19 downto 16),
      S(3 downto 0) => \sext4_cast_i_i_reg_1288_reg__0\(19 downto 16)
    );
\sum5_i_i_reg_1335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(1),
      Q => m_axi_B_AXI_ARADDR(1),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(20),
      Q => m_axi_B_AXI_ARADDR(20),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(21),
      Q => m_axi_B_AXI_ARADDR(21),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(22),
      Q => m_axi_B_AXI_ARADDR(22),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(23),
      Q => m_axi_B_AXI_ARADDR(23),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[19]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[23]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[23]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[23]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum5_i_i_fu_843_p2(23 downto 20),
      S(3 downto 0) => \sext4_cast_i_i_reg_1288_reg__0\(23 downto 20)
    );
\sum5_i_i_reg_1335_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(24),
      Q => m_axi_B_AXI_ARADDR(24),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(25),
      Q => m_axi_B_AXI_ARADDR(25),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(26),
      Q => m_axi_B_AXI_ARADDR(26),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(27),
      Q => m_axi_B_AXI_ARADDR(27),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[23]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[27]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[27]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[27]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum5_i_i_fu_843_p2(27 downto 24),
      S(3 downto 0) => \sext4_cast_i_i_reg_1288_reg__0\(27 downto 24)
    );
\sum5_i_i_reg_1335_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(28),
      Q => m_axi_B_AXI_ARADDR(28),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(29),
      Q => m_axi_B_AXI_ARADDR(29),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[27]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum5_i_i_reg_1335_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum5_i_i_reg_1335_reg[29]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sum5_i_i_reg_1335_reg[29]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum5_i_i_fu_843_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \sext4_cast_i_i_reg_1288_reg__0\(29 downto 28)
    );
\sum5_i_i_reg_1335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(2),
      Q => m_axi_B_AXI_ARADDR(2),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(3),
      Q => m_axi_B_AXI_ARADDR(3),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum5_i_i_reg_1335_reg[3]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[3]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[3]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_23_i_i_reg_1330(3 downto 0),
      O(3 downto 0) => sum5_i_i_fu_843_p2(3 downto 0),
      S(3) => \sum5_i_i_reg_1335[3]_i_2_n_4\,
      S(2) => \sum5_i_i_reg_1335[3]_i_3_n_4\,
      S(1) => \sum5_i_i_reg_1335[3]_i_4_n_4\,
      S(0) => \sum5_i_i_reg_1335[3]_i_5_n_4\
    );
\sum5_i_i_reg_1335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(4),
      Q => m_axi_B_AXI_ARADDR(4),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(5),
      Q => m_axi_B_AXI_ARADDR(5),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(6),
      Q => m_axi_B_AXI_ARADDR(6),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(7),
      Q => m_axi_B_AXI_ARADDR(7),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum5_i_i_reg_1335_reg[3]_i_1_n_4\,
      CO(3) => \sum5_i_i_reg_1335_reg[7]_i_1_n_4\,
      CO(2) => \sum5_i_i_reg_1335_reg[7]_i_1_n_5\,
      CO(1) => \sum5_i_i_reg_1335_reg[7]_i_1_n_6\,
      CO(0) => \sum5_i_i_reg_1335_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_23_i_i_reg_1330(7 downto 4),
      O(3 downto 0) => sum5_i_i_fu_843_p2(7 downto 4),
      S(3) => \sum5_i_i_reg_1335[7]_i_2_n_4\,
      S(2) => \sum5_i_i_reg_1335[7]_i_3_n_4\,
      S(1) => \sum5_i_i_reg_1335[7]_i_4_n_4\,
      S(0) => \sum5_i_i_reg_1335[7]_i_5_n_4\
    );
\sum5_i_i_reg_1335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(8),
      Q => m_axi_B_AXI_ARADDR(8),
      R => '0'
    );
\sum5_i_i_reg_1335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum5_i_i_reg_13350,
      D => sum5_i_i_fu_843_p2(9),
      Q => m_axi_B_AXI_ARADDR(9),
      R => '0'
    );
\sum9_i_i_reg_1402[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(11),
      I1 => \sum9_i_i_reg_1402_reg[11]_i_2_n_7\,
      O => \sum9_i_i_reg_1402[11]_i_4_n_4\
    );
\sum9_i_i_reg_1402[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(10),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(10),
      O => \sum9_i_i_reg_1402[11]_i_5_n_4\
    );
\sum9_i_i_reg_1402[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(9),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(9),
      O => \sum9_i_i_reg_1402[11]_i_6_n_4\
    );
\sum9_i_i_reg_1402[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(8),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(8),
      O => \sum9_i_i_reg_1402[11]_i_7_n_4\
    );
\sum9_i_i_reg_1402[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(14),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(15),
      O => \sum9_i_i_reg_1402[15]_i_2_n_4\
    );
\sum9_i_i_reg_1402[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(13),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(14),
      O => \sum9_i_i_reg_1402[15]_i_3_n_4\
    );
\sum9_i_i_reg_1402[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(12),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(13),
      O => \sum9_i_i_reg_1402[15]_i_4_n_4\
    );
\sum9_i_i_reg_1402[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(11),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(12),
      O => \sum9_i_i_reg_1402[15]_i_5_n_4\
    );
\sum9_i_i_reg_1402[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(18),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(19),
      O => \sum9_i_i_reg_1402[19]_i_2_n_4\
    );
\sum9_i_i_reg_1402[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(17),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(18),
      O => \sum9_i_i_reg_1402[19]_i_3_n_4\
    );
\sum9_i_i_reg_1402[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(16),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(17),
      O => \sum9_i_i_reg_1402[19]_i_4_n_4\
    );
\sum9_i_i_reg_1402[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(15),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(16),
      O => \sum9_i_i_reg_1402[19]_i_5_n_4\
    );
\sum9_i_i_reg_1402[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(22),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(23),
      O => \sum9_i_i_reg_1402[23]_i_2_n_4\
    );
\sum9_i_i_reg_1402[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(21),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(22),
      O => \sum9_i_i_reg_1402[23]_i_3_n_4\
    );
\sum9_i_i_reg_1402[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(20),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(21),
      O => \sum9_i_i_reg_1402[23]_i_4_n_4\
    );
\sum9_i_i_reg_1402[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(19),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(20),
      O => \sum9_i_i_reg_1402[23]_i_5_n_4\
    );
\sum9_i_i_reg_1402[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(26),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(27),
      O => \sum9_i_i_reg_1402[27]_i_2_n_4\
    );
\sum9_i_i_reg_1402[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(25),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(26),
      O => \sum9_i_i_reg_1402[27]_i_3_n_4\
    );
\sum9_i_i_reg_1402[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(24),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(25),
      O => \sum9_i_i_reg_1402[27]_i_4_n_4\
    );
\sum9_i_i_reg_1402[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(23),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(24),
      O => \sum9_i_i_reg_1402[27]_i_5_n_4\
    );
\sum9_i_i_reg_1402[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      I2 => exitcond_flatten1_i_s_reg_1362,
      O => sum9_i_i_reg_14020
    );
\sum9_i_i_reg_1402[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(28),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(29),
      O => \sum9_i_i_reg_1402[29]_i_3_n_4\
    );
\sum9_i_i_reg_1402[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext8_cast_i_i_reg_1357_reg__0\(27),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(28),
      O => \sum9_i_i_reg_1402[29]_i_4_n_4\
    );
\sum9_i_i_reg_1402[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_27_i_i_reg_1382_reg__0\(0),
      I1 => k_2_mid2_i_i_reg_1371(3),
      I2 => \sext8_cast_i_i_reg_1357_reg__0\(3),
      O => \sum9_i_i_reg_1402[3]_i_2_n_4\
    );
\sum9_i_i_reg_1402[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371(2),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(2),
      O => \sum9_i_i_reg_1402[3]_i_3_n_4\
    );
\sum9_i_i_reg_1402[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371(1),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(1),
      O => \sum9_i_i_reg_1402[3]_i_4_n_4\
    );
\sum9_i_i_reg_1402[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371(0),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(0),
      O => \sum9_i_i_reg_1402[3]_i_5_n_4\
    );
\sum9_i_i_reg_1402[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(7),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(7),
      O => \sum9_i_i_reg_1402[7]_i_3_n_4\
    );
\sum9_i_i_reg_1402[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(6),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(6),
      O => \sum9_i_i_reg_1402[7]_i_4_n_4\
    );
\sum9_i_i_reg_1402[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(5),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(5),
      O => \sum9_i_i_reg_1402[7]_i_5_n_4\
    );
\sum9_i_i_reg_1402[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_31_cast_i_i_fu_1015_p1(4),
      I1 => \sext8_cast_i_i_reg_1357_reg__0\(4),
      O => \sum9_i_i_reg_1402[7]_i_6_n_4\
    );
\sum9_i_i_reg_1402[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371(4),
      I1 => \tmp_27_i_i_reg_1382_reg__0\(1),
      O => \sum9_i_i_reg_1402[7]_i_7_n_4\
    );
\sum9_i_i_reg_1402[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371(3),
      I1 => \tmp_27_i_i_reg_1382_reg__0\(0),
      O => \sum9_i_i_reg_1402[7]_i_8_n_4\
    );
\sum9_i_i_reg_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(0),
      Q => m_axi_C_AXI_ARADDR(0),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(10),
      Q => m_axi_C_AXI_ARADDR(10),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(11),
      Q => m_axi_C_AXI_ARADDR(11),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[7]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[11]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[11]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[11]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum9_i_i_reg_1402_reg[11]_i_2_n_7\,
      DI(2 downto 0) => tmp_31_cast_i_i_fu_1015_p1(10 downto 8),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(11 downto 8),
      S(3) => \sum9_i_i_reg_1402[11]_i_4_n_4\,
      S(2) => \sum9_i_i_reg_1402[11]_i_5_n_4\,
      S(1) => \sum9_i_i_reg_1402[11]_i_6_n_4\,
      S(0) => \sum9_i_i_reg_1402[11]_i_7_n_4\
    );
\sum9_i_i_reg_1402_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[11]_i_3_n_4\,
      CO(3 downto 1) => \NLW_sum9_i_i_reg_1402_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum9_i_i_reg_1402_reg[11]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum9_i_i_reg_1402_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum9_i_i_reg_1402_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[7]_i_2_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[11]_i_3_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[11]_i_3_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[11]_i_3_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[11]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => tmp_31_cast_i_i_fu_1015_p1(10 downto 7),
      S(3) => '0',
      S(2 downto 0) => \tmp_27_i_i_reg_1382_reg__0\(6 downto 4)
    );
\sum9_i_i_reg_1402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(12),
      Q => m_axi_C_AXI_ARADDR(12),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(13),
      Q => m_axi_C_AXI_ARADDR(13),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(14),
      Q => m_axi_C_AXI_ARADDR(14),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(15),
      Q => m_axi_C_AXI_ARADDR(15),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[11]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[15]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[15]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[15]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext8_cast_i_i_reg_1357_reg__0\(14 downto 11),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(15 downto 12),
      S(3) => \sum9_i_i_reg_1402[15]_i_2_n_4\,
      S(2) => \sum9_i_i_reg_1402[15]_i_3_n_4\,
      S(1) => \sum9_i_i_reg_1402[15]_i_4_n_4\,
      S(0) => \sum9_i_i_reg_1402[15]_i_5_n_4\
    );
\sum9_i_i_reg_1402_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(16),
      Q => m_axi_C_AXI_ARADDR(16),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(17),
      Q => m_axi_C_AXI_ARADDR(17),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(18),
      Q => m_axi_C_AXI_ARADDR(18),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(19),
      Q => m_axi_C_AXI_ARADDR(19),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[15]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[19]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[19]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[19]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext8_cast_i_i_reg_1357_reg__0\(18 downto 15),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(19 downto 16),
      S(3) => \sum9_i_i_reg_1402[19]_i_2_n_4\,
      S(2) => \sum9_i_i_reg_1402[19]_i_3_n_4\,
      S(1) => \sum9_i_i_reg_1402[19]_i_4_n_4\,
      S(0) => \sum9_i_i_reg_1402[19]_i_5_n_4\
    );
\sum9_i_i_reg_1402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(1),
      Q => m_axi_C_AXI_ARADDR(1),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(20),
      Q => m_axi_C_AXI_ARADDR(20),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(21),
      Q => m_axi_C_AXI_ARADDR(21),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(22),
      Q => m_axi_C_AXI_ARADDR(22),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(23),
      Q => m_axi_C_AXI_ARADDR(23),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[19]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[23]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[23]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[23]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext8_cast_i_i_reg_1357_reg__0\(22 downto 19),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(23 downto 20),
      S(3) => \sum9_i_i_reg_1402[23]_i_2_n_4\,
      S(2) => \sum9_i_i_reg_1402[23]_i_3_n_4\,
      S(1) => \sum9_i_i_reg_1402[23]_i_4_n_4\,
      S(0) => \sum9_i_i_reg_1402[23]_i_5_n_4\
    );
\sum9_i_i_reg_1402_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(24),
      Q => m_axi_C_AXI_ARADDR(24),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(25),
      Q => m_axi_C_AXI_ARADDR(25),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(26),
      Q => m_axi_C_AXI_ARADDR(26),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(27),
      Q => m_axi_C_AXI_ARADDR(27),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[23]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[27]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[27]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[27]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext8_cast_i_i_reg_1357_reg__0\(26 downto 23),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(27 downto 24),
      S(3) => \sum9_i_i_reg_1402[27]_i_2_n_4\,
      S(2) => \sum9_i_i_reg_1402[27]_i_3_n_4\,
      S(1) => \sum9_i_i_reg_1402[27]_i_4_n_4\,
      S(0) => \sum9_i_i_reg_1402[27]_i_5_n_4\
    );
\sum9_i_i_reg_1402_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(28),
      Q => m_axi_C_AXI_ARADDR(28),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(29),
      Q => m_axi_C_AXI_ARADDR(29),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[27]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum9_i_i_reg_1402_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum9_i_i_reg_1402_reg[29]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sext8_cast_i_i_reg_1357_reg__0\(27),
      O(3 downto 2) => \NLW_sum9_i_i_reg_1402_reg[29]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum9_i_i_fu_1019_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \sum9_i_i_reg_1402[29]_i_3_n_4\,
      S(0) => \sum9_i_i_reg_1402[29]_i_4_n_4\
    );
\sum9_i_i_reg_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(2),
      Q => m_axi_C_AXI_ARADDR(2),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(3),
      Q => m_axi_C_AXI_ARADDR(3),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum9_i_i_reg_1402_reg[3]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[3]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[3]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sext8_cast_i_i_reg_1357_reg__0\(3),
      DI(2 downto 0) => k_2_mid2_i_i_reg_1371(2 downto 0),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(3 downto 0),
      S(3) => \sum9_i_i_reg_1402[3]_i_2_n_4\,
      S(2) => \sum9_i_i_reg_1402[3]_i_3_n_4\,
      S(1) => \sum9_i_i_reg_1402[3]_i_4_n_4\,
      S(0) => \sum9_i_i_reg_1402[3]_i_5_n_4\
    );
\sum9_i_i_reg_1402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(4),
      Q => m_axi_C_AXI_ARADDR(4),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(5),
      Q => m_axi_C_AXI_ARADDR(5),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(6),
      Q => m_axi_C_AXI_ARADDR(6),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(7),
      Q => m_axi_C_AXI_ARADDR(7),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum9_i_i_reg_1402_reg[3]_i_1_n_4\,
      CO(3) => \sum9_i_i_reg_1402_reg[7]_i_1_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[7]_i_1_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[7]_i_1_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_31_cast_i_i_fu_1015_p1(7 downto 4),
      O(3 downto 0) => sum9_i_i_fu_1019_p2(7 downto 4),
      S(3) => \sum9_i_i_reg_1402[7]_i_3_n_4\,
      S(2) => \sum9_i_i_reg_1402[7]_i_4_n_4\,
      S(1) => \sum9_i_i_reg_1402[7]_i_5_n_4\,
      S(0) => \sum9_i_i_reg_1402[7]_i_6_n_4\
    );
\sum9_i_i_reg_1402_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum9_i_i_reg_1402_reg[7]_i_2_n_4\,
      CO(2) => \sum9_i_i_reg_1402_reg[7]_i_2_n_5\,
      CO(1) => \sum9_i_i_reg_1402_reg[7]_i_2_n_6\,
      CO(0) => \sum9_i_i_reg_1402_reg[7]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => k_2_mid2_i_i_reg_1371(4 downto 3),
      O(3 downto 1) => tmp_31_cast_i_i_fu_1015_p1(6 downto 4),
      O(0) => \NLW_sum9_i_i_reg_1402_reg[7]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => \tmp_27_i_i_reg_1382_reg__0\(3 downto 2),
      S(1) => \sum9_i_i_reg_1402[7]_i_7_n_4\,
      S(0) => \sum9_i_i_reg_1402[7]_i_8_n_4\
    );
\sum9_i_i_reg_1402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(8),
      Q => m_axi_C_AXI_ARADDR(8),
      R => '0'
    );
\sum9_i_i_reg_1402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum9_i_i_reg_14020,
      D => sum9_i_i_fu_1019_p2(9),
      Q => m_axi_C_AXI_ARADDR(9),
      R => '0'
    );
\sum_i_i_reg_1266[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(11),
      I1 => \sum_i_i_reg_1266_reg[11]_i_2_n_7\,
      O => \sum_i_i_reg_1266[11]_i_4_n_4\
    );
\sum_i_i_reg_1266[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(10),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(10),
      O => \sum_i_i_reg_1266[11]_i_5_n_4\
    );
\sum_i_i_reg_1266[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(9),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(9),
      O => \sum_i_i_reg_1266[11]_i_6_n_4\
    );
\sum_i_i_reg_1266[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(8),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(8),
      O => \sum_i_i_reg_1266[11]_i_7_n_4\
    );
\sum_i_i_reg_1266[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(14),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(15),
      O => \sum_i_i_reg_1266[15]_i_2_n_4\
    );
\sum_i_i_reg_1266[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(13),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(14),
      O => \sum_i_i_reg_1266[15]_i_3_n_4\
    );
\sum_i_i_reg_1266[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(12),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(13),
      O => \sum_i_i_reg_1266[15]_i_4_n_4\
    );
\sum_i_i_reg_1266[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(11),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(12),
      O => \sum_i_i_reg_1266[15]_i_5_n_4\
    );
\sum_i_i_reg_1266[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(18),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(19),
      O => \sum_i_i_reg_1266[19]_i_2_n_4\
    );
\sum_i_i_reg_1266[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(17),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(18),
      O => \sum_i_i_reg_1266[19]_i_3_n_4\
    );
\sum_i_i_reg_1266[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(16),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(17),
      O => \sum_i_i_reg_1266[19]_i_4_n_4\
    );
\sum_i_i_reg_1266[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(15),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(16),
      O => \sum_i_i_reg_1266[19]_i_5_n_4\
    );
\sum_i_i_reg_1266[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(22),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(23),
      O => \sum_i_i_reg_1266[23]_i_2_n_4\
    );
\sum_i_i_reg_1266[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(21),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(22),
      O => \sum_i_i_reg_1266[23]_i_3_n_4\
    );
\sum_i_i_reg_1266[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(20),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(21),
      O => \sum_i_i_reg_1266[23]_i_4_n_4\
    );
\sum_i_i_reg_1266[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(19),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(20),
      O => \sum_i_i_reg_1266[23]_i_5_n_4\
    );
\sum_i_i_reg_1266[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(26),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(27),
      O => \sum_i_i_reg_1266[27]_i_2_n_4\
    );
\sum_i_i_reg_1266[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(25),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(26),
      O => \sum_i_i_reg_1266[27]_i_3_n_4\
    );
\sum_i_i_reg_1266[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(24),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(25),
      O => \sum_i_i_reg_1266[27]_i_4_n_4\
    );
\sum_i_i_reg_1266[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(23),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(24),
      O => \sum_i_i_reg_1266[27]_i_5_n_4\
    );
\sum_i_i_reg_1266[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => exitcond_flatten_i_i_reg_1226,
      O => sum_i_i_reg_12660
    );
\sum_i_i_reg_1266[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(28),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(29),
      O => \sum_i_i_reg_1266[29]_i_3_n_4\
    );
\sum_i_i_reg_1266[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_i_reg_1221_reg__0\(27),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(28),
      O => \sum_i_i_reg_1266[29]_i_4_n_4\
    );
\sum_i_i_reg_1266[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_11_cast_i_i_fu_661_p1(3),
      I1 => k_mid2_i_i_reg_1235(3),
      I2 => \sext_cast_i_i_reg_1221_reg__0\(3),
      O => \sum_i_i_reg_1266[3]_i_2_n_4\
    );
\sum_i_i_reg_1266[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_mid2_i_i_reg_1235(2),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(2),
      O => \sum_i_i_reg_1266[3]_i_3_n_4\
    );
\sum_i_i_reg_1266[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_mid2_i_i_reg_1235(1),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(1),
      O => \sum_i_i_reg_1266[3]_i_4_n_4\
    );
\sum_i_i_reg_1266[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_mid2_i_i_reg_1235(0),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(0),
      O => \sum_i_i_reg_1266[3]_i_5_n_4\
    );
\sum_i_i_reg_1266[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(7),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(7),
      O => \sum_i_i_reg_1266[7]_i_3_n_4\
    );
\sum_i_i_reg_1266[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(6),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(6),
      O => \sum_i_i_reg_1266[7]_i_4_n_4\
    );
\sum_i_i_reg_1266[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(5),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(5),
      O => \sum_i_i_reg_1266[7]_i_5_n_4\
    );
\sum_i_i_reg_1266[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_15_cast_i_i_fu_673_p1(4),
      I1 => \sext_cast_i_i_reg_1221_reg__0\(4),
      O => \sum_i_i_reg_1266[7]_i_6_n_4\
    );
\sum_i_i_reg_1266[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_mid2_i_i_reg_1235(4),
      I1 => tmp_11_cast_i_i_fu_661_p1(4),
      O => \sum_i_i_reg_1266[7]_i_7_n_4\
    );
\sum_i_i_reg_1266[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_mid2_i_i_reg_1235(3),
      I1 => tmp_11_cast_i_i_fu_661_p1(3),
      O => \sum_i_i_reg_1266[7]_i_8_n_4\
    );
\sum_i_i_reg_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(0),
      Q => m_axi_A_AXI_ARADDR(0),
      R => '0'
    );
\sum_i_i_reg_1266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(10),
      Q => m_axi_A_AXI_ARADDR(10),
      R => '0'
    );
\sum_i_i_reg_1266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(11),
      Q => m_axi_A_AXI_ARADDR(11),
      R => '0'
    );
\sum_i_i_reg_1266_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[7]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[11]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[11]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[11]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_i_i_reg_1266_reg[11]_i_2_n_7\,
      DI(2 downto 0) => tmp_15_cast_i_i_fu_673_p1(10 downto 8),
      O(3 downto 0) => sum_i_i_fu_677_p2(11 downto 8),
      S(3) => \sum_i_i_reg_1266[11]_i_4_n_4\,
      S(2) => \sum_i_i_reg_1266[11]_i_5_n_4\,
      S(1) => \sum_i_i_reg_1266[11]_i_6_n_4\,
      S(0) => \sum_i_i_reg_1266[11]_i_7_n_4\
    );
\sum_i_i_reg_1266_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[11]_i_3_n_4\,
      CO(3 downto 1) => \NLW_sum_i_i_reg_1266_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_i_i_reg_1266_reg[11]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_i_i_reg_1266_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_i_i_reg_1266_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[7]_i_2_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[11]_i_3_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[11]_i_3_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[11]_i_3_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[11]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => tmp_15_cast_i_i_fu_673_p1(10 downto 7),
      S(3) => '0',
      S(2 downto 0) => tmp_11_cast_i_i_fu_661_p1(9 downto 7)
    );
\sum_i_i_reg_1266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(12),
      Q => m_axi_A_AXI_ARADDR(12),
      R => '0'
    );
\sum_i_i_reg_1266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(13),
      Q => m_axi_A_AXI_ARADDR(13),
      R => '0'
    );
\sum_i_i_reg_1266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(14),
      Q => m_axi_A_AXI_ARADDR(14),
      R => '0'
    );
\sum_i_i_reg_1266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(15),
      Q => m_axi_A_AXI_ARADDR(15),
      R => '0'
    );
\sum_i_i_reg_1266_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[11]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[15]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[15]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[15]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_i_reg_1221_reg__0\(14 downto 11),
      O(3 downto 0) => sum_i_i_fu_677_p2(15 downto 12),
      S(3) => \sum_i_i_reg_1266[15]_i_2_n_4\,
      S(2) => \sum_i_i_reg_1266[15]_i_3_n_4\,
      S(1) => \sum_i_i_reg_1266[15]_i_4_n_4\,
      S(0) => \sum_i_i_reg_1266[15]_i_5_n_4\
    );
\sum_i_i_reg_1266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(16),
      Q => m_axi_A_AXI_ARADDR(16),
      R => '0'
    );
\sum_i_i_reg_1266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(17),
      Q => m_axi_A_AXI_ARADDR(17),
      R => '0'
    );
\sum_i_i_reg_1266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(18),
      Q => m_axi_A_AXI_ARADDR(18),
      R => '0'
    );
\sum_i_i_reg_1266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(19),
      Q => m_axi_A_AXI_ARADDR(19),
      R => '0'
    );
\sum_i_i_reg_1266_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[15]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[19]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[19]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[19]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_i_reg_1221_reg__0\(18 downto 15),
      O(3 downto 0) => sum_i_i_fu_677_p2(19 downto 16),
      S(3) => \sum_i_i_reg_1266[19]_i_2_n_4\,
      S(2) => \sum_i_i_reg_1266[19]_i_3_n_4\,
      S(1) => \sum_i_i_reg_1266[19]_i_4_n_4\,
      S(0) => \sum_i_i_reg_1266[19]_i_5_n_4\
    );
\sum_i_i_reg_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(1),
      Q => m_axi_A_AXI_ARADDR(1),
      R => '0'
    );
\sum_i_i_reg_1266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(20),
      Q => m_axi_A_AXI_ARADDR(20),
      R => '0'
    );
\sum_i_i_reg_1266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(21),
      Q => m_axi_A_AXI_ARADDR(21),
      R => '0'
    );
\sum_i_i_reg_1266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(22),
      Q => m_axi_A_AXI_ARADDR(22),
      R => '0'
    );
\sum_i_i_reg_1266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(23),
      Q => m_axi_A_AXI_ARADDR(23),
      R => '0'
    );
\sum_i_i_reg_1266_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[19]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[23]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[23]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[23]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_i_reg_1221_reg__0\(22 downto 19),
      O(3 downto 0) => sum_i_i_fu_677_p2(23 downto 20),
      S(3) => \sum_i_i_reg_1266[23]_i_2_n_4\,
      S(2) => \sum_i_i_reg_1266[23]_i_3_n_4\,
      S(1) => \sum_i_i_reg_1266[23]_i_4_n_4\,
      S(0) => \sum_i_i_reg_1266[23]_i_5_n_4\
    );
\sum_i_i_reg_1266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(24),
      Q => m_axi_A_AXI_ARADDR(24),
      R => '0'
    );
\sum_i_i_reg_1266_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(25),
      Q => m_axi_A_AXI_ARADDR(25),
      R => '0'
    );
\sum_i_i_reg_1266_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(26),
      Q => m_axi_A_AXI_ARADDR(26),
      R => '0'
    );
\sum_i_i_reg_1266_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(27),
      Q => m_axi_A_AXI_ARADDR(27),
      R => '0'
    );
\sum_i_i_reg_1266_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[23]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[27]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[27]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[27]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_i_reg_1221_reg__0\(26 downto 23),
      O(3 downto 0) => sum_i_i_fu_677_p2(27 downto 24),
      S(3) => \sum_i_i_reg_1266[27]_i_2_n_4\,
      S(2) => \sum_i_i_reg_1266[27]_i_3_n_4\,
      S(1) => \sum_i_i_reg_1266[27]_i_4_n_4\,
      S(0) => \sum_i_i_reg_1266[27]_i_5_n_4\
    );
\sum_i_i_reg_1266_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(28),
      Q => m_axi_A_AXI_ARADDR(28),
      R => '0'
    );
\sum_i_i_reg_1266_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(29),
      Q => m_axi_A_AXI_ARADDR(29),
      R => '0'
    );
\sum_i_i_reg_1266_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[27]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum_i_i_reg_1266_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_i_i_reg_1266_reg[29]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sext_cast_i_i_reg_1221_reg__0\(27),
      O(3 downto 2) => \NLW_sum_i_i_reg_1266_reg[29]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_i_i_fu_677_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \sum_i_i_reg_1266[29]_i_3_n_4\,
      S(0) => \sum_i_i_reg_1266[29]_i_4_n_4\
    );
\sum_i_i_reg_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(2),
      Q => m_axi_A_AXI_ARADDR(2),
      R => '0'
    );
\sum_i_i_reg_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(3),
      Q => m_axi_A_AXI_ARADDR(3),
      R => '0'
    );
\sum_i_i_reg_1266_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_i_i_reg_1266_reg[3]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[3]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[3]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sext_cast_i_i_reg_1221_reg__0\(3),
      DI(2 downto 0) => k_mid2_i_i_reg_1235(2 downto 0),
      O(3 downto 0) => sum_i_i_fu_677_p2(3 downto 0),
      S(3) => \sum_i_i_reg_1266[3]_i_2_n_4\,
      S(2) => \sum_i_i_reg_1266[3]_i_3_n_4\,
      S(1) => \sum_i_i_reg_1266[3]_i_4_n_4\,
      S(0) => \sum_i_i_reg_1266[3]_i_5_n_4\
    );
\sum_i_i_reg_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(4),
      Q => m_axi_A_AXI_ARADDR(4),
      R => '0'
    );
\sum_i_i_reg_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(5),
      Q => m_axi_A_AXI_ARADDR(5),
      R => '0'
    );
\sum_i_i_reg_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(6),
      Q => m_axi_A_AXI_ARADDR(6),
      R => '0'
    );
\sum_i_i_reg_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(7),
      Q => m_axi_A_AXI_ARADDR(7),
      R => '0'
    );
\sum_i_i_reg_1266_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_i_reg_1266_reg[3]_i_1_n_4\,
      CO(3) => \sum_i_i_reg_1266_reg[7]_i_1_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[7]_i_1_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[7]_i_1_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_15_cast_i_i_fu_673_p1(7 downto 4),
      O(3 downto 0) => sum_i_i_fu_677_p2(7 downto 4),
      S(3) => \sum_i_i_reg_1266[7]_i_3_n_4\,
      S(2) => \sum_i_i_reg_1266[7]_i_4_n_4\,
      S(1) => \sum_i_i_reg_1266[7]_i_5_n_4\,
      S(0) => \sum_i_i_reg_1266[7]_i_6_n_4\
    );
\sum_i_i_reg_1266_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_i_i_reg_1266_reg[7]_i_2_n_4\,
      CO(2) => \sum_i_i_reg_1266_reg[7]_i_2_n_5\,
      CO(1) => \sum_i_i_reg_1266_reg[7]_i_2_n_6\,
      CO(0) => \sum_i_i_reg_1266_reg[7]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => k_mid2_i_i_reg_1235(4 downto 3),
      O(3 downto 1) => tmp_15_cast_i_i_fu_673_p1(6 downto 4),
      O(0) => \NLW_sum_i_i_reg_1266_reg[7]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_11_cast_i_i_fu_661_p1(6 downto 5),
      S(1) => \sum_i_i_reg_1266[7]_i_7_n_4\,
      S(0) => \sum_i_i_reg_1266[7]_i_8_n_4\
    );
\sum_i_i_reg_1266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(8),
      Q => m_axi_A_AXI_ARADDR(8),
      R => '0'
    );
\sum_i_i_reg_1266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_i_reg_12660,
      D => sum_i_i_fu_677_p2(9),
      Q => m_axi_A_AXI_ARADDR(9),
      R => '0'
    );
\tmp_11_i_i_reg_1247[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_11_i_i_reg_1247[4]_i_3_n_4\,
      I1 => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      I2 => exitcond_flatten_i_i_reg_1226,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \i_i_i_reg_436_reg_n_4_[0]\,
      O => \tmp_mid2_v_i_i_fu_603_p3__0\(0)
    );
\tmp_11_i_i_reg_1247[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747748BB8"
    )
        port map (
      I0 => \i_i_i_reg_436_reg_n_4_[1]\,
      I1 => \tmp_11_i_i_reg_1247[4]_i_2_n_4\,
      I2 => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      I3 => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      I4 => \i_i_i_reg_436_reg_n_4_[0]\,
      I5 => \tmp_11_i_i_reg_1247[4]_i_3_n_4\,
      O => tmp_11_i_i_fu_635_p2(4)
    );
\tmp_11_i_i_reg_1247[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => exitcond_flatten_i_i_reg_1226,
      O => \tmp_11_i_i_reg_1247[4]_i_2_n_4\
    );
\tmp_11_i_i_reg_1247[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => k_i_i_reg_447(0),
      I1 => k_i_i_reg_447(1),
      I2 => k_i_i_reg_447(2),
      I3 => k_i_i_reg_447(4),
      I4 => k_i_i_reg_447(3),
      O => \tmp_11_i_i_reg_1247[4]_i_3_n_4\
    );
\tmp_11_i_i_reg_1247[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_mid2_v_i_i_fu_603_p3(1),
      I1 => tmp_mid2_v_i_i_fu_603_p3(2),
      I2 => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      O => tmp_11_i_i_fu_635_p2(5)
    );
\tmp_11_i_i_reg_1247[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      I1 => tmp_mid2_v_i_i_fu_603_p3(2),
      I2 => tmp_mid2_v_i_i_fu_603_p3(3),
      I3 => tmp_mid2_v_i_i_fu_603_p3(1),
      O => tmp_11_i_i_fu_635_p2(6)
    );
\tmp_11_i_i_reg_1247[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9DD4622"
    )
        port map (
      I0 => tmp_mid2_v_i_i_fu_603_p3(3),
      I1 => tmp_mid2_v_i_i_fu_603_p3(2),
      I2 => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      I3 => tmp_mid2_v_i_i_fu_603_p3(1),
      I4 => tmp_mid2_v_i_i_fu_603_p3(4),
      O => tmp_11_i_i_fu_635_p2(7)
    );
\tmp_11_i_i_reg_1247[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_mid2_v_i_i_fu_603_p3(1),
      I1 => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      I2 => tmp_mid2_v_i_i_fu_603_p3(2),
      I3 => tmp_mid2_v_i_i_fu_603_p3(4),
      I4 => tmp_mid2_v_i_i_fu_603_p3(3),
      O => tmp_11_i_i_fu_635_p2(8)
    );
\tmp_11_i_i_reg_1247[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => exitcond_flatten_i_i_fu_571_p2,
      O => k_mid2_i_i_reg_12350
    );
\tmp_11_i_i_reg_1247[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => tmp_mid2_v_i_i_fu_603_p3(3),
      I1 => tmp_mid2_v_i_i_fu_603_p3(2),
      I2 => tmp_mid2_v_i_i_fu_603_p3(1),
      I3 => tmp_mid2_v_i_i_fu_603_p3(4),
      O => tmp_11_i_i_fu_635_p2(9)
    );
\tmp_11_i_i_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      Q => tmp_11_cast_i_i_fu_661_p1(3),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(4),
      Q => tmp_11_cast_i_i_fu_661_p1(4),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(5),
      Q => tmp_11_cast_i_i_fu_661_p1(5),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(6),
      Q => tmp_11_cast_i_i_fu_661_p1(6),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(7),
      Q => tmp_11_cast_i_i_fu_661_p1(7),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(8),
      Q => tmp_11_cast_i_i_fu_661_p1(8),
      R => '0'
    );
\tmp_11_i_i_reg_1247_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_mid2_i_i_reg_12350,
      D => tmp_11_i_i_fu_635_p2(9),
      Q => tmp_11_cast_i_i_fu_661_p1(9),
      R => '0'
    );
\tmp_16_i_i_reg_1283[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      O => \tmp_16_i_i_reg_1283[5]_i_2_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_1256_pp0_iter8_reg(3),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      O => \tmp_16_i_i_reg_1283[5]_i_3_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_3_reg_1256_pp0_iter8_reg(2),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      O => \tmp_16_i_i_reg_1283[5]_i_4_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      I2 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(3),
      I3 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      O => \tmp_16_i_i_reg_1283[5]_i_5_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      I1 => tmp_3_reg_1256_pp0_iter8_reg(3),
      I2 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      I3 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      O => \tmp_16_i_i_reg_1283[5]_i_6_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      I1 => tmp_3_reg_1256_pp0_iter8_reg(2),
      I2 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      I3 => tmp_3_reg_1256_pp0_iter8_reg(3),
      O => \tmp_16_i_i_reg_1283[5]_i_7_n_4\
    );
\tmp_16_i_i_reg_1283[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_reg_1256_pp0_iter8_reg(2),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      O => \tmp_16_i_i_reg_1283[5]_i_8_n_4\
    );
\tmp_16_i_i_reg_1283[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^a_axi_addr_read_reg_1277_reg[0]_0\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => p_78_in
    );
\tmp_16_i_i_reg_1283[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(3),
      O => \tmp_16_i_i_reg_1283[7]_i_3_n_4\
    );
\tmp_16_i_i_reg_1283[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(4),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      I2 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(3),
      O => \tmp_16_i_i_reg_1283[7]_i_4_n_4\
    );
\tmp_16_i_i_reg_1283[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(3),
      I1 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      I2 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(4),
      I3 => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      O => \tmp_16_i_i_reg_1283[7]_i_5_n_4\
    );
\tmp_16_i_i_reg_1283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_3_reg_1256_pp0_iter8_reg(0),
      Q => A_1_address0(0),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_3_reg_1256_pp0_iter8_reg(1),
      Q => A_1_address0(1),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(2),
      Q => A_1_address0(2),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(3),
      Q => A_1_address0(3),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(4),
      Q => A_1_address0(4),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(5),
      Q => A_1_address0(5),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_16_i_i_reg_1283_reg[5]_i_1_n_4\,
      CO(2) => \tmp_16_i_i_reg_1283_reg[5]_i_1_n_5\,
      CO(1) => \tmp_16_i_i_reg_1283_reg[5]_i_1_n_6\,
      CO(0) => \tmp_16_i_i_reg_1283_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_16_i_i_reg_1283[5]_i_2_n_4\,
      DI(2) => \tmp_16_i_i_reg_1283[5]_i_3_n_4\,
      DI(1) => \tmp_16_i_i_reg_1283[5]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => tmp_16_i_i_fu_719_p2(5 downto 2),
      S(3) => \tmp_16_i_i_reg_1283[5]_i_5_n_4\,
      S(2) => \tmp_16_i_i_reg_1283[5]_i_6_n_4\,
      S(1) => \tmp_16_i_i_reg_1283[5]_i_7_n_4\,
      S(0) => \tmp_16_i_i_reg_1283[5]_i_8_n_4\
    );
\tmp_16_i_i_reg_1283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(6),
      Q => A_1_address0(6),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => tmp_16_i_i_fu_719_p2(7),
      Q => A_1_address0(7),
      R => '0'
    );
\tmp_16_i_i_reg_1283_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_i_i_reg_1283_reg[5]_i_1_n_4\,
      CO(3 downto 1) => \NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_16_i_i_reg_1283_reg[7]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_16_i_i_reg_1283[7]_i_3_n_4\,
      O(3 downto 2) => \NLW_tmp_16_i_i_reg_1283_reg[7]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_16_i_i_fu_719_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \tmp_16_i_i_reg_1283[7]_i_4_n_4\,
      S(0) => \tmp_16_i_i_reg_1283[7]_i_5_n_4\
    );
\tmp_1_mid2_v_i_i_reg_1449[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => i_1_i_i_reg_535(0),
      I1 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      I2 => p_0_in,
      I3 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(1),
      I4 => \tmp_35_i_i_reg_1454[4]_i_2_n_4\,
      I5 => i_1_i_i_reg_535(1),
      O => tmp_1_mid2_v_i_i_fu_1127_p3(1)
    );
\tmp_1_mid2_v_i_i_reg_1449[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4\,
      I1 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(2),
      I2 => exitcond_flatten2_i_s_reg_1435,
      I3 => ap_enable_reg_pp3_iter1_reg_n_4,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => i_1_i_i_reg_535(2),
      O => tmp_1_mid2_v_i_i_fu_1127_p3(2)
    );
\tmp_1_mid2_v_i_i_reg_1449[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(1),
      I1 => i_1_i_i_reg_535(1),
      I2 => i_1_i_i_reg_535(0),
      I3 => \tmp_35_i_i_reg_1454[4]_i_2_n_4\,
      I4 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      I5 => p_0_in,
      O => \tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4\
    );
\tmp_1_mid2_v_i_i_reg_1449[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4\,
      I1 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(3),
      I2 => exitcond_flatten2_i_s_reg_1435,
      I3 => ap_enable_reg_pp3_iter1_reg_n_4,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => i_1_i_i_reg_535(3),
      O => tmp_1_mid2_v_i_i_fu_1127_p3(3)
    );
\tmp_1_mid2_v_i_i_reg_1449[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4\,
      I1 => i_1_i_i_reg_535(3),
      I2 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(3),
      I3 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(4),
      I4 => \tmp_35_i_i_reg_1454[4]_i_2_n_4\,
      I5 => i_1_i_i_reg_535(4),
      O => tmp_1_mid2_v_i_i_fu_1127_p3(4)
    );
\tmp_1_mid2_v_i_i_reg_1449[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF200000000000"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(2),
      I1 => exitcond_flatten2_i_s_reg_1435,
      I2 => ap_enable_reg_pp3_iter1_reg_n_4,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => i_1_i_i_reg_535(2),
      I5 => \tmp_1_mid2_v_i_i_reg_1449[2]_i_2_n_4\,
      O => \tmp_1_mid2_v_i_i_reg_1449[4]_i_2_n_4\
    );
\tmp_1_mid2_v_i_i_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      Q => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      R => '0'
    );
\tmp_1_mid2_v_i_i_reg_1449_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      Q => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(1),
      R => '0'
    );
\tmp_1_mid2_v_i_i_reg_1449_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      Q => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(2),
      R => '0'
    );
\tmp_1_mid2_v_i_i_reg_1449_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => tmp_1_mid2_v_i_i_fu_1127_p3(3),
      Q => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(3),
      R => '0'
    );
\tmp_1_mid2_v_i_i_reg_1449_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten2_i_i_reg_5240,
      D => tmp_1_mid2_v_i_i_fu_1127_p3(4),
      Q => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(4),
      R => '0'
    );
\tmp_23_i_i_reg_1330[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302(3),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      O => \tmp_23_i_i_reg_1330[3]_i_2_n_4\
    );
\tmp_23_i_i_reg_1330[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302(2),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      O => \tmp_23_i_i_reg_1330[3]_i_3_n_4\
    );
\tmp_23_i_i_reg_1330[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302(1),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      O => \tmp_23_i_i_reg_1330[3]_i_4_n_4\
    );
\tmp_23_i_i_reg_1330[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      O => \tmp_23_i_i_reg_1330[7]_i_2_n_4\
    );
\tmp_23_i_i_reg_1330[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4),
      I2 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      O => \tmp_23_i_i_reg_1330[7]_i_3_n_4\
    );
\tmp_23_i_i_reg_1330[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      I2 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4),
      I3 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      O => \tmp_23_i_i_reg_1330[7]_i_4_n_4\
    );
\tmp_23_i_i_reg_1330[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      I2 => j_mid2_i_i_reg_1302(4),
      O => \tmp_23_i_i_reg_1330[7]_i_5_n_4\
    );
\tmp_23_i_i_reg_1330[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^ap_block_pp1_stage0_subdone\,
      I2 => exitcond_flatten8_i_s_reg_1293,
      O => tmp_23_i_i_reg_13300
    );
\tmp_23_i_i_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(0),
      Q => tmp_23_i_i_reg_1330(0),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(1),
      Q => tmp_23_i_i_reg_1330(1),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(2),
      Q => tmp_23_i_i_reg_1330(2),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(3),
      Q => tmp_23_i_i_reg_1330(3),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_i_i_reg_1330_reg[3]_i_1_n_4\,
      CO(2) => \tmp_23_i_i_reg_1330_reg[3]_i_1_n_5\,
      CO(1) => \tmp_23_i_i_reg_1330_reg[3]_i_1_n_6\,
      CO(0) => \tmp_23_i_i_reg_1330_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => j_mid2_i_i_reg_1302(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_23_i_i_fu_834_p2(3 downto 0),
      S(3) => \tmp_23_i_i_reg_1330[3]_i_2_n_4\,
      S(2) => \tmp_23_i_i_reg_1330[3]_i_3_n_4\,
      S(1) => \tmp_23_i_i_reg_1330[3]_i_4_n_4\,
      S(0) => j_mid2_i_i_reg_1302(0)
    );
\tmp_23_i_i_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(4),
      Q => tmp_23_i_i_reg_1330(4),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(5),
      Q => tmp_23_i_i_reg_1330(5),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(6),
      Q => tmp_23_i_i_reg_1330(6),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(7),
      Q => tmp_23_i_i_reg_1330(7),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_i_i_reg_1330_reg[3]_i_1_n_4\,
      CO(3) => \tmp_23_i_i_reg_1330_reg[7]_i_1_n_4\,
      CO(2) => \tmp_23_i_i_reg_1330_reg[7]_i_1_n_5\,
      CO(1) => \tmp_23_i_i_reg_1330_reg[7]_i_1_n_6\,
      CO(0) => \tmp_23_i_i_reg_1330_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      DI(1) => \tmp_23_i_i_reg_1330[7]_i_2_n_4\,
      DI(0) => j_mid2_i_i_reg_1302(4),
      O(3 downto 0) => tmp_23_i_i_fu_834_p2(7 downto 4),
      S(3) => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      S(2) => \tmp_23_i_i_reg_1330[7]_i_3_n_4\,
      S(1) => \tmp_23_i_i_reg_1330[7]_i_4_n_4\,
      S(0) => \tmp_23_i_i_reg_1330[7]_i_5_n_4\
    );
\tmp_23_i_i_reg_1330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(8),
      Q => tmp_23_i_i_reg_1330(8),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_i_i_reg_13300,
      D => tmp_23_i_i_fu_834_p2(9),
      Q => tmp_23_i_i_reg_1330(9),
      R => '0'
    );
\tmp_23_i_i_reg_1330_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_i_i_reg_1330_reg[7]_i_1_n_4\,
      CO(3 downto 2) => \NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_23_i_i_fu_834_p2(9),
      CO(0) => \NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_23_i_i_reg_1330_reg[9]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_23_i_i_fu_834_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4)
    );
\tmp_24_i_i_reg_1346[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302_pp1_iter9_reg(3),
      I1 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(2),
      O => \tmp_24_i_i_reg_1346[3]_i_2_n_4\
    );
\tmp_24_i_i_reg_1346[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302_pp1_iter9_reg(2),
      I1 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(1),
      O => \tmp_24_i_i_reg_1346[3]_i_3_n_4\
    );
\tmp_24_i_i_reg_1346[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_mid2_i_i_reg_1302_pp1_iter9_reg(1),
      I1 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(0),
      O => \tmp_24_i_i_reg_1346[3]_i_4_n_4\
    );
\tmp_24_i_i_reg_1346[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b_axi_addr_read_reg_1351_reg[0]_0\,
      I1 => \^ap_block_pp1_stage0_subdone\,
      O => p_75_in
    );
\tmp_24_i_i_reg_1346[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(0),
      I1 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(3),
      I2 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(1),
      O => \tmp_24_i_i_reg_1346[7]_i_3_n_4\
    );
\tmp_24_i_i_reg_1346[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(3),
      I1 => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(0),
      I2 => j_mid2_i_i_reg_1302_pp1_iter9_reg(4),
      O => \tmp_24_i_i_reg_1346[7]_i_4_n_4\
    );
\tmp_24_i_i_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(0),
      Q => B_1_address0(0),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(1),
      Q => B_1_address0(1),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(2),
      Q => B_1_address0(2),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(3),
      Q => B_1_address0(3),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_24_i_i_reg_1346_reg[3]_i_1_n_4\,
      CO(2) => \tmp_24_i_i_reg_1346_reg[3]_i_1_n_5\,
      CO(1) => \tmp_24_i_i_reg_1346_reg[3]_i_1_n_6\,
      CO(0) => \tmp_24_i_i_reg_1346_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => j_mid2_i_i_reg_1302_pp1_iter9_reg(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_24_i_i_fu_889_p2(3 downto 0),
      S(3) => \tmp_24_i_i_reg_1346[3]_i_2_n_4\,
      S(2) => \tmp_24_i_i_reg_1346[3]_i_3_n_4\,
      S(1) => \tmp_24_i_i_reg_1346[3]_i_4_n_4\,
      S(0) => j_mid2_i_i_reg_1302_pp1_iter9_reg(0)
    );
\tmp_24_i_i_reg_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(4),
      Q => B_1_address0(4),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(5),
      Q => B_1_address0(5),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(6),
      Q => B_1_address0(6),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_75_in,
      D => tmp_24_i_i_fu_889_p2(7),
      Q => B_1_address0(7),
      R => '0'
    );
\tmp_24_i_i_reg_1346_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_i_i_reg_1346_reg[3]_i_1_n_4\,
      CO(3) => \NLW_tmp_24_i_i_reg_1346_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_24_i_i_reg_1346_reg[7]_i_2_n_5\,
      CO(1) => \tmp_24_i_i_reg_1346_reg[7]_i_2_n_6\,
      CO(0) => \tmp_24_i_i_reg_1346_reg[7]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(1),
      DI(0) => j_mid2_i_i_reg_1302_pp1_iter9_reg(4),
      O(3 downto 0) => tmp_24_i_i_fu_889_p2(7 downto 4),
      S(3 downto 2) => newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg(3 downto 2),
      S(1) => \tmp_24_i_i_reg_1346[7]_i_3_n_4\,
      S(0) => \tmp_24_i_i_reg_1346[7]_i_4_n_4\
    );
\tmp_27_i_i_reg_1382[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_27_i_i_reg_1382[4]_i_3_n_4\,
      I1 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      I2 => exitcond_flatten1_i_s_reg_1362,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => j_1_i_i_reg_502(0),
      O => p_shl8_cast_i_i_fu_961_p1(5)
    );
\tmp_27_i_i_reg_1382[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747748BB8"
    )
        port map (
      I0 => j_1_i_i_reg_502(1),
      I1 => \tmp_27_i_i_reg_1382[4]_i_2_n_4\,
      I2 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(1),
      I3 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      I4 => j_1_i_i_reg_502(0),
      I5 => \tmp_27_i_i_reg_1382[4]_i_3_n_4\,
      O => tmp_27_i_i_fu_977_p2(4)
    );
\tmp_27_i_i_reg_1382[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => exitcond_flatten1_i_s_reg_1362,
      O => \tmp_27_i_i_reg_1382[4]_i_2_n_4\
    );
\tmp_27_i_i_reg_1382[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => k_2_i_i_reg_513(0),
      I1 => k_2_i_i_reg_513(1),
      I2 => k_2_i_i_reg_513(2),
      I3 => k_2_i_i_reg_513(4),
      I4 => k_2_i_i_reg_513(3),
      O => \tmp_27_i_i_reg_1382[4]_i_3_n_4\
    );
\tmp_27_i_i_reg_1382[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => p_shl8_cast_i_i_fu_961_p1(6),
      I1 => p_shl8_cast_i_i_fu_961_p1(7),
      I2 => p_shl8_cast_i_i_fu_961_p1(5),
      O => tmp_27_i_i_fu_977_p2(5)
    );
\tmp_27_i_i_reg_1382[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => p_shl8_cast_i_i_fu_961_p1(5),
      I1 => p_shl8_cast_i_i_fu_961_p1(7),
      I2 => p_shl8_cast_i_i_fu_961_p1(8),
      I3 => p_shl8_cast_i_i_fu_961_p1(6),
      O => tmp_27_i_i_fu_977_p2(6)
    );
\tmp_27_i_i_reg_1382[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9DD4622"
    )
        port map (
      I0 => p_shl8_cast_i_i_fu_961_p1(8),
      I1 => p_shl8_cast_i_i_fu_961_p1(7),
      I2 => p_shl8_cast_i_i_fu_961_p1(5),
      I3 => p_shl8_cast_i_i_fu_961_p1(6),
      I4 => p_shl8_cast_i_i_fu_961_p1(9),
      O => tmp_27_i_i_fu_977_p2(7)
    );
\tmp_27_i_i_reg_1382[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => p_shl8_cast_i_i_fu_961_p1(6),
      I1 => p_shl8_cast_i_i_fu_961_p1(5),
      I2 => p_shl8_cast_i_i_fu_961_p1(7),
      I3 => p_shl8_cast_i_i_fu_961_p1(9),
      I4 => p_shl8_cast_i_i_fu_961_p1(8),
      O => tmp_27_i_i_fu_977_p2(8)
    );
\tmp_27_i_i_reg_1382[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \^ap_block_pp2_stage0_subdone\,
      I2 => exitcond_flatten1_i_s_fu_913_p2,
      O => k_2_mid2_i_i_reg_13710
    );
\tmp_27_i_i_reg_1382[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => p_shl8_cast_i_i_fu_961_p1(8),
      I1 => p_shl8_cast_i_i_fu_961_p1(7),
      I2 => p_shl8_cast_i_i_fu_961_p1(6),
      I3 => p_shl8_cast_i_i_fu_961_p1(9),
      O => tmp_27_i_i_fu_977_p2(9)
    );
\tmp_27_i_i_reg_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => p_shl8_cast_i_i_fu_961_p1(5),
      Q => \tmp_27_i_i_reg_1382_reg__0\(0),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(4),
      Q => \tmp_27_i_i_reg_1382_reg__0\(1),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(5),
      Q => \tmp_27_i_i_reg_1382_reg__0\(2),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(6),
      Q => \tmp_27_i_i_reg_1382_reg__0\(3),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(7),
      Q => \tmp_27_i_i_reg_1382_reg__0\(4),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(8),
      Q => \tmp_27_i_i_reg_1382_reg__0\(5),
      R => '0'
    );
\tmp_27_i_i_reg_1382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => tmp_27_i_i_fu_977_p2(9),
      Q => \tmp_27_i_i_reg_1382_reg__0\(6),
      R => '0'
    );
\tmp_2_reg_1252_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => k_mid2_i_i_reg_1235(0),
      Q => tmp_2_reg_1252_pp0_iter1_reg,
      R => '0'
    );
\tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_2_reg_1252_pp0_iter1_reg,
      Q => \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4\
    );
\tmp_2_reg_1252_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_2_reg_1252_pp0_iter8_reg_reg[0]_srl7_n_4\,
      Q => tmp_2_reg_1252_pp0_iter9_reg,
      R => '0'
    );
\tmp_32_i_i_reg_1413[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(3),
      I1 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(0),
      O => \tmp_32_i_i_reg_1413[3]_i_1_n_4\
    );
\tmp_32_i_i_reg_1413[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(0),
      I1 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(3),
      I2 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(1),
      I3 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(4),
      O => tmp_32_i_i_fu_1065_p2(4)
    );
\tmp_32_i_i_reg_1413[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"83C8"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(3),
      I1 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(0),
      I2 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(4),
      I3 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(1),
      O => tmp_32_i_i_fu_1065_p2(5)
    );
\tmp_32_i_i_reg_1413[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^c_axi_addr_read_reg_1418_reg[0]_0\,
      I1 => \^ap_block_pp2_stage0_subdone\,
      O => p_72_in
    );
\tmp_32_i_i_reg_1413[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(4),
      I1 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(1),
      I2 => newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg(0),
      O => tmp_32_i_i_fu_1065_p2(6)
    );
\tmp_32_i_i_reg_1413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(0),
      Q => C_0_address0(0),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(1),
      Q => C_0_address0(1),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => k_2_mid2_i_i_reg_1371_pp2_iter8_reg(2),
      Q => C_0_address0(2),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => \tmp_32_i_i_reg_1413[3]_i_1_n_4\,
      Q => C_0_address0(3),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => tmp_32_i_i_fu_1065_p2(4),
      Q => C_0_address0(4),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => tmp_32_i_i_fu_1065_p2(5),
      Q => C_0_address0(5),
      R => '0'
    );
\tmp_32_i_i_reg_1413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_72_in,
      D => tmp_32_i_i_fu_1065_p2(6),
      Q => C_0_address0(6),
      R => '0'
    );
\tmp_35_i_i_reg_1454[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      I1 => exitcond_flatten2_i_s_reg_1435,
      I2 => ap_enable_reg_pp3_iter1_reg_n_4,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => i_1_i_i_reg_535(0),
      I5 => p_0_in,
      O => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0)
    );
\tmp_35_i_i_reg_1454[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47474774478B47B8"
    )
        port map (
      I0 => i_1_i_i_reg_535(1),
      I1 => \tmp_35_i_i_reg_1454[4]_i_2_n_4\,
      I2 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(1),
      I3 => p_0_in,
      I4 => \tmp_1_mid2_v_i_i_reg_1449_reg__0\(0),
      I5 => i_1_i_i_reg_535(0),
      O => tmp_35_i_i_fu_1159_p2(4)
    );
\tmp_35_i_i_reg_1454[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_enable_reg_pp3_iter1_reg_n_4,
      I2 => exitcond_flatten2_i_s_reg_1435,
      O => \tmp_35_i_i_reg_1454[4]_i_2_n_4\
    );
\tmp_35_i_i_reg_1454[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => k_3_i_i_reg_546(0),
      I1 => k_3_i_i_reg_546(1),
      I2 => k_3_i_i_reg_546(2),
      I3 => k_3_i_i_reg_546(4),
      I4 => k_3_i_i_reg_546(3),
      O => p_0_in
    );
\tmp_35_i_i_reg_1454[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      I1 => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      I2 => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      O => tmp_35_i_i_fu_1159_p2(5)
    );
\tmp_35_i_i_reg_1454[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      I1 => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      I2 => tmp_1_mid2_v_i_i_fu_1127_p3(3),
      I3 => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      O => tmp_35_i_i_fu_1159_p2(6)
    );
\tmp_35_i_i_reg_1454[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9DD4622"
    )
        port map (
      I0 => tmp_1_mid2_v_i_i_fu_1127_p3(3),
      I1 => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      I2 => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      I3 => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      I4 => tmp_1_mid2_v_i_i_fu_1127_p3(4),
      O => tmp_35_i_i_fu_1159_p2(7)
    );
\tmp_35_i_i_reg_1454[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      I1 => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      I2 => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      I3 => tmp_1_mid2_v_i_i_fu_1127_p3(4),
      I4 => tmp_1_mid2_v_i_i_fu_1127_p3(3),
      O => tmp_35_i_i_fu_1159_p2(8)
    );
\tmp_35_i_i_reg_1454[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => tmp_1_mid2_v_i_i_fu_1127_p3(3),
      I1 => tmp_1_mid2_v_i_i_fu_1127_p3(2),
      I2 => tmp_1_mid2_v_i_i_fu_1127_p3(1),
      I3 => tmp_1_mid2_v_i_i_fu_1127_p3(4),
      O => tmp_35_i_i_fu_1159_p2(9)
    );
\tmp_35_i_i_reg_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => \tmp_1_mid2_v_i_i_fu_1127_p3__0\(0),
      Q => \tmp_35_i_i_reg_1454_reg__0\(0),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(4),
      Q => \tmp_35_i_i_reg_1454_reg__0\(1),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(5),
      Q => \tmp_35_i_i_reg_1454_reg__0\(2),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(6),
      Q => \tmp_35_i_i_reg_1454_reg__0\(3),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(7),
      Q => \tmp_35_i_i_reg_1454_reg__0\(4),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(8),
      Q => \tmp_35_i_i_reg_1454_reg__0\(5),
      R => '0'
    );
\tmp_35_i_i_reg_1454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_3_mid2_i_i_reg_14440,
      D => tmp_35_i_i_fu_1159_p2(9),
      Q => \tmp_35_i_i_reg_1454_reg__0\(6),
      R => '0'
    );
\tmp_36_i_i_reg_1464[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_i_i_reg_1454_reg__0\(0),
      I1 => k_3_mid2_i_i_reg_1444(3),
      O => tmp_36_cast121_i_i_fu_1183_p1(3)
    );
\tmp_36_i_i_reg_1464[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_i_i_reg_1454_reg__0\(1),
      I1 => k_3_mid2_i_i_reg_1444(4),
      O => \tmp_36_i_i_reg_1464[6]_i_2_n_4\
    );
\tmp_36_i_i_reg_1464[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_35_i_i_reg_1454_reg__0\(0),
      I1 => k_3_mid2_i_i_reg_1444(3),
      O => \tmp_36_i_i_reg_1464[6]_i_3_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(0),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(1),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(2),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(3),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(4),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(5),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(6),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(7),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone32_in,
      CLK => ap_clk,
      D => tmp_36_i_i_reg_1464(8),
      Q => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4\
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[0]_srl7_n_4\,
      Q => ADDRARDADDR(0),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[1]_srl7_n_4\,
      Q => ADDRARDADDR(1),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[2]_srl7_n_4\,
      Q => ADDRARDADDR(2),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[3]_srl7_n_4\,
      Q => ADDRARDADDR(3),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[4]_srl7_n_4\,
      Q => ADDRARDADDR(4),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[5]_srl7_n_4\,
      Q => ADDRARDADDR(5),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[6]_srl7_n_4\,
      Q => ADDRARDADDR(6),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[7]_srl7_n_4\,
      Q => ADDRARDADDR(7),
      R => '0'
    );
\tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone32_in,
      D => \tmp_36_i_i_reg_1464_pp3_iter8_reg_reg[8]_srl7_n_4\,
      Q => ADDRARDADDR(8),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => k_3_mid2_i_i_reg_1444(0),
      Q => tmp_36_i_i_reg_1464(0),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => k_3_mid2_i_i_reg_1444(1),
      Q => tmp_36_i_i_reg_1464(1),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => k_3_mid2_i_i_reg_1444(2),
      Q => tmp_36_i_i_reg_1464(2),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(3),
      Q => tmp_36_i_i_reg_1464(3),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(4),
      Q => tmp_36_i_i_reg_1464(4),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(5),
      Q => tmp_36_i_i_reg_1464(5),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(6),
      Q => tmp_36_i_i_reg_1464(6),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_36_i_i_reg_1464_reg[6]_i_1_n_4\,
      CO(2) => \tmp_36_i_i_reg_1464_reg[6]_i_1_n_5\,
      CO(1) => \tmp_36_i_i_reg_1464_reg[6]_i_1_n_6\,
      CO(0) => \tmp_36_i_i_reg_1464_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_35_i_i_reg_1454_reg__0\(1 downto 0),
      O(3 downto 1) => tmp_36_cast121_i_i_fu_1183_p1(6 downto 4),
      O(0) => \NLW_tmp_36_i_i_reg_1464_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => \tmp_35_i_i_reg_1454_reg__0\(3 downto 2),
      S(1) => \tmp_36_i_i_reg_1464[6]_i_2_n_4\,
      S(0) => \tmp_36_i_i_reg_1464[6]_i_3_n_4\
    );
\tmp_36_i_i_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(7),
      Q => tmp_36_i_i_reg_1464(7),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum1_i_i_reg_14690,
      D => tmp_36_cast121_i_i_fu_1183_p1(8),
      Q => tmp_36_i_i_reg_1464(8),
      R => '0'
    );
\tmp_36_i_i_reg_1464_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_36_i_i_reg_1464_reg[6]_i_1_n_4\,
      CO(3) => \tmp_36_i_i_reg_1464_reg[8]_i_1_n_4\,
      CO(2) => \tmp_36_i_i_reg_1464_reg[8]_i_1_n_5\,
      CO(1) => \tmp_36_i_i_reg_1464_reg[8]_i_1_n_6\,
      CO(0) => \tmp_36_i_i_reg_1464_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 2) => \tmp_36_cast121_i_i_fu_1183_p1__0\(10 downto 9),
      O(1 downto 0) => tmp_36_cast121_i_i_fu_1183_p1(8 downto 7),
      S(3) => '0',
      S(2 downto 0) => \tmp_35_i_i_reg_1454_reg__0\(6 downto 4)
    );
\tmp_3_reg_1256_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => k_mid2_i_i_reg_1235(1),
      Q => tmp_3_reg_1256_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_3_reg_1256_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => k_mid2_i_i_reg_1235(2),
      Q => tmp_3_reg_1256_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_3_reg_1256_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => k_mid2_i_i_reg_1235(3),
      Q => tmp_3_reg_1256_pp0_iter1_reg(2),
      R => '0'
    );
\tmp_3_reg_1256_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => k_mid2_i_i_reg_1235(4),
      Q => tmp_3_reg_1256_pp0_iter1_reg(3),
      R => '0'
    );
\tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_3_reg_1256_pp0_iter1_reg(2),
      Q => \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4\
    );
\tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_3_reg_1256_pp0_iter1_reg(3),
      Q => \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4\
    );
\tmp_3_reg_1256_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_3_reg_1256_pp0_iter1_reg(0),
      Q => tmp_3_reg_1256_pp0_iter8_reg(0)
    );
\tmp_3_reg_1256_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_3_reg_1256_pp0_iter1_reg(1),
      Q => tmp_3_reg_1256_pp0_iter8_reg(1)
    );
\tmp_3_reg_1256_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_3_reg_1256_pp0_iter7_reg_reg[2]_srl6_n_4\,
      Q => tmp_3_reg_1256_pp0_iter8_reg(2),
      R => '0'
    );
\tmp_3_reg_1256_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_3_reg_1256_pp0_iter7_reg_reg[3]_srl6_n_4\,
      Q => tmp_3_reg_1256_pp0_iter8_reg(3),
      R => '0'
    );
\tmp_4_mid2_v_i_i_reg_1308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => \tmp_5_reg_1315[0]_i_1_n_4\,
      Q => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      R => '0'
    );
\tmp_4_mid2_v_i_i_reg_1308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => \newIndex3_mid2_v_i_i_reg_1319[0]_i_1_n_4\,
      Q => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(1),
      R => '0'
    );
\tmp_4_mid2_v_i_i_reg_1308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => \newIndex3_mid2_v_i_i_reg_1319[1]_i_1_n_4\,
      Q => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(2),
      R => '0'
    );
\tmp_4_mid2_v_i_i_reg_1308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => \newIndex3_mid2_v_i_i_reg_1319[2]_i_1_n_4\,
      Q => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(3),
      R => '0'
    );
\tmp_4_mid2_v_i_i_reg_1308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_i_i_reg_4580,
      D => \newIndex3_mid2_v_i_i_reg_1319[3]_i_1_n_4\,
      Q => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(4),
      R => '0'
    );
\tmp_5_reg_1315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \newIndex3_mid2_v_i_i_reg_1319[0]_i_2_n_4\,
      I1 => \tmp_4_mid2_v_i_i_reg_1308_reg__0\(0),
      I2 => exitcond_flatten8_i_s_reg_1293,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => k_1_i_i_reg_469(0),
      O => \tmp_5_reg_1315[0]_i_1_n_4\
    );
\tmp_5_reg_1315_pp1_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone23_in,
      D => \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4\,
      Q => tmp_5_reg_1315_pp1_iter10_reg,
      R => '0'
    );
\tmp_5_reg_1315_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten8_i_s_reg_12930,
      D => tmp_5_reg_1315,
      Q => tmp_5_reg_1315_pp1_iter1_reg,
      R => '0'
    );
\tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone23_in,
      CLK => ap_clk,
      D => tmp_5_reg_1315_pp1_iter1_reg,
      Q => \tmp_5_reg_1315_pp1_iter9_reg_reg[0]_srl8_n_4\
    );
\tmp_5_reg_1315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_i_reg_13020,
      D => \tmp_5_reg_1315[0]_i_1_n_4\,
      Q => tmp_5_reg_1315,
      R => '0'
    );
\tmp_7_reg_1387[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_27_i_i_reg_1382[4]_i_3_n_4\,
      I1 => j_1_i_i_reg_502(0),
      I2 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      I3 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(1),
      I4 => \tmp_27_i_i_reg_1382[4]_i_2_n_4\,
      I5 => j_1_i_i_reg_502(1),
      O => p_shl8_cast_i_i_fu_961_p1(6)
    );
\tmp_7_reg_1387[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_7_reg_1387[2]_i_2_n_4\,
      I1 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(2),
      I2 => exitcond_flatten1_i_s_reg_1362,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => j_1_i_i_reg_502(2),
      O => p_shl8_cast_i_i_fu_961_p1(7)
    );
\tmp_7_reg_1387[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(1),
      I1 => j_1_i_i_reg_502(1),
      I2 => \tmp_27_i_i_reg_1382[4]_i_3_n_4\,
      I3 => j_1_i_i_reg_502(0),
      I4 => \tmp_27_i_i_reg_1382[4]_i_2_n_4\,
      I5 => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      O => \tmp_7_reg_1387[2]_i_2_n_4\
    );
\tmp_7_reg_1387_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => \tmp_27_i_i_reg_1382_reg__0\(0),
      Q => tmp_7_reg_1387_pp2_iter1_reg(0),
      R => '0'
    );
\tmp_7_reg_1387_pp2_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => tmp_7_reg_1387(1),
      Q => tmp_7_reg_1387_pp2_iter1_reg(1),
      R => '0'
    );
\tmp_7_reg_1387_pp2_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten1_i_s_reg_13620,
      D => tmp_7_reg_1387(2),
      Q => tmp_7_reg_1387_pp2_iter1_reg(2),
      R => '0'
    );
\tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => tmp_7_reg_1387_pp2_iter1_reg(0),
      Q => \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4\
    );
\tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => tmp_7_reg_1387_pp2_iter1_reg(1),
      Q => \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4\
    );
\tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp2_stage0_subdone33_in,
      CLK => ap_clk,
      D => tmp_7_reg_1387_pp2_iter1_reg(2),
      Q => \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4\
    );
\tmp_7_reg_1387_pp2_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \tmp_7_reg_1387_pp2_iter8_reg_reg[0]_srl7_n_4\,
      Q => tmp_7_reg_1387_pp2_iter9_reg(0),
      R => '0'
    );
\tmp_7_reg_1387_pp2_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \tmp_7_reg_1387_pp2_iter8_reg_reg[1]_srl7_n_4\,
      Q => tmp_7_reg_1387_pp2_iter9_reg(1),
      R => '0'
    );
\tmp_7_reg_1387_pp2_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp2_stage0_subdone33_in,
      D => \tmp_7_reg_1387_pp2_iter8_reg_reg[2]_srl7_n_4\,
      Q => tmp_7_reg_1387_pp2_iter9_reg(2),
      R => '0'
    );
\tmp_7_reg_1387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => p_shl8_cast_i_i_fu_961_p1(6),
      Q => tmp_7_reg_1387(1),
      R => '0'
    );
\tmp_7_reg_1387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_2_mid2_i_i_reg_13710,
      D => p_shl8_cast_i_i_fu_961_p1(7),
      Q => tmp_7_reg_1387(2),
      R => '0'
    );
\tmp_8_mid2_v_i_i_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => p_shl8_cast_i_i_fu_961_p1(5),
      Q => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(0),
      R => '0'
    );
\tmp_8_mid2_v_i_i_reg_1377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => p_shl8_cast_i_i_fu_961_p1(6),
      Q => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(1),
      R => '0'
    );
\tmp_8_mid2_v_i_i_reg_1377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => p_shl8_cast_i_i_fu_961_p1(7),
      Q => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(2),
      R => '0'
    );
\tmp_8_mid2_v_i_i_reg_1377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => p_shl8_cast_i_i_fu_961_p1(8),
      Q => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(3),
      R => '0'
    );
\tmp_8_mid2_v_i_i_reg_1377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten1_i_i_reg_4910,
      D => p_shl8_cast_i_i_fu_961_p1(9),
      Q => \tmp_8_mid2_v_i_i_reg_1377_reg__0\(4),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_11_i_i_reg_1247[4]_i_3_n_4\,
      I1 => \i_i_i_reg_436_reg_n_4_[0]\,
      I2 => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      I3 => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      I4 => \tmp_11_i_i_reg_1247[4]_i_2_n_4\,
      I5 => \i_i_i_reg_436_reg_n_4_[1]\,
      O => tmp_mid2_v_i_i_fu_603_p3(1)
    );
\tmp_mid2_v_i_i_reg_1240[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4\,
      I1 => \tmp_mid2_v_i_i_reg_1240_reg__0\(2),
      I2 => exitcond_flatten_i_i_reg_1226,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \i_i_i_reg_436_reg_n_4_[2]\,
      O => tmp_mid2_v_i_i_fu_603_p3(2)
    );
\tmp_mid2_v_i_i_reg_1240[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      I1 => \i_i_i_reg_436_reg_n_4_[1]\,
      I2 => \tmp_11_i_i_reg_1247[4]_i_3_n_4\,
      I3 => \i_i_i_reg_436_reg_n_4_[0]\,
      I4 => \tmp_11_i_i_reg_1247[4]_i_2_n_4\,
      I5 => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      O => \tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4\
    );
\tmp_mid2_v_i_i_reg_1240[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555A6AAAAAA"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4\,
      I1 => \tmp_mid2_v_i_i_reg_1240_reg__0\(3),
      I2 => exitcond_flatten_i_i_reg_1226,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \i_i_i_reg_436_reg_n_4_[3]\,
      O => tmp_mid2_v_i_i_fu_603_p3(3)
    );
\tmp_mid2_v_i_i_reg_1240[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4\,
      I1 => \i_i_i_reg_436_reg_n_4_[3]\,
      I2 => \tmp_mid2_v_i_i_reg_1240_reg__0\(3),
      I3 => \tmp_mid2_v_i_i_reg_1240_reg__0\(4),
      I4 => \tmp_11_i_i_reg_1247[4]_i_2_n_4\,
      I5 => \i_i_i_reg_436_reg_n_4_[4]\,
      O => tmp_mid2_v_i_i_fu_603_p3(4)
    );
\tmp_mid2_v_i_i_reg_1240[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF200000000000"
    )
        port map (
      I0 => \tmp_mid2_v_i_i_reg_1240_reg__0\(2),
      I1 => exitcond_flatten_i_i_reg_1226,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_i_i_reg_436_reg_n_4_[2]\,
      I5 => \tmp_mid2_v_i_i_reg_1240[2]_i_2_n_4\,
      O => \tmp_mid2_v_i_i_reg_1240[4]_i_2_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(2),
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(2),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(3),
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(3),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_flatten_i_i_reg_12260,
      D => \tmp_mid2_v_i_i_reg_1240_reg__0\(4),
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(4),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(0),
      Q => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(1),
      Q => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(2),
      Q => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(3),
      Q => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone31_in,
      CLK => ap_clk,
      D => tmp_mid2_v_i_i_reg_1240_pp0_iter1_reg(4),
      Q => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4\
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[0]_srl6_n_4\,
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(0),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[1]_srl6_n_4\,
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(1),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[2]_srl6_n_4\,
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(2),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[3]_srl6_n_4\,
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(3),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone31_in,
      D => \tmp_mid2_v_i_i_reg_1240_pp0_iter7_reg_reg[4]_srl6_n_4\,
      Q => tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg(4),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => \tmp_mid2_v_i_i_fu_603_p3__0\(0),
      Q => \tmp_mid2_v_i_i_reg_1240_reg__0\(0),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => tmp_mid2_v_i_i_fu_603_p3(1),
      Q => \tmp_mid2_v_i_i_reg_1240_reg__0\(1),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => tmp_mid2_v_i_i_fu_603_p3(2),
      Q => \tmp_mid2_v_i_i_reg_1240_reg__0\(2),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => tmp_mid2_v_i_i_fu_603_p3(3),
      Q => \tmp_mid2_v_i_i_reg_1240_reg__0\(3),
      R => '0'
    );
\tmp_mid2_v_i_i_reg_1240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_i_reg_4250,
      D => tmp_mid2_v_i_i_fu_603_p3(4),
      Q => \tmp_mid2_v_i_i_reg_1240_reg__0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_writeData is
  port (
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_vld_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_output_load_reg_3180 : out STD_LOGIC;
    writeData_U0_D_output_ce0 : out STD_LOGIC;
    writeData_U0_m_axi_D_output_AXI_AWVALID : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_p2_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    gmem4_WREADY : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    gmem4_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    writeData_U0_D_output_AXI_offset_read : in STD_LOGIC;
    D_output_AXI_c_empty_n : in STD_LOGIC;
    writeData_U0_ap_start : in STD_LOGIC;
    gmem4_AWREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_writeData;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_writeData is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__4_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_block_pp0_stage0_0100116_out : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone9_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_gate_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_WREADY1 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4 : STD_LOGIC;
  signal ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4 : STD_LOGIC;
  signal \empty_n_i_3__5_n_4\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal exitcond_flatten_i_fu_156_p2 : STD_LOGIC;
  signal exitcond_flatten_i_reg_273 : STD_LOGIC;
  signal exitcond_flatten_i_reg_2730 : STD_LOGIC;
  signal \exitcond_flatten_i_reg_273[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\ : STD_LOGIC;
  signal exitcond_flatten_i_reg_273_pp0_iter2_reg : STD_LOGIC;
  signal \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4\ : STD_LOGIC;
  signal i_i_reg_120 : STD_LOGIC;
  signal i_i_reg_1200 : STD_LOGIC;
  signal \i_i_reg_120_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_i_reg_120_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_i_reg_120_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_i_reg_120_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_i_reg_120_reg_n_4_[4]\ : STD_LOGIC;
  signal indvar_flatten_i_reg_109 : STD_LOGIC;
  signal indvar_flatten_i_reg_1090 : STD_LOGIC;
  signal \indvar_flatten_i_reg_109[8]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_i_reg_109_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next_s_fu_162_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_fu_226_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_i_reg_131 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \j_i_reg_131[4]_i_5_n_4\ : STD_LOGIC;
  signal j_mid2_i_fu_180_p3 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal j_mid2_i_reg_282 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal j_mid2_i_reg_2820 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \ram_reg_i_3__2_n_4\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_5\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_6\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_4\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_5\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_6\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_4\ : STD_LOGIC;
  signal \sext_cast_i_reg_268_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum_i_fu_253_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sum_i_reg_3020 : STD_LOGIC;
  signal \sum_i_reg_302[11]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[11]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[11]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[15]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[15]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[15]_i_6_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[19]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[19]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[19]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[23]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[23]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[23]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[27]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[27]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[27]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[29]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[29]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum_i_reg_302_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_4_cast_i_fu_232_p1 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp_4_i_fu_220_p2 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal tmp_5_cast10_i_fu_244_p1 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal tmp_mid2_v_i_fu_188_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmp_mid2_v_i_fu_188_p3__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_mid2_v_i_reg_287[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_reg_287[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_mid2_v_i_reg_287_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_i_reg_302_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_i_reg_302_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_i_reg_302_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_i_reg_302_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair655";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r\ : label is "inst/\writeData_U0/ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r ";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_2 : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_3 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \empty_n_i_3__5\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \exitcond_flatten_i_reg_273[0]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair665";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4\ : label is "inst/\writeData_U0/exitcond_flatten_i_reg_273_pp0_iter6_reg_reg ";
  attribute srl_name of \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4\ : label is "inst/\writeData_U0/exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4 ";
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[0]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[1]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[2]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[3]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[4]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[7]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \indvar_flatten_i_reg_109[8]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \j_i_reg_131[0]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \j_i_reg_131[1]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \j_i_reg_131[2]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \j_i_reg_131[3]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \j_i_reg_131[4]_i_3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \j_i_reg_131[4]_i_4\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \j_mid2_i_reg_282[3]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \j_mid2_i_reg_282[4]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \ram_reg_i_6__2\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[4]_i_2\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[4]_i_3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[6]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[7]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[8]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \tmp_4_i_reg_292[9]_i_1\ : label is "soft_lutpair660";
begin
  ADDRBWRADDR(8 downto 0) <= \^addrbwraddr\(8 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  WEBWE(0) <= \^webwe\(0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
\FSM_sequential_state[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      I3 => gmem4_BVALID,
      I4 => \^empty_n_reg\,
      I5 => \^empty_n_reg_0\,
      O => writeData_U0_m_axi_D_output_AXI_AWVALID
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => writeData_U0_ap_start,
      I2 => D_output_AXI_c_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF55C000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__4_n_4\,
      I1 => writeData_U0_ap_start,
      I2 => D_output_AXI_c_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2__4_n_4\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000FF0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_flatten_i_fu_156_p2,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => \^empty_n_reg\,
      I5 => ap_enable_reg_pp0_iter7,
      O => \ap_CS_fsm[2]_i_2__4_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => writeData_U0_D_output_AXI_offset_read,
      I2 => ap_rst_n,
      I3 => exitcond_flatten_i_reg_2730,
      I4 => exitcond_flatten_i_fu_156_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => exitcond_flatten_i_fu_156_p2,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      O => ap_block_pp0_stage0_subdone9_in
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => '1',
      Q => ap_enable_reg_pp0_iter4_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter4_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone9_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter3,
      Q => \ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4\
    );
ap_enable_reg_pp0_iter6_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4,
      I1 => ap_enable_reg_pp0_iter6_reg_r_n_4,
      O => ap_enable_reg_pp0_iter6_reg_gate_n_4
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter5_reg_r_n_4,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => \ap_enable_reg_pp0_iter5_reg_srl2___writeData_U0_ap_enable_reg_pp0_iter5_reg_r_n_4\,
      Q => ap_enable_reg_pp0_iter6_reg_writeData_U0_ap_enable_reg_pp0_iter6_reg_r_n_4,
      R => '0'
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter6_reg_gate_n_4,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => \^empty_n_reg\,
      I2 => ap_rst_n,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => writeData_U0_D_output_AXI_offset_read,
      O => ap_enable_reg_pp0_iter8_i_1_n_4
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8_i_1_n_4,
      Q => \^empty_n_reg\,
      R => '0'
    );
ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4,
      I1 => gmem4_AWREADY,
      I2 => ap_block_pp0_stage0_0100116_out,
      I3 => ap_rst_n,
      I4 => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      O => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY1
    );
ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4,
      R => '0'
    );
ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4,
      I1 => gmem4_WREADY,
      I2 => ap_block_pp0_stage0_0100116_out,
      I3 => ap_rst_n,
      I4 => ap_reg_ioackin_m_axi_D_output_AXI_WREADY1,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4
    );
ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^empty_n_reg\,
      I2 => gmem4_BVALID,
      O => ap_block_pp0_stage0_0100116_out
    );
ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => exitcond_flatten_i_reg_273_pp0_iter2_reg,
      O => ap_reg_ioackin_m_axi_D_output_AXI_WREADY1
    );
ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_i_1_n_4,
      Q => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4,
      R => '0'
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => data_vld_reg_0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^empty_n_reg\,
      I3 => \^empty_n_reg_0\,
      I4 => gmem4_BVALID,
      O => empty_n_reg_1
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => ap_block_pp0_stage0_0100116_out,
      I1 => gmem4_AWREADY,
      I2 => ap_reg_ioackin_m_axi_D_output_AXI_AWREADY_reg_n_4,
      I3 => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \empty_n_i_3__5_n_4\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\empty_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => gmem4_WREADY,
      I1 => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4,
      I2 => exitcond_flatten_i_reg_273_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \empty_n_i_3__5_n_4\
    );
\exitcond_flatten_i_reg_273[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten_i_fu_156_p2,
      I1 => exitcond_flatten_i_reg_2730,
      I2 => exitcond_flatten_i_reg_273,
      O => \exitcond_flatten_i_reg_273[0]_i_1_n_4\
    );
\exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten_i_reg_273,
      I1 => exitcond_flatten_i_reg_2730,
      I2 => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      O => \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4\
    );
\exitcond_flatten_i_reg_273_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_i_reg_273_pp0_iter1_reg[0]_i_1_n_4\,
      Q => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      R => '0'
    );
\exitcond_flatten_i_reg_273_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      Q => exitcond_flatten_i_reg_273_pp0_iter2_reg,
      R => '0'
    );
\exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone9_in,
      CLK => ap_clk,
      D => exitcond_flatten_i_reg_273_pp0_iter2_reg,
      Q => \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4\
    );
\exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => \exitcond_flatten_i_reg_273_pp0_iter6_reg_reg[0]_srl4_n_4\,
      Q => \^empty_n_reg_0\,
      R => '0'
    );
\exitcond_flatten_i_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_i_reg_273[0]_i_1_n_4\,
      Q => exitcond_flatten_i_reg_273,
      R => '0'
    );
\full_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222A22"
    )
        port map (
      I0 => data_vld_reg_0,
      I1 => gmem4_BVALID,
      I2 => \^empty_n_reg_0\,
      I3 => \^empty_n_reg\,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => data_vld_reg
    );
\i_i_reg_120[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => D_output_AXI_c_empty_n,
      I2 => writeData_U0_ap_start,
      I3 => i_i_reg_1200,
      O => i_i_reg_120
    );
\i_i_reg_120[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => exitcond_flatten_i_reg_273,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => i_i_reg_1200
    );
\i_i_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_reg_1200,
      D => \tmp_mid2_v_i_reg_287_reg__0\(0),
      Q => \i_i_reg_120_reg_n_4_[0]\,
      R => i_i_reg_120
    );
\i_i_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_reg_1200,
      D => \tmp_mid2_v_i_reg_287_reg__0\(1),
      Q => \i_i_reg_120_reg_n_4_[1]\,
      R => i_i_reg_120
    );
\i_i_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_reg_1200,
      D => \tmp_mid2_v_i_reg_287_reg__0\(2),
      Q => \i_i_reg_120_reg_n_4_[2]\,
      R => i_i_reg_120
    );
\i_i_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_reg_1200,
      D => \tmp_mid2_v_i_reg_287_reg__0\(3),
      Q => \i_i_reg_120_reg_n_4_[3]\,
      R => i_i_reg_120
    );
\i_i_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_i_reg_1200,
      D => \tmp_mid2_v_i_reg_287_reg__0\(4),
      Q => \i_i_reg_120_reg_n_4_[4]\,
      R => i_i_reg_120
    );
\indvar_flatten_i_reg_109[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(0),
      O => indvar_flatten_next_s_fu_162_p2(0)
    );
\indvar_flatten_i_reg_109[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(0),
      I1 => \indvar_flatten_i_reg_109_reg__0\(1),
      O => indvar_flatten_next_s_fu_162_p2(1)
    );
\indvar_flatten_i_reg_109[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(0),
      I1 => \indvar_flatten_i_reg_109_reg__0\(1),
      I2 => \indvar_flatten_i_reg_109_reg__0\(2),
      O => indvar_flatten_next_s_fu_162_p2(2)
    );
\indvar_flatten_i_reg_109[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(1),
      I1 => \indvar_flatten_i_reg_109_reg__0\(0),
      I2 => \indvar_flatten_i_reg_109_reg__0\(2),
      I3 => \indvar_flatten_i_reg_109_reg__0\(3),
      O => indvar_flatten_next_s_fu_162_p2(3)
    );
\indvar_flatten_i_reg_109[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(2),
      I1 => \indvar_flatten_i_reg_109_reg__0\(0),
      I2 => \indvar_flatten_i_reg_109_reg__0\(1),
      I3 => \indvar_flatten_i_reg_109_reg__0\(3),
      I4 => \indvar_flatten_i_reg_109_reg__0\(4),
      O => indvar_flatten_next_s_fu_162_p2(4)
    );
\indvar_flatten_i_reg_109[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(3),
      I1 => \indvar_flatten_i_reg_109_reg__0\(1),
      I2 => \indvar_flatten_i_reg_109_reg__0\(0),
      I3 => \indvar_flatten_i_reg_109_reg__0\(2),
      I4 => \indvar_flatten_i_reg_109_reg__0\(4),
      I5 => \indvar_flatten_i_reg_109_reg__0\(5),
      O => indvar_flatten_next_s_fu_162_p2(5)
    );
\indvar_flatten_i_reg_109[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109[8]_i_2_n_4\,
      I1 => \indvar_flatten_i_reg_109_reg__0\(6),
      O => indvar_flatten_next_s_fu_162_p2(6)
    );
\indvar_flatten_i_reg_109[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109[8]_i_2_n_4\,
      I1 => \indvar_flatten_i_reg_109_reg__0\(6),
      I2 => \indvar_flatten_i_reg_109_reg__0\(7),
      O => indvar_flatten_next_s_fu_162_p2(7)
    );
\indvar_flatten_i_reg_109[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(6),
      I1 => \indvar_flatten_i_reg_109[8]_i_2_n_4\,
      I2 => \indvar_flatten_i_reg_109_reg__0\(7),
      I3 => \indvar_flatten_i_reg_109_reg__0\(8),
      O => indvar_flatten_next_s_fu_162_p2(8)
    );
\indvar_flatten_i_reg_109[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(5),
      I1 => \indvar_flatten_i_reg_109_reg__0\(3),
      I2 => \indvar_flatten_i_reg_109_reg__0\(1),
      I3 => \indvar_flatten_i_reg_109_reg__0\(0),
      I4 => \indvar_flatten_i_reg_109_reg__0\(2),
      I5 => \indvar_flatten_i_reg_109_reg__0\(4),
      O => \indvar_flatten_i_reg_109[8]_i_2_n_4\
    );
\indvar_flatten_i_reg_109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(0),
      Q => \indvar_flatten_i_reg_109_reg__0\(0),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(1),
      Q => \indvar_flatten_i_reg_109_reg__0\(1),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(2),
      Q => \indvar_flatten_i_reg_109_reg__0\(2),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(3),
      Q => \indvar_flatten_i_reg_109_reg__0\(3),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(4),
      Q => \indvar_flatten_i_reg_109_reg__0\(4),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(5),
      Q => \indvar_flatten_i_reg_109_reg__0\(5),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(6),
      Q => \indvar_flatten_i_reg_109_reg__0\(6),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(7),
      Q => \indvar_flatten_i_reg_109_reg__0\(7),
      R => indvar_flatten_i_reg_109
    );
\indvar_flatten_i_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => indvar_flatten_next_s_fu_162_p2(8),
      Q => \indvar_flatten_i_reg_109_reg__0\(8),
      R => indvar_flatten_i_reg_109
    );
\j_i_reg_131[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_i_reg_131(0),
      O => j_fu_226_p2(0)
    );
\j_i_reg_131[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_i_reg_131(0),
      I1 => j_i_reg_131(1),
      O => j_fu_226_p2(1)
    );
\j_i_reg_131[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_i_reg_131(0),
      I1 => j_i_reg_131(1),
      I2 => j_i_reg_131(2),
      O => j_fu_226_p2(2)
    );
\j_i_reg_131[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7F8080"
    )
        port map (
      I0 => j_i_reg_131(0),
      I1 => j_i_reg_131(1),
      I2 => j_i_reg_131(2),
      I3 => j_i_reg_131(4),
      I4 => j_i_reg_131(3),
      O => j_fu_226_p2(3)
    );
\j_i_reg_131[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond_flatten_i_reg_2730,
      I2 => exitcond_flatten_i_fu_156_p2,
      I3 => \^q\(0),
      I4 => D_output_AXI_c_empty_n,
      I5 => writeData_U0_ap_start,
      O => indvar_flatten_i_reg_109
    );
\j_i_reg_131[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond_flatten_i_reg_2730,
      I2 => exitcond_flatten_i_fu_156_p2,
      O => indvar_flatten_i_reg_1090
    );
\j_i_reg_131[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E80FF00"
    )
        port map (
      I0 => j_i_reg_131(0),
      I1 => j_i_reg_131(1),
      I2 => j_i_reg_131(2),
      I3 => j_i_reg_131(4),
      I4 => j_i_reg_131(3),
      O => j_fu_226_p2(4)
    );
\j_i_reg_131[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \j_i_reg_131[4]_i_5_n_4\,
      I1 => \indvar_flatten_i_reg_109_reg__0\(0),
      I2 => \indvar_flatten_i_reg_109_reg__0\(1),
      I3 => \indvar_flatten_i_reg_109_reg__0\(2),
      O => exitcond_flatten_i_fu_156_p2
    );
\j_i_reg_131[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \indvar_flatten_i_reg_109_reg__0\(3),
      I1 => \indvar_flatten_i_reg_109_reg__0\(4),
      I2 => \indvar_flatten_i_reg_109_reg__0\(5),
      I3 => \indvar_flatten_i_reg_109_reg__0\(6),
      I4 => \indvar_flatten_i_reg_109_reg__0\(8),
      I5 => \indvar_flatten_i_reg_109_reg__0\(7),
      O => \j_i_reg_131[4]_i_5_n_4\
    );
\j_i_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => j_fu_226_p2(0),
      Q => j_i_reg_131(0),
      R => indvar_flatten_i_reg_109
    );
\j_i_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => j_fu_226_p2(1),
      Q => j_i_reg_131(1),
      R => indvar_flatten_i_reg_109
    );
\j_i_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => j_fu_226_p2(2),
      Q => j_i_reg_131(2),
      R => indvar_flatten_i_reg_109
    );
\j_i_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => j_fu_226_p2(3),
      Q => j_i_reg_131(3),
      R => indvar_flatten_i_reg_109
    );
\j_i_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => j_fu_226_p2(4),
      Q => j_i_reg_131(4),
      R => indvar_flatten_i_reg_109
    );
\j_mid2_i_reg_282[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => j_i_reg_131(3),
      I1 => j_i_reg_131(4),
      I2 => j_i_reg_131(2),
      I3 => j_i_reg_131(1),
      I4 => j_i_reg_131(0),
      O => j_mid2_i_fu_180_p3(3)
    );
\j_mid2_i_reg_282[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond_flatten_i_reg_2730,
      I1 => exitcond_flatten_i_fu_156_p2,
      O => j_mid2_i_reg_2820
    );
\j_mid2_i_reg_282[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC4"
    )
        port map (
      I0 => j_i_reg_131(3),
      I1 => j_i_reg_131(4),
      I2 => j_i_reg_131(2),
      I3 => j_i_reg_131(1),
      I4 => j_i_reg_131(0),
      O => j_mid2_i_fu_180_p3(4)
    );
\j_mid2_i_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => j_i_reg_131(0),
      Q => \^addrbwraddr\(0),
      R => '0'
    );
\j_mid2_i_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => j_i_reg_131(1),
      Q => \^addrbwraddr\(1),
      R => '0'
    );
\j_mid2_i_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => j_i_reg_131(2),
      Q => \^addrbwraddr\(2),
      R => '0'
    );
\j_mid2_i_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => j_mid2_i_fu_180_p3(3),
      Q => j_mid2_i_reg_282(3),
      R => '0'
    );
\j_mid2_i_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => j_mid2_i_fu_180_p3(4),
      Q => j_mid2_i_reg_282(4),
      R => '0'
    );
\mem_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000404"
    )
        port map (
      I0 => ap_reg_ioackin_m_axi_D_output_AXI_WREADY_reg_n_4,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => exitcond_flatten_i_reg_273_pp0_iter2_reg,
      I3 => gmem4_BVALID,
      I4 => \^empty_n_reg\,
      I5 => \^empty_n_reg_0\,
      O => \^webwe\(0)
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => \^empty_n_reg\,
      I2 => \^empty_n_reg_0\,
      I3 => gmem4_BVALID,
      O => pop0
    );
\ram_reg_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond_flatten_i_reg_2730,
      I1 => ap_enable_reg_pp0_iter1,
      O => writeData_U0_D_output_ce0
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond_flatten_i_reg_273_pp0_iter1_reg_reg_n_4_[0]\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => D_output_load_reg_3180
    );
\ram_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_4__2_n_4\,
      CO(3) => \ram_reg_i_3__2_n_4\,
      CO(2) => \ram_reg_i_3__2_n_5\,
      CO(1) => \ram_reg_i_3__2_n_6\,
      CO(0) => \ram_reg_i_3__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 2) => tmp_5_cast10_i_fu_244_p1(10 downto 9),
      O(1 downto 0) => \^addrbwraddr\(8 downto 7),
      S(3) => '0',
      S(2 downto 0) => tmp_4_cast_i_fu_232_p1(9 downto 7)
    );
\ram_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_4__2_n_4\,
      CO(2) => \ram_reg_i_4__2_n_5\,
      CO(1) => \ram_reg_i_4__2_n_6\,
      CO(0) => \ram_reg_i_4__2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_4_cast_i_fu_232_p1(4 downto 3),
      O(3 downto 1) => \^addrbwraddr\(6 downto 4),
      O(0) => \NLW_ram_reg_i_4__2_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_4_cast_i_fu_232_p1(6 downto 5),
      S(1) => \ram_reg_i_7__1_n_4\,
      S(0) => \ram_reg_i_8__1_n_4\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_4_cast_i_fu_232_p1(3),
      I1 => j_mid2_i_reg_282(3),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => exitcond_flatten_i_reg_2730
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_4_cast_i_fu_232_p1(4),
      I1 => j_mid2_i_reg_282(4),
      O => \ram_reg_i_7__1_n_4\
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_4_cast_i_fu_232_p1(3),
      I1 => j_mid2_i_reg_282(3),
      O => \ram_reg_i_8__1_n_4\
    );
\sext_cast_i_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(0),
      Q => \sext_cast_i_reg_268_reg__0\(0),
      R => '0'
    );
\sext_cast_i_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(10),
      Q => \sext_cast_i_reg_268_reg__0\(10),
      R => '0'
    );
\sext_cast_i_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(11),
      Q => \sext_cast_i_reg_268_reg__0\(11),
      R => '0'
    );
\sext_cast_i_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(12),
      Q => \sext_cast_i_reg_268_reg__0\(12),
      R => '0'
    );
\sext_cast_i_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(13),
      Q => \sext_cast_i_reg_268_reg__0\(13),
      R => '0'
    );
\sext_cast_i_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(14),
      Q => \sext_cast_i_reg_268_reg__0\(14),
      R => '0'
    );
\sext_cast_i_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(15),
      Q => \sext_cast_i_reg_268_reg__0\(15),
      R => '0'
    );
\sext_cast_i_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(16),
      Q => \sext_cast_i_reg_268_reg__0\(16),
      R => '0'
    );
\sext_cast_i_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(17),
      Q => \sext_cast_i_reg_268_reg__0\(17),
      R => '0'
    );
\sext_cast_i_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(18),
      Q => \sext_cast_i_reg_268_reg__0\(18),
      R => '0'
    );
\sext_cast_i_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(19),
      Q => \sext_cast_i_reg_268_reg__0\(19),
      R => '0'
    );
\sext_cast_i_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(1),
      Q => \sext_cast_i_reg_268_reg__0\(1),
      R => '0'
    );
\sext_cast_i_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(20),
      Q => \sext_cast_i_reg_268_reg__0\(20),
      R => '0'
    );
\sext_cast_i_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(21),
      Q => \sext_cast_i_reg_268_reg__0\(21),
      R => '0'
    );
\sext_cast_i_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(22),
      Q => \sext_cast_i_reg_268_reg__0\(22),
      R => '0'
    );
\sext_cast_i_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(23),
      Q => \sext_cast_i_reg_268_reg__0\(23),
      R => '0'
    );
\sext_cast_i_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(24),
      Q => \sext_cast_i_reg_268_reg__0\(24),
      R => '0'
    );
\sext_cast_i_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(25),
      Q => \sext_cast_i_reg_268_reg__0\(25),
      R => '0'
    );
\sext_cast_i_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(26),
      Q => \sext_cast_i_reg_268_reg__0\(26),
      R => '0'
    );
\sext_cast_i_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(27),
      Q => \sext_cast_i_reg_268_reg__0\(27),
      R => '0'
    );
\sext_cast_i_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(28),
      Q => \sext_cast_i_reg_268_reg__0\(28),
      R => '0'
    );
\sext_cast_i_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(29),
      Q => \sext_cast_i_reg_268_reg__0\(29),
      R => '0'
    );
\sext_cast_i_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(2),
      Q => \sext_cast_i_reg_268_reg__0\(2),
      R => '0'
    );
\sext_cast_i_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(3),
      Q => \sext_cast_i_reg_268_reg__0\(3),
      R => '0'
    );
\sext_cast_i_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(4),
      Q => \sext_cast_i_reg_268_reg__0\(4),
      R => '0'
    );
\sext_cast_i_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(5),
      Q => \sext_cast_i_reg_268_reg__0\(5),
      R => '0'
    );
\sext_cast_i_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(6),
      Q => \sext_cast_i_reg_268_reg__0\(6),
      R => '0'
    );
\sext_cast_i_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(7),
      Q => \sext_cast_i_reg_268_reg__0\(7),
      R => '0'
    );
\sext_cast_i_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(8),
      Q => \sext_cast_i_reg_268_reg__0\(8),
      R => '0'
    );
\sext_cast_i_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => writeData_U0_D_output_AXI_offset_read,
      D => D(9),
      Q => \sext_cast_i_reg_268_reg__0\(9),
      R => '0'
    );
\sum_i_reg_302[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_i_reg_302_reg[15]_i_2_n_7\,
      I1 => \sext_cast_i_reg_268_reg__0\(11),
      O => \sum_i_reg_302[11]_i_2_n_4\
    );
\sum_i_reg_302[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(10),
      I1 => tmp_5_cast10_i_fu_244_p1(10),
      O => \sum_i_reg_302[11]_i_3_n_4\
    );
\sum_i_reg_302[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(9),
      I1 => tmp_5_cast10_i_fu_244_p1(9),
      O => \sum_i_reg_302[11]_i_4_n_4\
    );
\sum_i_reg_302[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(8),
      I1 => \^addrbwraddr\(8),
      O => \sum_i_reg_302[11]_i_5_n_4\
    );
\sum_i_reg_302[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(14),
      I1 => \sext_cast_i_reg_268_reg__0\(15),
      O => \sum_i_reg_302[15]_i_3_n_4\
    );
\sum_i_reg_302[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(13),
      I1 => \sext_cast_i_reg_268_reg__0\(14),
      O => \sum_i_reg_302[15]_i_4_n_4\
    );
\sum_i_reg_302[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(12),
      I1 => \sext_cast_i_reg_268_reg__0\(13),
      O => \sum_i_reg_302[15]_i_5_n_4\
    );
\sum_i_reg_302[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_i_reg_302_reg[15]_i_2_n_7\,
      I1 => \sext_cast_i_reg_268_reg__0\(12),
      O => \sum_i_reg_302[15]_i_6_n_4\
    );
\sum_i_reg_302[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(18),
      I1 => \sext_cast_i_reg_268_reg__0\(19),
      O => \sum_i_reg_302[19]_i_2_n_4\
    );
\sum_i_reg_302[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(17),
      I1 => \sext_cast_i_reg_268_reg__0\(18),
      O => \sum_i_reg_302[19]_i_3_n_4\
    );
\sum_i_reg_302[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(16),
      I1 => \sext_cast_i_reg_268_reg__0\(17),
      O => \sum_i_reg_302[19]_i_4_n_4\
    );
\sum_i_reg_302[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(15),
      I1 => \sext_cast_i_reg_268_reg__0\(16),
      O => \sum_i_reg_302[19]_i_5_n_4\
    );
\sum_i_reg_302[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(22),
      I1 => \sext_cast_i_reg_268_reg__0\(23),
      O => \sum_i_reg_302[23]_i_2_n_4\
    );
\sum_i_reg_302[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(21),
      I1 => \sext_cast_i_reg_268_reg__0\(22),
      O => \sum_i_reg_302[23]_i_3_n_4\
    );
\sum_i_reg_302[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(20),
      I1 => \sext_cast_i_reg_268_reg__0\(21),
      O => \sum_i_reg_302[23]_i_4_n_4\
    );
\sum_i_reg_302[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(19),
      I1 => \sext_cast_i_reg_268_reg__0\(20),
      O => \sum_i_reg_302[23]_i_5_n_4\
    );
\sum_i_reg_302[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(26),
      I1 => \sext_cast_i_reg_268_reg__0\(27),
      O => \sum_i_reg_302[27]_i_2_n_4\
    );
\sum_i_reg_302[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(25),
      I1 => \sext_cast_i_reg_268_reg__0\(26),
      O => \sum_i_reg_302[27]_i_3_n_4\
    );
\sum_i_reg_302[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(24),
      I1 => \sext_cast_i_reg_268_reg__0\(25),
      O => \sum_i_reg_302[27]_i_4_n_4\
    );
\sum_i_reg_302[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(23),
      I1 => \sext_cast_i_reg_268_reg__0\(24),
      O => \sum_i_reg_302[27]_i_5_n_4\
    );
\sum_i_reg_302[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond_flatten_i_reg_2730,
      I1 => exitcond_flatten_i_reg_273,
      O => sum_i_reg_3020
    );
\sum_i_reg_302[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(28),
      I1 => \sext_cast_i_reg_268_reg__0\(29),
      O => \sum_i_reg_302[29]_i_3_n_4\
    );
\sum_i_reg_302[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(27),
      I1 => \sext_cast_i_reg_268_reg__0\(28),
      O => \sum_i_reg_302[29]_i_4_n_4\
    );
\sum_i_reg_302[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(3),
      I1 => j_mid2_i_reg_282(3),
      I2 => tmp_4_cast_i_fu_232_p1(3),
      O => \sum_i_reg_302[3]_i_2_n_4\
    );
\sum_i_reg_302[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(2),
      I1 => \^addrbwraddr\(2),
      O => \sum_i_reg_302[3]_i_3_n_4\
    );
\sum_i_reg_302[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(1),
      I1 => \^addrbwraddr\(1),
      O => \sum_i_reg_302[3]_i_4_n_4\
    );
\sum_i_reg_302[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(0),
      I1 => \^addrbwraddr\(0),
      O => \sum_i_reg_302[3]_i_5_n_4\
    );
\sum_i_reg_302[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(7),
      I1 => \^addrbwraddr\(7),
      O => \sum_i_reg_302[7]_i_2_n_4\
    );
\sum_i_reg_302[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(6),
      I1 => \^addrbwraddr\(6),
      O => \sum_i_reg_302[7]_i_3_n_4\
    );
\sum_i_reg_302[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(5),
      I1 => \^addrbwraddr\(5),
      O => \sum_i_reg_302[7]_i_4_n_4\
    );
\sum_i_reg_302[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_cast_i_reg_268_reg__0\(4),
      I1 => \^addrbwraddr\(4),
      O => \sum_i_reg_302[7]_i_5_n_4\
    );
\sum_i_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(0),
      Q => \data_p2_reg[29]\(0),
      R => '0'
    );
\sum_i_reg_302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(10),
      Q => \data_p2_reg[29]\(10),
      R => '0'
    );
\sum_i_reg_302_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(11),
      Q => \data_p2_reg[29]\(11),
      R => '0'
    );
\sum_i_reg_302_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[7]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[11]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[11]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[11]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(11 downto 8),
      O(3 downto 0) => sum_i_fu_253_p2(11 downto 8),
      S(3) => \sum_i_reg_302[11]_i_2_n_4\,
      S(2) => \sum_i_reg_302[11]_i_3_n_4\,
      S(1) => \sum_i_reg_302[11]_i_4_n_4\,
      S(0) => \sum_i_reg_302[11]_i_5_n_4\
    );
\sum_i_reg_302_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(12),
      Q => \data_p2_reg[29]\(12),
      R => '0'
    );
\sum_i_reg_302_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(13),
      Q => \data_p2_reg[29]\(13),
      R => '0'
    );
\sum_i_reg_302_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(14),
      Q => \data_p2_reg[29]\(14),
      R => '0'
    );
\sum_i_reg_302_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(15),
      Q => \data_p2_reg[29]\(15),
      R => '0'
    );
\sum_i_reg_302_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[11]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[15]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[15]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[15]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_cast_i_reg_268_reg__0\(14 downto 12),
      DI(0) => \sum_i_reg_302_reg[15]_i_2_n_7\,
      O(3 downto 0) => sum_i_fu_253_p2(15 downto 12),
      S(3) => \sum_i_reg_302[15]_i_3_n_4\,
      S(2) => \sum_i_reg_302[15]_i_4_n_4\,
      S(1) => \sum_i_reg_302[15]_i_5_n_4\,
      S(0) => \sum_i_reg_302[15]_i_6_n_4\
    );
\sum_i_reg_302_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_3__2_n_4\,
      CO(3 downto 1) => \NLW_sum_i_reg_302_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_i_reg_302_reg[15]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_i_reg_302_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_i_reg_302_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(16),
      Q => \data_p2_reg[29]\(16),
      R => '0'
    );
\sum_i_reg_302_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(17),
      Q => \data_p2_reg[29]\(17),
      R => '0'
    );
\sum_i_reg_302_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(18),
      Q => \data_p2_reg[29]\(18),
      R => '0'
    );
\sum_i_reg_302_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(19),
      Q => \data_p2_reg[29]\(19),
      R => '0'
    );
\sum_i_reg_302_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[15]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[19]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[19]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[19]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(18 downto 15),
      O(3 downto 0) => sum_i_fu_253_p2(19 downto 16),
      S(3) => \sum_i_reg_302[19]_i_2_n_4\,
      S(2) => \sum_i_reg_302[19]_i_3_n_4\,
      S(1) => \sum_i_reg_302[19]_i_4_n_4\,
      S(0) => \sum_i_reg_302[19]_i_5_n_4\
    );
\sum_i_reg_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(1),
      Q => \data_p2_reg[29]\(1),
      R => '0'
    );
\sum_i_reg_302_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(20),
      Q => \data_p2_reg[29]\(20),
      R => '0'
    );
\sum_i_reg_302_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(21),
      Q => \data_p2_reg[29]\(21),
      R => '0'
    );
\sum_i_reg_302_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(22),
      Q => \data_p2_reg[29]\(22),
      R => '0'
    );
\sum_i_reg_302_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(23),
      Q => \data_p2_reg[29]\(23),
      R => '0'
    );
\sum_i_reg_302_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[19]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[23]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[23]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[23]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(22 downto 19),
      O(3 downto 0) => sum_i_fu_253_p2(23 downto 20),
      S(3) => \sum_i_reg_302[23]_i_2_n_4\,
      S(2) => \sum_i_reg_302[23]_i_3_n_4\,
      S(1) => \sum_i_reg_302[23]_i_4_n_4\,
      S(0) => \sum_i_reg_302[23]_i_5_n_4\
    );
\sum_i_reg_302_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(24),
      Q => \data_p2_reg[29]\(24),
      R => '0'
    );
\sum_i_reg_302_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(25),
      Q => \data_p2_reg[29]\(25),
      R => '0'
    );
\sum_i_reg_302_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(26),
      Q => \data_p2_reg[29]\(26),
      R => '0'
    );
\sum_i_reg_302_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(27),
      Q => \data_p2_reg[29]\(27),
      R => '0'
    );
\sum_i_reg_302_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[23]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[27]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[27]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[27]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(26 downto 23),
      O(3 downto 0) => sum_i_fu_253_p2(27 downto 24),
      S(3) => \sum_i_reg_302[27]_i_2_n_4\,
      S(2) => \sum_i_reg_302[27]_i_3_n_4\,
      S(1) => \sum_i_reg_302[27]_i_4_n_4\,
      S(0) => \sum_i_reg_302[27]_i_5_n_4\
    );
\sum_i_reg_302_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(28),
      Q => \data_p2_reg[29]\(28),
      R => '0'
    );
\sum_i_reg_302_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(29),
      Q => \data_p2_reg[29]\(29),
      R => '0'
    );
\sum_i_reg_302_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[27]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sum_i_reg_302_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_i_reg_302_reg[29]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sext_cast_i_reg_268_reg__0\(27),
      O(3 downto 2) => \NLW_sum_i_reg_302_reg[29]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_i_fu_253_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \sum_i_reg_302[29]_i_3_n_4\,
      S(0) => \sum_i_reg_302[29]_i_4_n_4\
    );
\sum_i_reg_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(2),
      Q => \data_p2_reg[29]\(2),
      R => '0'
    );
\sum_i_reg_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(3),
      Q => \data_p2_reg[29]\(3),
      R => '0'
    );
\sum_i_reg_302_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_i_reg_302_reg[3]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[3]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[3]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(3 downto 0),
      O(3 downto 0) => sum_i_fu_253_p2(3 downto 0),
      S(3) => \sum_i_reg_302[3]_i_2_n_4\,
      S(2) => \sum_i_reg_302[3]_i_3_n_4\,
      S(1) => \sum_i_reg_302[3]_i_4_n_4\,
      S(0) => \sum_i_reg_302[3]_i_5_n_4\
    );
\sum_i_reg_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(4),
      Q => \data_p2_reg[29]\(4),
      R => '0'
    );
\sum_i_reg_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(5),
      Q => \data_p2_reg[29]\(5),
      R => '0'
    );
\sum_i_reg_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(6),
      Q => \data_p2_reg[29]\(6),
      R => '0'
    );
\sum_i_reg_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(7),
      Q => \data_p2_reg[29]\(7),
      R => '0'
    );
\sum_i_reg_302_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_i_reg_302_reg[3]_i_1_n_4\,
      CO(3) => \sum_i_reg_302_reg[7]_i_1_n_4\,
      CO(2) => \sum_i_reg_302_reg[7]_i_1_n_5\,
      CO(1) => \sum_i_reg_302_reg[7]_i_1_n_6\,
      CO(0) => \sum_i_reg_302_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_cast_i_reg_268_reg__0\(7 downto 4),
      O(3 downto 0) => sum_i_fu_253_p2(7 downto 4),
      S(3) => \sum_i_reg_302[7]_i_2_n_4\,
      S(2) => \sum_i_reg_302[7]_i_3_n_4\,
      S(1) => \sum_i_reg_302[7]_i_4_n_4\,
      S(0) => \sum_i_reg_302[7]_i_5_n_4\
    );
\sum_i_reg_302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(8),
      Q => \data_p2_reg[29]\(8),
      R => '0'
    );
\sum_i_reg_302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_i_reg_3020,
      D => sum_i_fu_253_p2(9),
      Q => \data_p2_reg[29]\(9),
      R => '0'
    );
\tmp_4_i_reg_292[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => \i_i_reg_120_reg_n_4_[0]\,
      I1 => exitcond_flatten_i_reg_273,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \tmp_mid2_v_i_reg_287_reg__0\(0),
      I5 => p_0_in,
      O => \tmp_mid2_v_i_fu_188_p3__0\(0)
    );
\tmp_4_i_reg_292[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47474774478B47B8"
    )
        port map (
      I0 => \tmp_mid2_v_i_reg_287_reg__0\(1),
      I1 => p_11_in,
      I2 => \i_i_reg_120_reg_n_4_[1]\,
      I3 => p_0_in,
      I4 => \i_i_reg_120_reg_n_4_[0]\,
      I5 => \tmp_mid2_v_i_reg_287_reg__0\(0),
      O => tmp_4_i_fu_220_p2(4)
    );
\tmp_4_i_reg_292[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => exitcond_flatten_i_reg_273,
      O => p_11_in
    );
\tmp_4_i_reg_292[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => j_i_reg_131(0),
      I1 => j_i_reg_131(1),
      I2 => j_i_reg_131(2),
      I3 => j_i_reg_131(4),
      I4 => j_i_reg_131(3),
      O => p_0_in
    );
\tmp_4_i_reg_292[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_mid2_v_i_fu_188_p3(1),
      I1 => tmp_mid2_v_i_fu_188_p3(2),
      I2 => \tmp_mid2_v_i_fu_188_p3__0\(0),
      O => tmp_4_i_fu_220_p2(5)
    );
\tmp_4_i_reg_292[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => \tmp_mid2_v_i_fu_188_p3__0\(0),
      I1 => tmp_mid2_v_i_fu_188_p3(2),
      I2 => tmp_mid2_v_i_fu_188_p3(3),
      I3 => tmp_mid2_v_i_fu_188_p3(1),
      O => tmp_4_i_fu_220_p2(6)
    );
\tmp_4_i_reg_292[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9DD4622"
    )
        port map (
      I0 => tmp_mid2_v_i_fu_188_p3(3),
      I1 => tmp_mid2_v_i_fu_188_p3(2),
      I2 => \tmp_mid2_v_i_fu_188_p3__0\(0),
      I3 => tmp_mid2_v_i_fu_188_p3(1),
      I4 => tmp_mid2_v_i_fu_188_p3(4),
      O => tmp_4_i_fu_220_p2(7)
    );
\tmp_4_i_reg_292[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_mid2_v_i_fu_188_p3(1),
      I1 => \tmp_mid2_v_i_fu_188_p3__0\(0),
      I2 => tmp_mid2_v_i_fu_188_p3(2),
      I3 => tmp_mid2_v_i_fu_188_p3(4),
      I4 => tmp_mid2_v_i_fu_188_p3(3),
      O => tmp_4_i_fu_220_p2(8)
    );
\tmp_4_i_reg_292[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => tmp_mid2_v_i_fu_188_p3(3),
      I1 => tmp_mid2_v_i_fu_188_p3(2),
      I2 => tmp_mid2_v_i_fu_188_p3(1),
      I3 => tmp_mid2_v_i_fu_188_p3(4),
      O => tmp_4_i_fu_220_p2(9)
    );
\tmp_4_i_reg_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => \tmp_mid2_v_i_fu_188_p3__0\(0),
      Q => tmp_4_cast_i_fu_232_p1(3),
      R => '0'
    );
\tmp_4_i_reg_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(4),
      Q => tmp_4_cast_i_fu_232_p1(4),
      R => '0'
    );
\tmp_4_i_reg_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(5),
      Q => tmp_4_cast_i_fu_232_p1(5),
      R => '0'
    );
\tmp_4_i_reg_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(6),
      Q => tmp_4_cast_i_fu_232_p1(6),
      R => '0'
    );
\tmp_4_i_reg_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(7),
      Q => tmp_4_cast_i_fu_232_p1(7),
      R => '0'
    );
\tmp_4_i_reg_292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(8),
      Q => tmp_4_cast_i_fu_232_p1(8),
      R => '0'
    );
\tmp_4_i_reg_292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_i_reg_2820,
      D => tmp_4_i_fu_220_p2(9),
      Q => tmp_4_cast_i_fu_232_p1(9),
      R => '0'
    );
\tmp_mid2_v_i_reg_287[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \tmp_mid2_v_i_reg_287_reg__0\(0),
      I1 => \i_i_reg_120_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \i_i_reg_120_reg_n_4_[1]\,
      I4 => p_11_in,
      I5 => \tmp_mid2_v_i_reg_287_reg__0\(1),
      O => tmp_mid2_v_i_fu_188_p3(1)
    );
\tmp_mid2_v_i_reg_287[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => \tmp_mid2_v_i_reg_287[3]_i_2_n_4\,
      I1 => \i_i_reg_120_reg_n_4_[2]\,
      I2 => exitcond_flatten_i_reg_273,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \tmp_mid2_v_i_reg_287_reg__0\(2),
      O => tmp_mid2_v_i_fu_188_p3(2)
    );
\tmp_mid2_v_i_reg_287[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_mid2_v_i_reg_287[3]_i_2_n_4\,
      I1 => \tmp_mid2_v_i_reg_287_reg__0\(2),
      I2 => \i_i_reg_120_reg_n_4_[2]\,
      I3 => \i_i_reg_120_reg_n_4_[3]\,
      I4 => p_11_in,
      I5 => \tmp_mid2_v_i_reg_287_reg__0\(3),
      O => tmp_mid2_v_i_fu_188_p3(3)
    );
\tmp_mid2_v_i_reg_287[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \i_i_reg_120_reg_n_4_[1]\,
      I1 => \tmp_mid2_v_i_reg_287_reg__0\(1),
      I2 => \tmp_mid2_v_i_reg_287_reg__0\(0),
      I3 => p_11_in,
      I4 => \i_i_reg_120_reg_n_4_[0]\,
      I5 => p_0_in,
      O => \tmp_mid2_v_i_reg_287[3]_i_2_n_4\
    );
\tmp_mid2_v_i_reg_287[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \tmp_mid2_v_i_reg_287[4]_i_2_n_4\,
      I1 => \tmp_mid2_v_i_reg_287_reg__0\(3),
      I2 => \i_i_reg_120_reg_n_4_[3]\,
      I3 => \i_i_reg_120_reg_n_4_[4]\,
      I4 => p_11_in,
      I5 => \tmp_mid2_v_i_reg_287_reg__0\(4),
      O => tmp_mid2_v_i_fu_188_p3(4)
    );
\tmp_mid2_v_i_reg_287[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAA00000000"
    )
        port map (
      I0 => \i_i_reg_120_reg_n_4_[2]\,
      I1 => exitcond_flatten_i_reg_273,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \tmp_mid2_v_i_reg_287_reg__0\(2),
      I5 => \tmp_mid2_v_i_reg_287[3]_i_2_n_4\,
      O => \tmp_mid2_v_i_reg_287[4]_i_2_n_4\
    );
\tmp_mid2_v_i_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => \tmp_mid2_v_i_fu_188_p3__0\(0),
      Q => \tmp_mid2_v_i_reg_287_reg__0\(0),
      R => '0'
    );
\tmp_mid2_v_i_reg_287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => tmp_mid2_v_i_fu_188_p3(1),
      Q => \tmp_mid2_v_i_reg_287_reg__0\(1),
      R => '0'
    );
\tmp_mid2_v_i_reg_287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => tmp_mid2_v_i_fu_188_p3(2),
      Q => \tmp_mid2_v_i_reg_287_reg__0\(2),
      R => '0'
    );
\tmp_mid2_v_i_reg_287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => tmp_mid2_v_i_fu_188_p3(3),
      Q => \tmp_mid2_v_i_reg_287_reg__0\(3),
      R => '0'
    );
\tmp_mid2_v_i_reg_287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_i_reg_1090,
      D => tmp_mid2_v_i_fu_188_p3(4),
      Q => \tmp_mid2_v_i_reg_287_reg__0\(4),
      R => '0'
    );
\waddr[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^webwe\(0),
      I1 => gmem4_WREADY,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A is
  port (
    D_output_AXI_c_full_n : out STD_LOGIC;
    D_output_AXI_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    writeData_U0_D_output_AXI_offset_read : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    readData32_U0_D_output_AXI_out_write : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    writeData_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A is
  signal \^d_output_axi_c_empty_n\ : STD_LOGIC;
  signal \^d_output_axi_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_4 : STD_LOGIC;
  signal internal_empty_n_i_2_n_4 : STD_LOGIC;
  signal internal_full_n_i_1_n_4 : STD_LOGIC;
  signal internal_full_n_i_2_n_4 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair14";
begin
  D_output_AXI_c_empty_n <= \^d_output_axi_c_empty_n\;
  D_output_AXI_c_full_n <= \^d_output_axi_c_full_n\;
U_fifo_w32_d3_A_ram: entity work.zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A_shiftReg
     port map (
      Q(29 downto 0) => Q(29 downto 0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(29 downto 0) => \out\(29 downto 0),
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => internal_empty_n_i_2_n_4,
      I3 => writeData_U0_D_output_AXI_offset_read,
      I4 => \^d_output_axi_c_empty_n\,
      I5 => int_ap_start_reg,
      O => internal_empty_n_i_1_n_4
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => internal_empty_n_i_2_n_4
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_4,
      Q => \^d_output_axi_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF555F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_i_2_n_4,
      I2 => writeData_U0_D_output_AXI_offset_read,
      I3 => \^d_output_axi_c_empty_n\,
      I4 => readData32_U0_D_output_AXI_out_write,
      I5 => \^d_output_axi_c_full_n\,
      O => internal_full_n_i_1_n_4
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => internal_full_n_i_2_n_4
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_4,
      Q => \^d_output_axi_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => \^d_output_axi_c_empty_n\,
      I1 => writeData_U0_ap_start,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => \^d_output_axi_c_full_n\,
      I4 => readData32_U0_D_output_AXI_out_write,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => readData32_U0_D_output_AXI_out_write,
      I2 => \^d_output_axi_c_full_n\,
      I3 => writeData_U0_D_output_AXI_offset_read,
      I4 => \^d_output_axi_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => int_ap_start_reg,
      I3 => writeData_U0_D_output_AXI_offset_read,
      I4 => \^d_output_axi_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_4\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore is
  port (
    \buff1_reg_i_1__1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    func15_U0_C_mid_1_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore is
begin
kernel_2mm_C_mid_0_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      C_3_ce0 => C_3_ce0,
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0),
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72 is
  port (
    \buff1_reg_i_1__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    func15_U0_C_mid_0_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72 : entity is "kernel_2mm_C_mid_0_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72 is
begin
kernel_2mm_C_mid_0_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_ram_73
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      C_3_ce0 => C_3_ce0,
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0),
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_load_reg_758_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      \tmp_1_load_reg_758_reg[31]\(31 downto 0) => \tmp_1_load_reg_758_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_0_load_reg_748_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_39
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      \tmp_0_load_reg_748_reg[31]\(31 downto 0) => \tmp_0_load_reg_748_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_7_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_61
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_6_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_63
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_5_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_65
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_4_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_67
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_3_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_69
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_2_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70 : entity is "kernel_2mm_C_mid_2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70 is
begin
kernel_2mm_C_mid_2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_ram_71
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore is
begin
kernel_2mm_D_mid_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore_ram
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      ap_clk => ap_clk,
      ram_reg_0(31 downto 0) => ram_reg(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28 : entity is "kernel_2mm_tmp_mig8j_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28 is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_29
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30 : entity is "kernel_2mm_tmp_mig8j_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30 is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_31
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32 : entity is "kernel_2mm_tmp_mig8j_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32 is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_33
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34 : entity is "kernel_2mm_tmp_mig8j_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34 is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_35
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36 : entity is "kernel_2mm_tmp_mig8j_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36 is
begin
kernel_2mm_tmp_mig8j_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_ram_37
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb is
  port (
    buff1_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb is
begin
kernel_2mm_wrappebkb_MulnS_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0_59
     port map (
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      ap_clk => ap_clk,
      buff1_reg_0(31 downto 0) => buff1_reg(31 downto 0),
      ram_reg(14 downto 0) => ram_reg(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54 is
  port (
    \tmp2_reg_710_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B_1_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54 : entity is "kernel_2mm_wrappebkb";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54 is
begin
kernel_2mm_wrappebkb_MulnS_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_MulnS_0
     port map (
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      ap_clk => ap_clk,
      ram_reg(14 downto 0) => ram_reg(14 downto 0),
      \tmp2_reg_710_reg[31]\(31 downto 0) => \tmp2_reg_710_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff0_reg_i_18 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_0_load_reg_753_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_53
     port map (
      \C_0_load_reg_753_reg[31]\(14 downto 0) => \C_0_load_reg_753_reg[31]\(14 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff0_reg_i_18(16 downto 0) => buff0_reg_i_18(16 downto 0),
      \buff0_reg_i_1__1\(16 downto 0) => \buff0_reg_i_1__1\(16 downto 0),
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_1_load_reg_763_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_52
     port map (
      \C_1_load_reg_763_reg[31]\(14 downto 0) => \C_1_load_reg_763_reg[31]\(14 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__0\(16 downto 0) => \buff0_reg_i_18__0\(16 downto 0),
      \buff0_reg_i_1__2\(16 downto 0) => \buff0_reg_i_1__2\(16 downto 0),
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_6_load_reg_822_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_51
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__6\(16 downto 0) => \buff0_reg_i_18__6\(16 downto 0),
      \buff0_reg_i_1__8\(16 downto 0) => \buff0_reg_i_1__8\(16 downto 0),
      \buff1_reg_i_1__7\(16 downto 0) => \buff1_reg_i_1__7\(16 downto 0),
      \tmp_6_load_reg_822_reg[31]\(14 downto 0) => \tmp_6_load_reg_822_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_7_load_reg_832_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_50
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__5\(16 downto 0) => \buff0_reg_i_18__5\(16 downto 0),
      \buff0_reg_i_1__7\(16 downto 0) => \buff0_reg_i_1__7\(16 downto 0),
      \buff1_reg_i_1__6\(16 downto 0) => \buff1_reg_i_1__6\(16 downto 0),
      \tmp_7_load_reg_832_reg[31]\(14 downto 0) => \tmp_7_load_reg_832_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_2_load_reg_842_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_49
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__2\(16 downto 0) => \buff0_reg_i_18__2\(16 downto 0),
      \buff0_reg_i_1__4\(16 downto 0) => \buff0_reg_i_1__4\(16 downto 0),
      \buff1_reg_i_1__3\(16 downto 0) => \buff1_reg_i_1__3\(16 downto 0),
      \tmp_2_load_reg_842_reg[31]\(14 downto 0) => \tmp_2_load_reg_842_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_3_load_reg_852_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_48
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__1\(16 downto 0) => \buff0_reg_i_18__1\(16 downto 0),
      \buff0_reg_i_1__3\(16 downto 0) => \buff0_reg_i_1__3\(16 downto 0),
      \buff1_reg_i_1__2\(16 downto 0) => \buff1_reg_i_1__2\(16 downto 0),
      \tmp_3_load_reg_852_reg[31]\(14 downto 0) => \tmp_3_load_reg_852_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_4_load_reg_862_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_47
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__4\(16 downto 0) => \buff0_reg_i_18__4\(16 downto 0),
      \buff0_reg_i_1__6\(16 downto 0) => \buff0_reg_i_1__6\(16 downto 0),
      \buff1_reg_i_1__5\(16 downto 0) => \buff1_reg_i_1__5\(16 downto 0),
      \tmp_4_load_reg_862_reg[31]\(14 downto 0) => \tmp_4_load_reg_862_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff1_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_5_load_reg_872_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__3\(16 downto 0) => \buff0_reg_i_18__3\(16 downto 0),
      \buff0_reg_i_1__5\(16 downto 0) => \buff0_reg_i_1__5\(16 downto 0),
      \buff1_reg_i_1__4\(16 downto 0) => \buff1_reg_i_1__4\(16 downto 0),
      \tmp_5_load_reg_872_reg[31]\(14 downto 0) => \tmp_5_load_reg_872_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buff2_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_0_load_reg_705_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp1_reg_700_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_58
     port map (
      A(16 downto 0) => A(16 downto 0),
      \A_0_load_reg_705_reg[31]\(14 downto 0) => \A_0_load_reg_705_reg[31]\(14 downto 0),
      A_0_q0(16 downto 0) => A_0_q0(16 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      buff2_reg_0(31 downto 0) => buff2_reg(31 downto 0),
      \tmp1_reg_700_reg[16]\(16 downto 0) => \tmp1_reg_700_reg[16]\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff2_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_1_load_reg_715_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp2_reg_710_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56 : entity is "kernel_2mm_wrappecud";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56 is
begin
kernel_2mm_wrappecud_MulnS_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_MulnS_1_57
     port map (
      \A_1_load_reg_715_reg[31]\(31 downto 0) => \A_1_load_reg_715_reg[31]\(31 downto 0),
      B(16 downto 0) => B(16 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \buff2_reg[16]_0\(16 downto 0) => \buff2_reg[16]\(16 downto 0),
      \tmp2_reg_710_reg[31]\(14 downto 0) => \tmp2_reg_710_reg[31]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe is
begin
kernel_2mm_wrappedEe_MulnS_2_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe_MulnS_2
     port map (
      D(31 downto 0) => D(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : in STD_LOGIC;
    readData32_U0_A_1_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore is
begin
kernel_2mm_wrappemb6_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0),
      D(31 downto 0) => D(31 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      readData32_U0_A_1_we0 => readData32_U0_A_1_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90 is
  port (
    A_0_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_0_ce0 : in STD_LOGIC;
    readData32_U0_A_0_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90 : entity is "kernel_2mm_wrappemb6_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90 is
begin
kernel_2mm_wrappemb6_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_ram_91
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      A_0_t_q0(31 downto 0) => A_0_t_q0(31 downto 0),
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      readData32_U0_A_0_we0 => readData32_U0_A_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore is
  port (
    B_1_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : in STD_LOGIC;
    readData32_U0_B_1_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore is
begin
kernel_2mm_wrappeocq_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      readData32_U0_B_1_we0 => readData32_U0_B_1_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88 is
  port (
    B_0_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : in STD_LOGIC;
    readData32_U0_B_0_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88 : entity is "kernel_2mm_wrappeocq_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88 is
begin
kernel_2mm_wrappeocq_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_ram_89
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      readData32_U0_B_0_we0 => readData32_U0_B_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore is
  port (
    func15_U0_C_mid_1_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_1_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore is
begin
kernel_2mm_wrappeqcK_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0),
      readData32_U0_C_1_we0 => readData32_U0_C_1_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86 is
  port (
    func15_U0_C_mid_0_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_0_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86 : entity is "kernel_2mm_wrappeqcK_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86 is
begin
kernel_2mm_wrappeqcK_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_ram_87
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0),
      readData32_U0_C_0_we0 => readData32_U0_C_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    readData32_U0_m_axi_A_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_A_AXI_RREADY : in STD_LOGIC;
    \sum_i_i_reg_1266_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_4 : STD_LOGIC;
  signal end_addr_carry_i_2_n_4 : STD_LOGIC;
  signal end_addr_carry_i_3_n_4 : STD_LOGIC;
  signal end_addr_carry_i_4_n_4 : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_4 : STD_LOGIC;
  signal first_sect_carry_i_2_n_4 : STD_LOGIC;
  signal first_sect_carry_i_3_n_4 : STD_LOGIC;
  signal first_sect_carry_i_4_n_4 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_4 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem0_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair256";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair244";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair273";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_gmem0_ARADDR(29 downto 0) <= \^m_axi_gmem0_araddr\(29 downto 0);
  m_axi_gmem0_ARVALID <= \^m_axi_gmem0_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3) => NLW_align_len0_carry_O_UNCONNECTED(3),
      O(2) => align_len0_carry_n_9,
      O(1) => align_len0_carry_n_10,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_9,
      Q => \align_len_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[2]\,
      Q => \beat_len_buf_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[31]\,
      Q => \beat_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
buff_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_9,
      Q(30) => buff_rdata_n_10,
      Q(29) => buff_rdata_n_11,
      Q(28) => buff_rdata_n_12,
      Q(27) => buff_rdata_n_13,
      Q(26) => buff_rdata_n_14,
      Q(25) => buff_rdata_n_15,
      Q(24) => buff_rdata_n_16,
      Q(23) => buff_rdata_n_17,
      Q(22) => buff_rdata_n_18,
      Q(21) => buff_rdata_n_19,
      Q(20) => buff_rdata_n_20,
      Q(19) => buff_rdata_n_21,
      Q(18) => buff_rdata_n_22,
      Q(17) => buff_rdata_n_23,
      Q(16) => buff_rdata_n_24,
      Q(15) => buff_rdata_n_25,
      Q(14) => buff_rdata_n_26,
      Q(13) => buff_rdata_n_27,
      Q(12) => buff_rdata_n_28,
      Q(11) => buff_rdata_n_29,
      Q(10) => buff_rdata_n_30,
      Q(9) => buff_rdata_n_31,
      Q(8) => buff_rdata_n_32,
      Q(7) => buff_rdata_n_33,
      Q(6) => buff_rdata_n_34,
      Q(5) => buff_rdata_n_35,
      Q(4) => buff_rdata_n_36,
      Q(3) => buff_rdata_n_37,
      Q(2) => buff_rdata_n_38,
      Q(1) => buff_rdata_n_39,
      Q(0) => buff_rdata_n_40,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_6,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      empty_n_reg_0 => fifo_rctl_n_4,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \pout_reg[0]\ => buff_rdata_n_7,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_6,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_29,
      Q => \^m_axi_gmem0_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem0_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem0_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem0_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem0_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11\,
      S(3 downto 0) => \^m_axi_gmem0_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem0_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem0_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem0_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem0_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      S(3 downto 0) => \^m_axi_gmem0_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem0_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem0_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem0_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem0_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11\,
      S(3 downto 0) => \^m_axi_gmem0_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem0_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem0_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem0_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem0_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      S(3 downto 0) => \^m_axi_gmem0_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem0_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem0_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem0_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem0_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11\,
      S(3 downto 0) => \^m_axi_gmem0_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem0_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem0_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem0_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem0_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem0_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem0_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem0_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem0_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem0_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem0_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem0_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem0_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem0_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      S(3 downto 2) => \^m_axi_gmem0_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem0_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_11,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_12,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_13,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_15,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_26,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => ap_rst_n_inv
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[2]_i_1_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_11\,
      Q => \end_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_10\,
      Q => \end_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_11\,
      Q => \end_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_10\,
      Q => \end_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_11\,
      Q => \end_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_10\,
      Q => \end_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1_n_4\,
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_11\,
      Q => \end_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_10\,
      Q => \end_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_9,
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3) => end_addr_carry_n_8,
      O(2) => end_addr_carry_n_9,
      O(1) => end_addr_carry_n_10,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => end_addr_carry_i_1_n_4,
      S(2) => end_addr_carry_i_2_n_4,
      S(1) => end_addr_carry_i_3_n_4,
      S(0) => end_addr_carry_i_4_n_4
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_4,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3) => \end_addr_carry__0_n_8\,
      O(2) => \end_addr_carry__0_n_9\,
      O(1) => \end_addr_carry__0_n_10\,
      O(0) => \end_addr_carry__0_n_11\,
      S(3) => \end_addr_carry__0_i_1_n_4\,
      S(2) => \end_addr_carry__0_i_2_n_4\,
      S(1) => \end_addr_carry__0_i_3_n_4\,
      S(0) => \end_addr_carry__0_i_4_n_4\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_1_n_4\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_2_n_4\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_3_n_4\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_4_n_4\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_4\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3) => \end_addr_carry__1_n_8\,
      O(2) => \end_addr_carry__1_n_9\,
      O(1) => \end_addr_carry__1_n_10\,
      O(0) => \end_addr_carry__1_n_11\,
      S(3) => \end_addr_carry__1_i_1_n_4\,
      S(2) => \end_addr_carry__1_i_2_n_4\,
      S(1) => \end_addr_carry__1_i_3_n_4\,
      S(0) => \end_addr_carry__1_i_4_n_4\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_1_n_4\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_2_n_4\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_3_n_4\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_4_n_4\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_4\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3) => \end_addr_carry__2_n_8\,
      O(2) => \end_addr_carry__2_n_9\,
      O(1) => \end_addr_carry__2_n_10\,
      O(0) => \end_addr_carry__2_n_11\,
      S(3) => \end_addr_carry__2_i_1_n_4\,
      S(2) => \end_addr_carry__2_i_2_n_4\,
      S(1) => \end_addr_carry__2_i_3_n_4\,
      S(0) => \end_addr_carry__2_i_4_n_4\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_1_n_4\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_2_n_4\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_3_n_4\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_4_n_4\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_4\,
      CO(3) => \end_addr_carry__3_n_4\,
      CO(2) => \end_addr_carry__3_n_5\,
      CO(1) => \end_addr_carry__3_n_6\,
      CO(0) => \end_addr_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3) => \end_addr_carry__3_n_8\,
      O(2) => \end_addr_carry__3_n_9\,
      O(1) => \end_addr_carry__3_n_10\,
      O(0) => \end_addr_carry__3_n_11\,
      S(3) => \end_addr_carry__3_i_1_n_4\,
      S(2) => \end_addr_carry__3_i_2_n_4\,
      S(1) => \end_addr_carry__3_i_3_n_4\,
      S(0) => \end_addr_carry__3_i_4_n_4\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_1_n_4\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_2_n_4\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_3_n_4\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_4_n_4\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_4\,
      CO(3) => \end_addr_carry__4_n_4\,
      CO(2) => \end_addr_carry__4_n_5\,
      CO(1) => \end_addr_carry__4_n_6\,
      CO(0) => \end_addr_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3) => \end_addr_carry__4_n_8\,
      O(2) => \end_addr_carry__4_n_9\,
      O(1) => \end_addr_carry__4_n_10\,
      O(0) => \end_addr_carry__4_n_11\,
      S(3) => \end_addr_carry__4_i_1_n_4\,
      S(2) => \end_addr_carry__4_i_2_n_4\,
      S(1) => \end_addr_carry__4_i_3_n_4\,
      S(0) => \end_addr_carry__4_i_4_n_4\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_1_n_4\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_2_n_4\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_3_n_4\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_4_n_4\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_4\,
      CO(3) => \end_addr_carry__5_n_4\,
      CO(2) => \end_addr_carry__5_n_5\,
      CO(1) => \end_addr_carry__5_n_6\,
      CO(0) => \end_addr_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3) => \end_addr_carry__5_n_8\,
      O(2) => \end_addr_carry__5_n_9\,
      O(1) => \end_addr_carry__5_n_10\,
      O(0) => \end_addr_carry__5_n_11\,
      S(3) => \end_addr_carry__5_i_1_n_4\,
      S(2) => \end_addr_carry__5_i_2_n_4\,
      S(1) => \end_addr_carry__5_i_3_n_4\,
      S(0) => \end_addr_carry__5_i_4_n_4\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_1_n_4\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_2_n_4\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_3_n_4\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_4_n_4\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_4\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_10\,
      O(0) => \end_addr_carry__6_n_11\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1_n_4\,
      S(0) => \end_addr_carry__6_i_2_n_4\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_4_[31]\,
      I1 => \start_addr_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_1_n_4\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_2_n_4\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => end_addr_carry_i_1_n_4
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => end_addr_carry_i_2_n_4
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => end_addr_carry_i_3_n_4
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => end_addr_carry_i_4_n_4
    );
fifo_rctl: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rctl_n_30,
      D(18) => fifo_rctl_n_31,
      D(17) => fifo_rctl_n_32,
      D(16) => fifo_rctl_n_33,
      D(15) => fifo_rctl_n_34,
      D(14) => fifo_rctl_n_35,
      D(13) => fifo_rctl_n_36,
      D(12) => fifo_rctl_n_37,
      D(11) => fifo_rctl_n_38,
      D(10) => fifo_rctl_n_39,
      D(9) => fifo_rctl_n_40,
      D(8) => fifo_rctl_n_41,
      D(7) => fifo_rctl_n_42,
      D(6) => fifo_rctl_n_43,
      D(5) => fifo_rctl_n_44,
      D(4) => fifo_rctl_n_45,
      D(3) => fifo_rctl_n_46,
      D(2) => fifo_rctl_n_47,
      D(1) => fifo_rctl_n_48,
      D(0) => fifo_rctl_n_49,
      E(0) => fifo_rctl_n_8,
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => fifo_rctl_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(1) => \beat_len_buf_reg_n_4_[9]\,
      \beat_len_buf_reg[9]\(0) => \beat_len_buf_reg_n_4_[0]\,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_29,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_14,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_13,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_15,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => p_20_in,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_26,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_4,
      empty_n_reg_1 => buff_rdata_n_7,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_4_[11]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_4_[10]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_4_[9]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_4_[8]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_4_[7]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_4_[6]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_4_[5]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_4_[4]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_4_[3]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_4_[2]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      next_rreq => next_rreq,
      \q_reg[0]\ => fifo_rctl_n_7,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_28,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_9,
      \sect_addr_buf_reg[2]_0\(0) => p_21_in,
      \sect_cnt_reg[0]\(3) => sect_cnt0_carry_n_8,
      \sect_cnt_reg[0]\(2) => sect_cnt0_carry_n_9,
      \sect_cnt_reg[0]\(1) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[0]\(0) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[0]_0\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_8\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_9\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_10\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_11\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_8\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_9\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_10\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_11\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_8\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_9\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_11\,
      \sect_len_buf_reg[0]\ => fifo_rctl_n_16,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_17,
      \sect_len_buf_reg[2]\ => fifo_rctl_n_18,
      \sect_len_buf_reg[3]\ => fifo_rctl_n_19,
      \sect_len_buf_reg[4]\ => fifo_rctl_n_20,
      \sect_len_buf_reg[5]\ => fifo_rctl_n_21,
      \sect_len_buf_reg[6]\ => fifo_rctl_n_22,
      \sect_len_buf_reg[7]\ => fifo_rctl_n_23,
      \sect_len_buf_reg[7]_0\ => fifo_rreq_n_7,
      \sect_len_buf_reg[8]\ => fifo_rctl_n_24,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_10,
      \sect_len_buf_reg[9]_0\ => fifo_rctl_n_25,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_4_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_4_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_4_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_4_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_4_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_4_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_4_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_4_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_4_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_4_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \start_addr_reg[31]\(19) => \start_addr_reg_n_4_[31]\,
      \start_addr_reg[31]\(18) => \start_addr_reg_n_4_[30]\,
      \start_addr_reg[31]\(17) => \start_addr_reg_n_4_[29]\,
      \start_addr_reg[31]\(16) => \start_addr_reg_n_4_[28]\,
      \start_addr_reg[31]\(15) => \start_addr_reg_n_4_[27]\,
      \start_addr_reg[31]\(14) => \start_addr_reg_n_4_[26]\,
      \start_addr_reg[31]\(13) => \start_addr_reg_n_4_[25]\,
      \start_addr_reg[31]\(12) => \start_addr_reg_n_4_[24]\,
      \start_addr_reg[31]\(11) => \start_addr_reg_n_4_[23]\,
      \start_addr_reg[31]\(10) => \start_addr_reg_n_4_[22]\,
      \start_addr_reg[31]\(9) => \start_addr_reg_n_4_[21]\,
      \start_addr_reg[31]\(8) => \start_addr_reg_n_4_[20]\,
      \start_addr_reg[31]\(7) => \start_addr_reg_n_4_[19]\,
      \start_addr_reg[31]\(6) => \start_addr_reg_n_4_[18]\,
      \start_addr_reg[31]\(5) => \start_addr_reg_n_4_[17]\,
      \start_addr_reg[31]\(4) => \start_addr_reg_n_4_[16]\,
      \start_addr_reg[31]\(3) => \start_addr_reg_n_4_[15]\,
      \start_addr_reg[31]\(2) => \start_addr_reg_n_4_[14]\,
      \start_addr_reg[31]\(1) => \start_addr_reg_n_4_[13]\,
      \start_addr_reg[31]\(0) => \start_addr_reg_n_4_[12]\
    );
fifo_rreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0\
     port map (
      E(0) => fifo_rreq_n_6,
      Q(0) => rs2f_rreq_valid,
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_7,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_4_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_4_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_4_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_4_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_4_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_4_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_4_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_4_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_4_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_4_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_4_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_4_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_4_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_4_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_4_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_4_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_4_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_4_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_4_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_4_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      full_n_reg_0 => fifo_rctl_n_6,
      invalid_len_event0 => invalid_len_event0,
      invalid_len_event_reg(30) => fifo_rreq_data(32),
      invalid_len_event_reg(29) => fifo_rreq_n_17,
      invalid_len_event_reg(28) => fifo_rreq_n_18,
      invalid_len_event_reg(27) => fifo_rreq_n_19,
      invalid_len_event_reg(26) => fifo_rreq_n_20,
      invalid_len_event_reg(25) => fifo_rreq_n_21,
      invalid_len_event_reg(24) => fifo_rreq_n_22,
      invalid_len_event_reg(23) => fifo_rreq_n_23,
      invalid_len_event_reg(22) => fifo_rreq_n_24,
      invalid_len_event_reg(21) => fifo_rreq_n_25,
      invalid_len_event_reg(20) => fifo_rreq_n_26,
      invalid_len_event_reg(19) => fifo_rreq_n_27,
      invalid_len_event_reg(18) => fifo_rreq_n_28,
      invalid_len_event_reg(17) => fifo_rreq_n_29,
      invalid_len_event_reg(16) => fifo_rreq_n_30,
      invalid_len_event_reg(15) => fifo_rreq_n_31,
      invalid_len_event_reg(14) => fifo_rreq_n_32,
      invalid_len_event_reg(13) => fifo_rreq_n_33,
      invalid_len_event_reg(12) => fifo_rreq_n_34,
      invalid_len_event_reg(11) => fifo_rreq_n_35,
      invalid_len_event_reg(10) => fifo_rreq_n_36,
      invalid_len_event_reg(9) => fifo_rreq_n_37,
      invalid_len_event_reg(8) => fifo_rreq_n_38,
      invalid_len_event_reg(7) => fifo_rreq_n_39,
      invalid_len_event_reg(6) => fifo_rreq_n_40,
      invalid_len_event_reg(5) => fifo_rreq_n_41,
      invalid_len_event_reg(4) => fifo_rreq_n_42,
      invalid_len_event_reg(3) => fifo_rreq_n_43,
      invalid_len_event_reg(2) => fifo_rreq_n_44,
      invalid_len_event_reg(1) => fifo_rreq_n_45,
      invalid_len_event_reg(0) => fifo_rreq_n_46,
      rreq_handling_reg(2) => fifo_rreq_n_12,
      rreq_handling_reg(1) => fifo_rreq_n_13,
      rreq_handling_reg(0) => fifo_rreq_n_14,
      rreq_handling_reg_0 => fifo_rctl_n_7,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_4_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_4_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_4_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_4_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_4_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_4_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_4_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_4_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_4_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_4_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_4_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_4_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_4_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_4_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_4_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_4_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_4_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_4_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_4_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[4]\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_4,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_4,
      S(2) => first_sect_carry_i_2_n_4,
      S(1) => first_sect_carry_i_3_n_4,
      S(0) => first_sect_carry_i_4_n_4
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_4\,
      S(1) => \first_sect_carry__0_i_2_n_4\,
      S(0) => \first_sect_carry__0_i_3_n_4\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => \sect_cnt_reg_n_4_[19]\,
      I2 => \start_addr_buf_reg_n_4_[30]\,
      I3 => \sect_cnt_reg_n_4_[18]\,
      O => \first_sect_carry__0_i_1_n_4\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => \start_addr_buf_reg_n_4_[27]\,
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => \start_addr_buf_reg_n_4_[28]\,
      O => \first_sect_carry__0_i_2_n_4\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => \sect_cnt_reg_n_4_[14]\,
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => \start_addr_buf_reg_n_4_[24]\,
      I4 => \sect_cnt_reg_n_4_[13]\,
      I5 => \start_addr_buf_reg_n_4_[25]\,
      O => \first_sect_carry__0_i_3_n_4\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => \sect_cnt_reg_n_4_[11]\,
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => \start_addr_buf_reg_n_4_[22]\,
      I4 => \sect_cnt_reg_n_4_[9]\,
      I5 => \start_addr_buf_reg_n_4_[21]\,
      O => first_sect_carry_i_1_n_4
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => \start_addr_buf_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => \start_addr_buf_reg_n_4_[18]\,
      I4 => \start_addr_buf_reg_n_4_[19]\,
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => first_sect_carry_i_2_n_4
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => \sect_cnt_reg_n_4_[5]\,
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => \start_addr_buf_reg_n_4_[15]\,
      I4 => \sect_cnt_reg_n_4_[4]\,
      I5 => \start_addr_buf_reg_n_4_[16]\,
      O => first_sect_carry_i_3_n_4
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => \start_addr_buf_reg_n_4_[12]\,
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => \start_addr_buf_reg_n_4_[13]\,
      O => first_sect_carry_i_4_n_4
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_4,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_4,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_12,
      S(1) => fifo_rreq_n_13,
      S(0) => fifo_rreq_n_14
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_28,
      Q => rreq_handling_reg_n_4,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => next_beat,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(31 downto 0) => \bus_equal_gen.data_buf\(31 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ => \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\,
      rdata_ack_t => rdata_ack_t,
      readData32_U0_m_axi_A_AXI_RREADY => readData32_U0_m_axi_A_AXI_RREADY
    );
rs_rreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14
     port map (
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      readData32_U0_m_axi_A_AXI_ARVALID => readData32_U0_m_axi_A_AXI_ARVALID,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \sum_i_i_reg_1266_reg[29]\(29 downto 0) => \sum_i_i_reg_1266_reg[29]\(29 downto 0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => \sect_addr_buf[10]_i_1_n_4\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => \sect_addr_buf[11]_i_2_n_4\
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => \sect_addr_buf[12]_i_1_n_4\
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => \sect_addr_buf[13]_i_1_n_4\
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => \sect_addr_buf[14]_i_1_n_4\
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => \sect_addr_buf[15]_i_1_n_4\
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => \sect_addr_buf[16]_i_1_n_4\
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => \sect_addr_buf[17]_i_1_n_4\
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => \sect_addr_buf[18]_i_1_n_4\
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => \sect_addr_buf[19]_i_1_n_4\
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => \sect_addr_buf[20]_i_1_n_4\
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => \sect_addr_buf[21]_i_1_n_4\
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => \sect_addr_buf[22]_i_1_n_4\
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => \sect_addr_buf[23]_i_1_n_4\
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => \sect_addr_buf[24]_i_1_n_4\
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => \sect_addr_buf[25]_i_1_n_4\
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => \sect_addr_buf[26]_i_1_n_4\
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => \sect_addr_buf[27]_i_1_n_4\
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => \sect_addr_buf[28]_i_1_n_4\
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => \sect_addr_buf[29]_i_1_n_4\
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => \sect_addr_buf[2]_i_1_n_4\
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => \sect_addr_buf[30]_i_1_n_4\
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => \sect_addr_buf[31]_i_1_n_4\
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => \sect_addr_buf[3]_i_1_n_4\
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => \sect_addr_buf[4]_i_1_n_4\
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => \sect_addr_buf[5]_i_1_n_4\
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => \sect_addr_buf[6]_i_1_n_4\
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => \sect_addr_buf[7]_i_1_n_4\
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => \sect_addr_buf[8]_i_1_n_4\
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => \sect_addr_buf[9]_i_1_n_4\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_9
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_8,
      O(2) => sect_cnt0_carry_n_9,
      O(1) => sect_cnt0_carry_n_10,
      O(0) => sect_cnt0_carry_n_11,
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_8\,
      O(2) => \sect_cnt0_carry__0_n_9\,
      O(1) => \sect_cnt0_carry__0_n_10\,
      O(0) => \sect_cnt0_carry__0_n_11\,
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_8\,
      O(2) => \sect_cnt0_carry__1_n_9\,
      O(1) => \sect_cnt0_carry__1_n_10\,
      O(0) => \sect_cnt0_carry__1_n_11\,
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_8\,
      O(2) => \sect_cnt0_carry__2_n_9\,
      O(1) => \sect_cnt0_carry__2_n_10\,
      O(0) => \sect_cnt0_carry__2_n_11\,
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_16,
      Q => p_1_in(0),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_17,
      Q => p_1_in(1),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_18,
      Q => p_1_in(2),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_19,
      Q => p_1_in(3),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_25,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => \start_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => \start_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => \start_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => \start_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => \start_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => \start_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => \start_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => \start_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => \start_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => \start_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => \start_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => \start_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => \start_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => \start_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => \start_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => \start_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => \start_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => \start_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => \start_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => \start_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write is
begin
rs_wreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    readData32_U0_m_axi_B_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_B_AXI_RREADY : in STD_LOGIC;
    \sum5_i_i_reg_1335_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter10 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_4\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_4 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair329";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair317";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair346";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_gmem1_ARADDR(29 downto 0) <= \^m_axi_gmem1_araddr\(29 downto 0);
  m_axi_gmem1_ARVALID <= \^m_axi_gmem1_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3) => NLW_align_len0_carry_O_UNCONNECTED(3),
      O(2) => align_len0_carry_n_9,
      O(1) => align_len0_carry_n_10,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_9,
      Q => \align_len_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[2]\,
      Q => \beat_len_buf_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[31]\,
      Q => \beat_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
buff_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_9,
      Q(30) => buff_rdata_n_10,
      Q(29) => buff_rdata_n_11,
      Q(28) => buff_rdata_n_12,
      Q(27) => buff_rdata_n_13,
      Q(26) => buff_rdata_n_14,
      Q(25) => buff_rdata_n_15,
      Q(24) => buff_rdata_n_16,
      Q(23) => buff_rdata_n_17,
      Q(22) => buff_rdata_n_18,
      Q(21) => buff_rdata_n_19,
      Q(20) => buff_rdata_n_20,
      Q(19) => buff_rdata_n_21,
      Q(18) => buff_rdata_n_22,
      Q(17) => buff_rdata_n_23,
      Q(16) => buff_rdata_n_24,
      Q(15) => buff_rdata_n_25,
      Q(14) => buff_rdata_n_26,
      Q(13) => buff_rdata_n_27,
      Q(12) => buff_rdata_n_28,
      Q(11) => buff_rdata_n_29,
      Q(10) => buff_rdata_n_30,
      Q(9) => buff_rdata_n_31,
      Q(8) => buff_rdata_n_32,
      Q(7) => buff_rdata_n_33,
      Q(6) => buff_rdata_n_34,
      Q(5) => buff_rdata_n_35,
      Q(4) => buff_rdata_n_36,
      Q(3) => buff_rdata_n_37,
      Q(2) => buff_rdata_n_38,
      Q(1) => buff_rdata_n_39,
      Q(0) => buff_rdata_n_40,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_6,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      empty_n_reg_0 => fifo_rctl_n_4,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      \pout_reg[0]\ => buff_rdata_n_7,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_6,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_29,
      Q => \^m_axi_gmem1_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_4\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem1_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem1_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem1_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem1_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem1_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem1_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem1_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem1_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem1_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem1_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem1_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem1_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem1_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem1_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem1_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem1_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem1_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem1_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem1_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem1_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem1_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem1_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem1_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem1_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem1_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem1_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem1_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem1_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem1_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\,
      S(3 downto 2) => \^m_axi_gmem1_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem1_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_11,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_12,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_13,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_15,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_26,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => ap_rst_n_inv
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[2]_i_1__0_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_11\,
      Q => \end_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_10\,
      Q => \end_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_11\,
      Q => \end_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_10\,
      Q => \end_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_11\,
      Q => \end_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_10\,
      Q => \end_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__0_n_4\,
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_11\,
      Q => \end_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_10\,
      Q => \end_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_9,
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3) => end_addr_carry_n_8,
      O(2) => end_addr_carry_n_9,
      O(1) => end_addr_carry_n_10,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_4\,
      S(2) => \end_addr_carry_i_2__0_n_4\,
      S(1) => \end_addr_carry_i_3__0_n_4\,
      S(0) => \end_addr_carry_i_4__0_n_4\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_4,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3) => \end_addr_carry__0_n_8\,
      O(2) => \end_addr_carry__0_n_9\,
      O(1) => \end_addr_carry__0_n_10\,
      O(0) => \end_addr_carry__0_n_11\,
      S(3) => \end_addr_carry__0_i_1__0_n_4\,
      S(2) => \end_addr_carry__0_i_2__0_n_4\,
      S(1) => \end_addr_carry__0_i_3__0_n_4\,
      S(0) => \end_addr_carry__0_i_4__0_n_4\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_1__0_n_4\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_2__0_n_4\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_3__0_n_4\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_4__0_n_4\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_4\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3) => \end_addr_carry__1_n_8\,
      O(2) => \end_addr_carry__1_n_9\,
      O(1) => \end_addr_carry__1_n_10\,
      O(0) => \end_addr_carry__1_n_11\,
      S(3) => \end_addr_carry__1_i_1__0_n_4\,
      S(2) => \end_addr_carry__1_i_2__0_n_4\,
      S(1) => \end_addr_carry__1_i_3__0_n_4\,
      S(0) => \end_addr_carry__1_i_4__0_n_4\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_1__0_n_4\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_2__0_n_4\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_3__0_n_4\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_4__0_n_4\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_4\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3) => \end_addr_carry__2_n_8\,
      O(2) => \end_addr_carry__2_n_9\,
      O(1) => \end_addr_carry__2_n_10\,
      O(0) => \end_addr_carry__2_n_11\,
      S(3) => \end_addr_carry__2_i_1__0_n_4\,
      S(2) => \end_addr_carry__2_i_2__0_n_4\,
      S(1) => \end_addr_carry__2_i_3__0_n_4\,
      S(0) => \end_addr_carry__2_i_4__0_n_4\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_1__0_n_4\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_2__0_n_4\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_3__0_n_4\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_4__0_n_4\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_4\,
      CO(3) => \end_addr_carry__3_n_4\,
      CO(2) => \end_addr_carry__3_n_5\,
      CO(1) => \end_addr_carry__3_n_6\,
      CO(0) => \end_addr_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3) => \end_addr_carry__3_n_8\,
      O(2) => \end_addr_carry__3_n_9\,
      O(1) => \end_addr_carry__3_n_10\,
      O(0) => \end_addr_carry__3_n_11\,
      S(3) => \end_addr_carry__3_i_1__0_n_4\,
      S(2) => \end_addr_carry__3_i_2__0_n_4\,
      S(1) => \end_addr_carry__3_i_3__0_n_4\,
      S(0) => \end_addr_carry__3_i_4__0_n_4\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_1__0_n_4\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_2__0_n_4\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_3__0_n_4\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_4__0_n_4\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_4\,
      CO(3) => \end_addr_carry__4_n_4\,
      CO(2) => \end_addr_carry__4_n_5\,
      CO(1) => \end_addr_carry__4_n_6\,
      CO(0) => \end_addr_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3) => \end_addr_carry__4_n_8\,
      O(2) => \end_addr_carry__4_n_9\,
      O(1) => \end_addr_carry__4_n_10\,
      O(0) => \end_addr_carry__4_n_11\,
      S(3) => \end_addr_carry__4_i_1__0_n_4\,
      S(2) => \end_addr_carry__4_i_2__0_n_4\,
      S(1) => \end_addr_carry__4_i_3__0_n_4\,
      S(0) => \end_addr_carry__4_i_4__0_n_4\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_1__0_n_4\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_2__0_n_4\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_3__0_n_4\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_4__0_n_4\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_4\,
      CO(3) => \end_addr_carry__5_n_4\,
      CO(2) => \end_addr_carry__5_n_5\,
      CO(1) => \end_addr_carry__5_n_6\,
      CO(0) => \end_addr_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3) => \end_addr_carry__5_n_8\,
      O(2) => \end_addr_carry__5_n_9\,
      O(1) => \end_addr_carry__5_n_10\,
      O(0) => \end_addr_carry__5_n_11\,
      S(3) => \end_addr_carry__5_i_1__0_n_4\,
      S(2) => \end_addr_carry__5_i_2__0_n_4\,
      S(1) => \end_addr_carry__5_i_3__0_n_4\,
      S(0) => \end_addr_carry__5_i_4__0_n_4\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_1__0_n_4\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_2__0_n_4\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_3__0_n_4\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_4__0_n_4\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_4\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_10\,
      O(0) => \end_addr_carry__6_n_11\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__0_n_4\,
      S(0) => \end_addr_carry__6_i_2__0_n_4\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_4_[31]\,
      I1 => \start_addr_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_1__0_n_4\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_2__0_n_4\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_1__0_n_4\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_2__0_n_4\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_3__0_n_4\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_carry_i_4__0_n_4\
    );
fifo_rctl: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rctl_n_30,
      D(18) => fifo_rctl_n_31,
      D(17) => fifo_rctl_n_32,
      D(16) => fifo_rctl_n_33,
      D(15) => fifo_rctl_n_34,
      D(14) => fifo_rctl_n_35,
      D(13) => fifo_rctl_n_36,
      D(12) => fifo_rctl_n_37,
      D(11) => fifo_rctl_n_38,
      D(10) => fifo_rctl_n_39,
      D(9) => fifo_rctl_n_40,
      D(8) => fifo_rctl_n_41,
      D(7) => fifo_rctl_n_42,
      D(6) => fifo_rctl_n_43,
      D(5) => fifo_rctl_n_44,
      D(4) => fifo_rctl_n_45,
      D(3) => fifo_rctl_n_46,
      D(2) => fifo_rctl_n_47,
      D(1) => fifo_rctl_n_48,
      D(0) => fifo_rctl_n_49,
      E(0) => fifo_rctl_n_8,
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => fifo_rctl_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(1) => \beat_len_buf_reg_n_4_[9]\,
      \beat_len_buf_reg[9]\(0) => \beat_len_buf_reg_n_4_[0]\,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_29,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem1_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_14,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_13,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_15,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => p_20_in,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_26,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_4,
      empty_n_reg_1 => buff_rdata_n_7,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_4_[11]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_4_[10]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_4_[9]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_4_[8]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_4_[7]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_4_[6]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_4_[5]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_4_[4]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_4_[3]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_4_[2]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      next_rreq => next_rreq,
      \q_reg[0]\ => fifo_rctl_n_7,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_28,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_9,
      \sect_addr_buf_reg[2]_0\(0) => p_21_in,
      \sect_cnt_reg[0]\(3) => sect_cnt0_carry_n_8,
      \sect_cnt_reg[0]\(2) => sect_cnt0_carry_n_9,
      \sect_cnt_reg[0]\(1) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[0]\(0) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[0]_0\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_8\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_9\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_10\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_11\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_8\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_9\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_10\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_11\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_8\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_9\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_11\,
      \sect_len_buf_reg[0]\ => fifo_rctl_n_16,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_17,
      \sect_len_buf_reg[2]\ => fifo_rctl_n_18,
      \sect_len_buf_reg[3]\ => fifo_rctl_n_19,
      \sect_len_buf_reg[4]\ => fifo_rctl_n_20,
      \sect_len_buf_reg[5]\ => fifo_rctl_n_21,
      \sect_len_buf_reg[6]\ => fifo_rctl_n_22,
      \sect_len_buf_reg[7]\ => fifo_rctl_n_23,
      \sect_len_buf_reg[7]_0\ => fifo_rreq_n_7,
      \sect_len_buf_reg[8]\ => fifo_rctl_n_24,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_10,
      \sect_len_buf_reg[9]_0\ => fifo_rctl_n_25,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_4_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_4_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_4_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_4_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_4_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_4_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_4_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_4_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_4_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_4_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \start_addr_reg[31]\(19) => \start_addr_reg_n_4_[31]\,
      \start_addr_reg[31]\(18) => \start_addr_reg_n_4_[30]\,
      \start_addr_reg[31]\(17) => \start_addr_reg_n_4_[29]\,
      \start_addr_reg[31]\(16) => \start_addr_reg_n_4_[28]\,
      \start_addr_reg[31]\(15) => \start_addr_reg_n_4_[27]\,
      \start_addr_reg[31]\(14) => \start_addr_reg_n_4_[26]\,
      \start_addr_reg[31]\(13) => \start_addr_reg_n_4_[25]\,
      \start_addr_reg[31]\(12) => \start_addr_reg_n_4_[24]\,
      \start_addr_reg[31]\(11) => \start_addr_reg_n_4_[23]\,
      \start_addr_reg[31]\(10) => \start_addr_reg_n_4_[22]\,
      \start_addr_reg[31]\(9) => \start_addr_reg_n_4_[21]\,
      \start_addr_reg[31]\(8) => \start_addr_reg_n_4_[20]\,
      \start_addr_reg[31]\(7) => \start_addr_reg_n_4_[19]\,
      \start_addr_reg[31]\(6) => \start_addr_reg_n_4_[18]\,
      \start_addr_reg[31]\(5) => \start_addr_reg_n_4_[17]\,
      \start_addr_reg[31]\(4) => \start_addr_reg_n_4_[16]\,
      \start_addr_reg[31]\(3) => \start_addr_reg_n_4_[15]\,
      \start_addr_reg[31]\(2) => \start_addr_reg_n_4_[14]\,
      \start_addr_reg[31]\(1) => \start_addr_reg_n_4_[13]\,
      \start_addr_reg[31]\(0) => \start_addr_reg_n_4_[12]\
    );
fifo_rreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0\
     port map (
      E(0) => fifo_rreq_n_6,
      Q(0) => rs2f_rreq_valid,
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_7,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_4_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_4_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_4_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_4_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_4_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_4_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_4_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_4_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_4_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_4_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_4_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_4_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_4_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_4_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_4_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_4_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_4_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_4_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_4_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_4_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      full_n_reg_0 => fifo_rctl_n_6,
      invalid_len_event0 => invalid_len_event0,
      invalid_len_event_reg(30) => fifo_rreq_data(32),
      invalid_len_event_reg(29) => fifo_rreq_n_17,
      invalid_len_event_reg(28) => fifo_rreq_n_18,
      invalid_len_event_reg(27) => fifo_rreq_n_19,
      invalid_len_event_reg(26) => fifo_rreq_n_20,
      invalid_len_event_reg(25) => fifo_rreq_n_21,
      invalid_len_event_reg(24) => fifo_rreq_n_22,
      invalid_len_event_reg(23) => fifo_rreq_n_23,
      invalid_len_event_reg(22) => fifo_rreq_n_24,
      invalid_len_event_reg(21) => fifo_rreq_n_25,
      invalid_len_event_reg(20) => fifo_rreq_n_26,
      invalid_len_event_reg(19) => fifo_rreq_n_27,
      invalid_len_event_reg(18) => fifo_rreq_n_28,
      invalid_len_event_reg(17) => fifo_rreq_n_29,
      invalid_len_event_reg(16) => fifo_rreq_n_30,
      invalid_len_event_reg(15) => fifo_rreq_n_31,
      invalid_len_event_reg(14) => fifo_rreq_n_32,
      invalid_len_event_reg(13) => fifo_rreq_n_33,
      invalid_len_event_reg(12) => fifo_rreq_n_34,
      invalid_len_event_reg(11) => fifo_rreq_n_35,
      invalid_len_event_reg(10) => fifo_rreq_n_36,
      invalid_len_event_reg(9) => fifo_rreq_n_37,
      invalid_len_event_reg(8) => fifo_rreq_n_38,
      invalid_len_event_reg(7) => fifo_rreq_n_39,
      invalid_len_event_reg(6) => fifo_rreq_n_40,
      invalid_len_event_reg(5) => fifo_rreq_n_41,
      invalid_len_event_reg(4) => fifo_rreq_n_42,
      invalid_len_event_reg(3) => fifo_rreq_n_43,
      invalid_len_event_reg(2) => fifo_rreq_n_44,
      invalid_len_event_reg(1) => fifo_rreq_n_45,
      invalid_len_event_reg(0) => fifo_rreq_n_46,
      rreq_handling_reg(2) => fifo_rreq_n_12,
      rreq_handling_reg(1) => fifo_rreq_n_13,
      rreq_handling_reg(0) => fifo_rreq_n_14,
      rreq_handling_reg_0 => fifo_rctl_n_7,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_4_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_4_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_4_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_4_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_4_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_4_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_4_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_4_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_4_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_4_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_4_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_4_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_4_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_4_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_4_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_4_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_4_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_4_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_4_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[4]\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_4,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_4\,
      S(2) => \first_sect_carry_i_2__0_n_4\,
      S(1) => \first_sect_carry_i_3__0_n_4\,
      S(0) => \first_sect_carry_i_4__0_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_4\,
      S(1) => \first_sect_carry__0_i_2__0_n_4\,
      S(0) => \first_sect_carry__0_i_3__0_n_4\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => \sect_cnt_reg_n_4_[19]\,
      I2 => \start_addr_buf_reg_n_4_[30]\,
      I3 => \sect_cnt_reg_n_4_[18]\,
      O => \first_sect_carry__0_i_1__0_n_4\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => \start_addr_buf_reg_n_4_[27]\,
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => \start_addr_buf_reg_n_4_[28]\,
      O => \first_sect_carry__0_i_2__0_n_4\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => \sect_cnt_reg_n_4_[14]\,
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => \start_addr_buf_reg_n_4_[24]\,
      I4 => \sect_cnt_reg_n_4_[13]\,
      I5 => \start_addr_buf_reg_n_4_[25]\,
      O => \first_sect_carry__0_i_3__0_n_4\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => \sect_cnt_reg_n_4_[11]\,
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => \start_addr_buf_reg_n_4_[22]\,
      I4 => \sect_cnt_reg_n_4_[9]\,
      I5 => \start_addr_buf_reg_n_4_[21]\,
      O => \first_sect_carry_i_1__0_n_4\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => \start_addr_buf_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => \start_addr_buf_reg_n_4_[18]\,
      I4 => \start_addr_buf_reg_n_4_[19]\,
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => \first_sect_carry_i_2__0_n_4\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => \sect_cnt_reg_n_4_[5]\,
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => \start_addr_buf_reg_n_4_[15]\,
      I4 => \sect_cnt_reg_n_4_[4]\,
      I5 => \start_addr_buf_reg_n_4_[16]\,
      O => \first_sect_carry_i_3__0_n_4\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => \start_addr_buf_reg_n_4_[12]\,
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => \start_addr_buf_reg_n_4_[13]\,
      O => \first_sect_carry_i_4__0_n_4\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_4,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_4,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_12,
      S(1) => fifo_rreq_n_13,
      S(0) => fifo_rreq_n_14
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_28,
      Q => rreq_handling_reg_n_4,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => next_beat,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(31 downto 0) => \bus_equal_gen.data_buf\(31 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter10 => ap_enable_reg_pp1_iter10,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ => \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\,
      rdata_ack_t => rdata_ack_t,
      readData32_U0_m_axi_B_AXI_RREADY => readData32_U0_m_axi_B_AXI_RREADY
    );
rs_rreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13
     port map (
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      readData32_U0_m_axi_B_AXI_ARVALID => readData32_U0_m_axi_B_AXI_ARVALID,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \sum5_i_i_reg_1335_reg[29]\(29 downto 0) => \sum5_i_i_reg_1335_reg[29]\(29 downto 0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => \sect_addr_buf[10]_i_1__0_n_4\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => \sect_addr_buf[11]_i_2__0_n_4\
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => \sect_addr_buf[12]_i_1__0_n_4\
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => \sect_addr_buf[13]_i_1__0_n_4\
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => \sect_addr_buf[14]_i_1__0_n_4\
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => \sect_addr_buf[15]_i_1__0_n_4\
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => \sect_addr_buf[16]_i_1__0_n_4\
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => \sect_addr_buf[17]_i_1__0_n_4\
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => \sect_addr_buf[18]_i_1__0_n_4\
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => \sect_addr_buf[19]_i_1__0_n_4\
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => \sect_addr_buf[20]_i_1__0_n_4\
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => \sect_addr_buf[21]_i_1__0_n_4\
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => \sect_addr_buf[22]_i_1__0_n_4\
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => \sect_addr_buf[23]_i_1__0_n_4\
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => \sect_addr_buf[24]_i_1__0_n_4\
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => \sect_addr_buf[25]_i_1__0_n_4\
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => \sect_addr_buf[26]_i_1__0_n_4\
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => \sect_addr_buf[27]_i_1__0_n_4\
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => \sect_addr_buf[28]_i_1__0_n_4\
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => \sect_addr_buf[29]_i_1__0_n_4\
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => \sect_addr_buf[2]_i_1__0_n_4\
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => \sect_addr_buf[30]_i_1__0_n_4\
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => \sect_addr_buf[31]_i_1__0_n_4\
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => \sect_addr_buf[3]_i_1__0_n_4\
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => \sect_addr_buf[4]_i_1__0_n_4\
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => \sect_addr_buf[5]_i_1__0_n_4\
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => \sect_addr_buf[6]_i_1__0_n_4\
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => \sect_addr_buf[7]_i_1__0_n_4\
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => \sect_addr_buf[8]_i_1__0_n_4\
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => \sect_addr_buf[9]_i_1__0_n_4\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__0_n_4\,
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_9
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_8,
      O(2) => sect_cnt0_carry_n_9,
      O(1) => sect_cnt0_carry_n_10,
      O(0) => sect_cnt0_carry_n_11,
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_8\,
      O(2) => \sect_cnt0_carry__0_n_9\,
      O(1) => \sect_cnt0_carry__0_n_10\,
      O(0) => \sect_cnt0_carry__0_n_11\,
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_8\,
      O(2) => \sect_cnt0_carry__1_n_9\,
      O(1) => \sect_cnt0_carry__1_n_10\,
      O(0) => \sect_cnt0_carry__1_n_11\,
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_8\,
      O(2) => \sect_cnt0_carry__2_n_9\,
      O(1) => \sect_cnt0_carry__2_n_10\,
      O(0) => \sect_cnt0_carry__2_n_11\,
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_16,
      Q => p_1_in(0),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_17,
      Q => p_1_in(1),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_18,
      Q => p_1_in(2),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_19,
      Q => p_1_in(3),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_25,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => \start_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => \start_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => \start_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => \start_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => \start_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => \start_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => \start_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => \start_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => \start_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => \start_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => \start_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => \start_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => \start_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => \start_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => \start_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => \start_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => \start_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => \start_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => \start_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => \start_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write is
begin
rs_wreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read is
  port (
    m_axi_gmem2_RREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    readData32_U0_m_axi_C_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_C_AXI_RREADY : in STD_LOGIC;
    \sum9_i_i_reg_1402_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter9 : in STD_LOGIC;
    ap_block_pp2_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_4\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_4 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem2_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem2_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__1\ : label is "soft_lutpair402";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair390";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair419";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_gmem2_ARADDR(29 downto 0) <= \^m_axi_gmem2_araddr\(29 downto 0);
  m_axi_gmem2_ARVALID <= \^m_axi_gmem2_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3) => NLW_align_len0_carry_O_UNCONNECTED(3),
      O(2) => align_len0_carry_n_9,
      O(1) => align_len0_carry_n_10,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => align_len0_carry_n_9,
      Q => \align_len_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[2]\,
      Q => \beat_len_buf_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[31]\,
      Q => \beat_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
buff_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_9,
      Q(30) => buff_rdata_n_10,
      Q(29) => buff_rdata_n_11,
      Q(28) => buff_rdata_n_12,
      Q(27) => buff_rdata_n_13,
      Q(26) => buff_rdata_n_14,
      Q(25) => buff_rdata_n_15,
      Q(24) => buff_rdata_n_16,
      Q(23) => buff_rdata_n_17,
      Q(22) => buff_rdata_n_18,
      Q(21) => buff_rdata_n_19,
      Q(20) => buff_rdata_n_20,
      Q(19) => buff_rdata_n_21,
      Q(18) => buff_rdata_n_22,
      Q(17) => buff_rdata_n_23,
      Q(16) => buff_rdata_n_24,
      Q(15) => buff_rdata_n_25,
      Q(14) => buff_rdata_n_26,
      Q(13) => buff_rdata_n_27,
      Q(12) => buff_rdata_n_28,
      Q(11) => buff_rdata_n_29,
      Q(10) => buff_rdata_n_30,
      Q(9) => buff_rdata_n_31,
      Q(8) => buff_rdata_n_32,
      Q(7) => buff_rdata_n_33,
      Q(6) => buff_rdata_n_34,
      Q(5) => buff_rdata_n_35,
      Q(4) => buff_rdata_n_36,
      Q(3) => buff_rdata_n_37,
      Q(2) => buff_rdata_n_38,
      Q(1) => buff_rdata_n_39,
      Q(0) => buff_rdata_n_40,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_6,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      empty_n_reg_0 => fifo_rctl_n_4,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => m_axi_gmem2_RRESP(1 downto 0),
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      \pout_reg[0]\ => buff_rdata_n_7,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_6,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_29,
      Q => \^m_axi_gmem2_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\
    );
\could_multi_bursts.araddr_buf[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem2_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__1_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem2_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__1_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem2_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__1_n_4\
    );
\could_multi_bursts.araddr_buf[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem2_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__1_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem2_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4__1_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__1_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem2_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem2_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem2_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem2_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_11\,
      S(3 downto 0) => \^m_axi_gmem2_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem2_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem2_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem2_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem2_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_11\,
      S(3 downto 0) => \^m_axi_gmem2_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem2_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem2_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem2_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem2_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_11\,
      S(3 downto 0) => \^m_axi_gmem2_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem2_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem2_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem2_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem2_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_11\,
      S(3 downto 0) => \^m_axi_gmem2_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem2_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem2_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem2_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem2_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_11\,
      S(3 downto 0) => \^m_axi_gmem2_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem2_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem2_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem2_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem2_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_11\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem2_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem2_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem2_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem2_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_10\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__1_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__1_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__1_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem2_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem2_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem2_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem2_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem2_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_11\,
      S(3 downto 2) => \^m_axi_gmem2_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__1_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__1_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem2_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_11,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_12,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_13,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_15,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_26,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => ap_rst_n_inv
    );
\end_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[2]_i_1__1_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_11\,
      Q => \end_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_10\,
      Q => \end_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_11\,
      Q => \end_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_10\,
      Q => \end_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_11\,
      Q => \end_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_10\,
      Q => \end_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__1_n_4\,
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_11\,
      Q => \end_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_10\,
      Q => \end_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_9,
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3) => end_addr_carry_n_8,
      O(2) => end_addr_carry_n_9,
      O(1) => end_addr_carry_n_10,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_4\,
      S(2) => \end_addr_carry_i_2__1_n_4\,
      S(1) => \end_addr_carry_i_3__1_n_4\,
      S(0) => \end_addr_carry_i_4__1_n_4\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_4,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3) => \end_addr_carry__0_n_8\,
      O(2) => \end_addr_carry__0_n_9\,
      O(1) => \end_addr_carry__0_n_10\,
      O(0) => \end_addr_carry__0_n_11\,
      S(3) => \end_addr_carry__0_i_1__1_n_4\,
      S(2) => \end_addr_carry__0_i_2__1_n_4\,
      S(1) => \end_addr_carry__0_i_3__1_n_4\,
      S(0) => \end_addr_carry__0_i_4__1_n_4\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_1__1_n_4\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_2__1_n_4\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_3__1_n_4\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_4__1_n_4\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_4\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3) => \end_addr_carry__1_n_8\,
      O(2) => \end_addr_carry__1_n_9\,
      O(1) => \end_addr_carry__1_n_10\,
      O(0) => \end_addr_carry__1_n_11\,
      S(3) => \end_addr_carry__1_i_1__1_n_4\,
      S(2) => \end_addr_carry__1_i_2__1_n_4\,
      S(1) => \end_addr_carry__1_i_3__1_n_4\,
      S(0) => \end_addr_carry__1_i_4__1_n_4\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_1__1_n_4\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_2__1_n_4\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_3__1_n_4\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_4__1_n_4\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_4\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3) => \end_addr_carry__2_n_8\,
      O(2) => \end_addr_carry__2_n_9\,
      O(1) => \end_addr_carry__2_n_10\,
      O(0) => \end_addr_carry__2_n_11\,
      S(3) => \end_addr_carry__2_i_1__1_n_4\,
      S(2) => \end_addr_carry__2_i_2__1_n_4\,
      S(1) => \end_addr_carry__2_i_3__1_n_4\,
      S(0) => \end_addr_carry__2_i_4__1_n_4\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_1__1_n_4\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_2__1_n_4\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_3__1_n_4\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_4__1_n_4\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_4\,
      CO(3) => \end_addr_carry__3_n_4\,
      CO(2) => \end_addr_carry__3_n_5\,
      CO(1) => \end_addr_carry__3_n_6\,
      CO(0) => \end_addr_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3) => \end_addr_carry__3_n_8\,
      O(2) => \end_addr_carry__3_n_9\,
      O(1) => \end_addr_carry__3_n_10\,
      O(0) => \end_addr_carry__3_n_11\,
      S(3) => \end_addr_carry__3_i_1__1_n_4\,
      S(2) => \end_addr_carry__3_i_2__1_n_4\,
      S(1) => \end_addr_carry__3_i_3__1_n_4\,
      S(0) => \end_addr_carry__3_i_4__1_n_4\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_1__1_n_4\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_2__1_n_4\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_3__1_n_4\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_4__1_n_4\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_4\,
      CO(3) => \end_addr_carry__4_n_4\,
      CO(2) => \end_addr_carry__4_n_5\,
      CO(1) => \end_addr_carry__4_n_6\,
      CO(0) => \end_addr_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3) => \end_addr_carry__4_n_8\,
      O(2) => \end_addr_carry__4_n_9\,
      O(1) => \end_addr_carry__4_n_10\,
      O(0) => \end_addr_carry__4_n_11\,
      S(3) => \end_addr_carry__4_i_1__1_n_4\,
      S(2) => \end_addr_carry__4_i_2__1_n_4\,
      S(1) => \end_addr_carry__4_i_3__1_n_4\,
      S(0) => \end_addr_carry__4_i_4__1_n_4\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_1__1_n_4\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_2__1_n_4\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_3__1_n_4\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_4__1_n_4\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_4\,
      CO(3) => \end_addr_carry__5_n_4\,
      CO(2) => \end_addr_carry__5_n_5\,
      CO(1) => \end_addr_carry__5_n_6\,
      CO(0) => \end_addr_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3) => \end_addr_carry__5_n_8\,
      O(2) => \end_addr_carry__5_n_9\,
      O(1) => \end_addr_carry__5_n_10\,
      O(0) => \end_addr_carry__5_n_11\,
      S(3) => \end_addr_carry__5_i_1__1_n_4\,
      S(2) => \end_addr_carry__5_i_2__1_n_4\,
      S(1) => \end_addr_carry__5_i_3__1_n_4\,
      S(0) => \end_addr_carry__5_i_4__1_n_4\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_1__1_n_4\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_2__1_n_4\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_3__1_n_4\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_4__1_n_4\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_4\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_10\,
      O(0) => \end_addr_carry__6_n_11\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__1_n_4\,
      S(0) => \end_addr_carry__6_i_2__1_n_4\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_4_[31]\,
      I1 => \start_addr_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_1__1_n_4\
    );
\end_addr_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_2__1_n_4\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_1__1_n_4\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_2__1_n_4\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_3__1_n_4\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_carry_i_4__1_n_4\
    );
fifo_rctl: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rctl_n_30,
      D(18) => fifo_rctl_n_31,
      D(17) => fifo_rctl_n_32,
      D(16) => fifo_rctl_n_33,
      D(15) => fifo_rctl_n_34,
      D(14) => fifo_rctl_n_35,
      D(13) => fifo_rctl_n_36,
      D(12) => fifo_rctl_n_37,
      D(11) => fifo_rctl_n_38,
      D(10) => fifo_rctl_n_39,
      D(9) => fifo_rctl_n_40,
      D(8) => fifo_rctl_n_41,
      D(7) => fifo_rctl_n_42,
      D(6) => fifo_rctl_n_43,
      D(5) => fifo_rctl_n_44,
      D(4) => fifo_rctl_n_45,
      D(3) => fifo_rctl_n_46,
      D(2) => fifo_rctl_n_47,
      D(1) => fifo_rctl_n_48,
      D(0) => fifo_rctl_n_49,
      E(0) => fifo_rctl_n_8,
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => fifo_rctl_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(1) => \beat_len_buf_reg_n_4_[9]\,
      \beat_len_buf_reg[9]\(0) => \beat_len_buf_reg_n_4_[0]\,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_29,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem2_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_14,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_13,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_15,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => p_20_in,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_26,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_4,
      empty_n_reg_1 => buff_rdata_n_7,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_4_[11]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_4_[10]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_4_[9]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_4_[8]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_4_[7]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_4_[6]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_4_[5]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_4_[4]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_4_[3]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_4_[2]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
      next_rreq => next_rreq,
      \q_reg[0]\ => fifo_rctl_n_7,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_28,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_9,
      \sect_addr_buf_reg[2]_0\(0) => p_21_in,
      \sect_cnt_reg[0]\(3) => sect_cnt0_carry_n_8,
      \sect_cnt_reg[0]\(2) => sect_cnt0_carry_n_9,
      \sect_cnt_reg[0]\(1) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[0]\(0) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[0]_0\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_8\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_9\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_10\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_11\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_8\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_9\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_10\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_11\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_8\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_9\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_11\,
      \sect_len_buf_reg[0]\ => fifo_rctl_n_16,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_17,
      \sect_len_buf_reg[2]\ => fifo_rctl_n_18,
      \sect_len_buf_reg[3]\ => fifo_rctl_n_19,
      \sect_len_buf_reg[4]\ => fifo_rctl_n_20,
      \sect_len_buf_reg[5]\ => fifo_rctl_n_21,
      \sect_len_buf_reg[6]\ => fifo_rctl_n_22,
      \sect_len_buf_reg[7]\ => fifo_rctl_n_23,
      \sect_len_buf_reg[7]_0\ => fifo_rreq_n_7,
      \sect_len_buf_reg[8]\ => fifo_rctl_n_24,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_10,
      \sect_len_buf_reg[9]_0\ => fifo_rctl_n_25,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_4_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_4_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_4_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_4_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_4_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_4_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_4_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_4_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_4_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_4_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \start_addr_reg[31]\(19) => \start_addr_reg_n_4_[31]\,
      \start_addr_reg[31]\(18) => \start_addr_reg_n_4_[30]\,
      \start_addr_reg[31]\(17) => \start_addr_reg_n_4_[29]\,
      \start_addr_reg[31]\(16) => \start_addr_reg_n_4_[28]\,
      \start_addr_reg[31]\(15) => \start_addr_reg_n_4_[27]\,
      \start_addr_reg[31]\(14) => \start_addr_reg_n_4_[26]\,
      \start_addr_reg[31]\(13) => \start_addr_reg_n_4_[25]\,
      \start_addr_reg[31]\(12) => \start_addr_reg_n_4_[24]\,
      \start_addr_reg[31]\(11) => \start_addr_reg_n_4_[23]\,
      \start_addr_reg[31]\(10) => \start_addr_reg_n_4_[22]\,
      \start_addr_reg[31]\(9) => \start_addr_reg_n_4_[21]\,
      \start_addr_reg[31]\(8) => \start_addr_reg_n_4_[20]\,
      \start_addr_reg[31]\(7) => \start_addr_reg_n_4_[19]\,
      \start_addr_reg[31]\(6) => \start_addr_reg_n_4_[18]\,
      \start_addr_reg[31]\(5) => \start_addr_reg_n_4_[17]\,
      \start_addr_reg[31]\(4) => \start_addr_reg_n_4_[16]\,
      \start_addr_reg[31]\(3) => \start_addr_reg_n_4_[15]\,
      \start_addr_reg[31]\(2) => \start_addr_reg_n_4_[14]\,
      \start_addr_reg[31]\(1) => \start_addr_reg_n_4_[13]\,
      \start_addr_reg[31]\(0) => \start_addr_reg_n_4_[12]\
    );
fifo_rreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0\
     port map (
      E(0) => fifo_rreq_n_6,
      Q(0) => rs2f_rreq_valid,
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_7,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_4_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_4_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_4_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_4_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_4_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_4_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_4_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_4_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_4_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_4_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_4_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_4_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_4_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_4_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_4_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_4_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_4_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_4_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_4_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_4_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      full_n_reg_0 => fifo_rctl_n_6,
      invalid_len_event0 => invalid_len_event0,
      invalid_len_event_reg(30) => fifo_rreq_data(32),
      invalid_len_event_reg(29) => fifo_rreq_n_17,
      invalid_len_event_reg(28) => fifo_rreq_n_18,
      invalid_len_event_reg(27) => fifo_rreq_n_19,
      invalid_len_event_reg(26) => fifo_rreq_n_20,
      invalid_len_event_reg(25) => fifo_rreq_n_21,
      invalid_len_event_reg(24) => fifo_rreq_n_22,
      invalid_len_event_reg(23) => fifo_rreq_n_23,
      invalid_len_event_reg(22) => fifo_rreq_n_24,
      invalid_len_event_reg(21) => fifo_rreq_n_25,
      invalid_len_event_reg(20) => fifo_rreq_n_26,
      invalid_len_event_reg(19) => fifo_rreq_n_27,
      invalid_len_event_reg(18) => fifo_rreq_n_28,
      invalid_len_event_reg(17) => fifo_rreq_n_29,
      invalid_len_event_reg(16) => fifo_rreq_n_30,
      invalid_len_event_reg(15) => fifo_rreq_n_31,
      invalid_len_event_reg(14) => fifo_rreq_n_32,
      invalid_len_event_reg(13) => fifo_rreq_n_33,
      invalid_len_event_reg(12) => fifo_rreq_n_34,
      invalid_len_event_reg(11) => fifo_rreq_n_35,
      invalid_len_event_reg(10) => fifo_rreq_n_36,
      invalid_len_event_reg(9) => fifo_rreq_n_37,
      invalid_len_event_reg(8) => fifo_rreq_n_38,
      invalid_len_event_reg(7) => fifo_rreq_n_39,
      invalid_len_event_reg(6) => fifo_rreq_n_40,
      invalid_len_event_reg(5) => fifo_rreq_n_41,
      invalid_len_event_reg(4) => fifo_rreq_n_42,
      invalid_len_event_reg(3) => fifo_rreq_n_43,
      invalid_len_event_reg(2) => fifo_rreq_n_44,
      invalid_len_event_reg(1) => fifo_rreq_n_45,
      invalid_len_event_reg(0) => fifo_rreq_n_46,
      rreq_handling_reg(2) => fifo_rreq_n_12,
      rreq_handling_reg(1) => fifo_rreq_n_13,
      rreq_handling_reg(0) => fifo_rreq_n_14,
      rreq_handling_reg_0 => fifo_rctl_n_7,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_4_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_4_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_4_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_4_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_4_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_4_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_4_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_4_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_4_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_4_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_4_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_4_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_4_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_4_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_4_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_4_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_4_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_4_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_4_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[4]\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_4,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_4\,
      S(2) => \first_sect_carry_i_2__1_n_4\,
      S(1) => \first_sect_carry_i_3__1_n_4\,
      S(0) => \first_sect_carry_i_4__1_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_4\,
      S(1) => \first_sect_carry__0_i_2__1_n_4\,
      S(0) => \first_sect_carry__0_i_3__1_n_4\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => \sect_cnt_reg_n_4_[19]\,
      I2 => \start_addr_buf_reg_n_4_[30]\,
      I3 => \sect_cnt_reg_n_4_[18]\,
      O => \first_sect_carry__0_i_1__1_n_4\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => \start_addr_buf_reg_n_4_[27]\,
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => \start_addr_buf_reg_n_4_[28]\,
      O => \first_sect_carry__0_i_2__1_n_4\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => \sect_cnt_reg_n_4_[14]\,
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => \start_addr_buf_reg_n_4_[24]\,
      I4 => \sect_cnt_reg_n_4_[13]\,
      I5 => \start_addr_buf_reg_n_4_[25]\,
      O => \first_sect_carry__0_i_3__1_n_4\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => \sect_cnt_reg_n_4_[11]\,
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => \start_addr_buf_reg_n_4_[22]\,
      I4 => \sect_cnt_reg_n_4_[9]\,
      I5 => \start_addr_buf_reg_n_4_[21]\,
      O => \first_sect_carry_i_1__1_n_4\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => \start_addr_buf_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => \start_addr_buf_reg_n_4_[18]\,
      I4 => \start_addr_buf_reg_n_4_[19]\,
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => \first_sect_carry_i_2__1_n_4\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => \sect_cnt_reg_n_4_[5]\,
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => \start_addr_buf_reg_n_4_[15]\,
      I4 => \sect_cnt_reg_n_4_[4]\,
      I5 => \start_addr_buf_reg_n_4_[16]\,
      O => \first_sect_carry_i_3__1_n_4\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => \start_addr_buf_reg_n_4_[12]\,
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => \start_addr_buf_reg_n_4_[13]\,
      O => \first_sect_carry_i_4__1_n_4\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_4,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_4,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_12,
      S(1) => fifo_rreq_n_13,
      S(0) => fifo_rreq_n_14
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_28,
      Q => rreq_handling_reg_n_4,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => next_beat,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(31 downto 0) => \bus_equal_gen.data_buf\(31 downto 0),
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter9 => ap_enable_reg_pp2_iter9,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ => \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\,
      rdata_ack_t => rdata_ack_t,
      readData32_U0_m_axi_C_AXI_RREADY => readData32_U0_m_axi_C_AXI_RREADY
    );
rs_rreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12
     port map (
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      readData32_U0_m_axi_C_AXI_ARVALID => readData32_U0_m_axi_C_AXI_ARVALID,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \sum9_i_i_reg_1402_reg[29]\(29 downto 0) => \sum9_i_i_reg_1402_reg[29]\(29 downto 0)
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => \sect_addr_buf[10]_i_1__1_n_4\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => \sect_addr_buf[11]_i_2__1_n_4\
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => \sect_addr_buf[12]_i_1__1_n_4\
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => \sect_addr_buf[13]_i_1__1_n_4\
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => \sect_addr_buf[14]_i_1__1_n_4\
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => \sect_addr_buf[15]_i_1__1_n_4\
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => \sect_addr_buf[16]_i_1__1_n_4\
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => \sect_addr_buf[17]_i_1__1_n_4\
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => \sect_addr_buf[18]_i_1__1_n_4\
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => \sect_addr_buf[19]_i_1__1_n_4\
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => \sect_addr_buf[20]_i_1__1_n_4\
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => \sect_addr_buf[21]_i_1__1_n_4\
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => \sect_addr_buf[22]_i_1__1_n_4\
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => \sect_addr_buf[23]_i_1__1_n_4\
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => \sect_addr_buf[24]_i_1__1_n_4\
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => \sect_addr_buf[25]_i_1__1_n_4\
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => \sect_addr_buf[26]_i_1__1_n_4\
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => \sect_addr_buf[27]_i_1__1_n_4\
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => \sect_addr_buf[28]_i_1__1_n_4\
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => \sect_addr_buf[29]_i_1__1_n_4\
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => \sect_addr_buf[2]_i_1__1_n_4\
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => \sect_addr_buf[30]_i_1__1_n_4\
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => \sect_addr_buf[31]_i_1__1_n_4\
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => \sect_addr_buf[3]_i_1__1_n_4\
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => \sect_addr_buf[4]_i_1__1_n_4\
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => \sect_addr_buf[5]_i_1__1_n_4\
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => \sect_addr_buf[6]_i_1__1_n_4\
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => \sect_addr_buf[7]_i_1__1_n_4\
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => \sect_addr_buf[8]_i_1__1_n_4\
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => \sect_addr_buf[9]_i_1__1_n_4\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__1_n_4\,
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_9
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_8,
      O(2) => sect_cnt0_carry_n_9,
      O(1) => sect_cnt0_carry_n_10,
      O(0) => sect_cnt0_carry_n_11,
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_8\,
      O(2) => \sect_cnt0_carry__0_n_9\,
      O(1) => \sect_cnt0_carry__0_n_10\,
      O(0) => \sect_cnt0_carry__0_n_11\,
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_8\,
      O(2) => \sect_cnt0_carry__1_n_9\,
      O(1) => \sect_cnt0_carry__1_n_10\,
      O(0) => \sect_cnt0_carry__1_n_11\,
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_8\,
      O(2) => \sect_cnt0_carry__2_n_9\,
      O(1) => \sect_cnt0_carry__2_n_10\,
      O(0) => \sect_cnt0_carry__2_n_11\,
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_16,
      Q => p_1_in(0),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_17,
      Q => p_1_in(1),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_18,
      Q => p_1_in(2),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_19,
      Q => p_1_in(3),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_25,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => \start_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => \start_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => \start_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => \start_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => \start_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => \start_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => \start_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => \start_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => \start_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => \start_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => \start_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => \start_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => \start_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => \start_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => \start_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => \start_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => \start_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => \start_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => \start_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => \start_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_8,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write is
begin
rs_wreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read is
  port (
    m_axi_gmem3_RREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem3_ARVALID : out STD_LOGIC;
    m_axi_gmem3_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem3_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem3_ARREADY : in STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_RREADY : in STD_LOGIC;
    \sum1_i_i_reg_1469_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9 : in STD_LOGIC;
    ap_block_pp3_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_10\ : STD_LOGIC;
  signal \end_addr_carry__6_n_11\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal \end_addr_carry_i_1__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_2__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_3__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_4__2_n_4\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_21 : STD_LOGIC;
  signal fifo_rctl_n_22 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_28 : STD_LOGIC;
  signal fifo_rctl_n_29 : STD_LOGIC;
  signal fifo_rctl_n_30 : STD_LOGIC;
  signal fifo_rctl_n_31 : STD_LOGIC;
  signal fifo_rctl_n_32 : STD_LOGIC;
  signal fifo_rctl_n_33 : STD_LOGIC;
  signal fifo_rctl_n_34 : STD_LOGIC;
  signal fifo_rctl_n_35 : STD_LOGIC;
  signal fifo_rctl_n_36 : STD_LOGIC;
  signal fifo_rctl_n_37 : STD_LOGIC;
  signal fifo_rctl_n_38 : STD_LOGIC;
  signal fifo_rctl_n_39 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_40 : STD_LOGIC;
  signal fifo_rctl_n_41 : STD_LOGIC;
  signal fifo_rctl_n_42 : STD_LOGIC;
  signal fifo_rctl_n_43 : STD_LOGIC;
  signal fifo_rctl_n_44 : STD_LOGIC;
  signal fifo_rctl_n_45 : STD_LOGIC;
  signal fifo_rctl_n_46 : STD_LOGIC;
  signal fifo_rctl_n_47 : STD_LOGIC;
  signal fifo_rctl_n_48 : STD_LOGIC;
  signal fifo_rctl_n_49 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__2_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_4 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem3_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem3_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_4 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__2_n_4\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_4_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__2\ : label is "soft_lutpair476";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__2\ : label is "soft_lutpair464";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__2\ : label is "soft_lutpair493";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  m_axi_gmem3_ARADDR(29 downto 0) <= \^m_axi_gmem3_araddr\(29 downto 0);
  m_axi_gmem3_ARVALID <= \^m_axi_gmem3_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3) => NLW_align_len0_carry_O_UNCONNECTED(3),
      O(2) => align_len0_carry_n_9,
      O(1) => align_len0_carry_n_10,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => align_len0_carry_n_9,
      Q => \align_len_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[2]\,
      Q => \beat_len_buf_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_4_[31]\,
      Q => \beat_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
buff_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(32) => data_pack(34),
      Q(31) => buff_rdata_n_9,
      Q(30) => buff_rdata_n_10,
      Q(29) => buff_rdata_n_11,
      Q(28) => buff_rdata_n_12,
      Q(27) => buff_rdata_n_13,
      Q(26) => buff_rdata_n_14,
      Q(25) => buff_rdata_n_15,
      Q(24) => buff_rdata_n_16,
      Q(23) => buff_rdata_n_17,
      Q(22) => buff_rdata_n_18,
      Q(21) => buff_rdata_n_19,
      Q(20) => buff_rdata_n_20,
      Q(19) => buff_rdata_n_21,
      Q(18) => buff_rdata_n_22,
      Q(17) => buff_rdata_n_23,
      Q(16) => buff_rdata_n_24,
      Q(15) => buff_rdata_n_25,
      Q(14) => buff_rdata_n_26,
      Q(13) => buff_rdata_n_27,
      Q(12) => buff_rdata_n_28,
      Q(11) => buff_rdata_n_29,
      Q(10) => buff_rdata_n_30,
      Q(9) => buff_rdata_n_31,
      Q(8) => buff_rdata_n_32,
      Q(7) => buff_rdata_n_33,
      Q(6) => buff_rdata_n_34,
      Q(5) => buff_rdata_n_35,
      Q(4) => buff_rdata_n_36,
      Q(3) => buff_rdata_n_37,
      Q(2) => buff_rdata_n_38,
      Q(1) => buff_rdata_n_39,
      Q(0) => buff_rdata_n_40,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_6,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      empty_n_reg_0 => fifo_rctl_n_4,
      m_axi_gmem3_RREADY => m_axi_gmem3_RREADY,
      m_axi_gmem3_RRESP(1 downto 0) => m_axi_gmem3_RRESP(1 downto 0),
      m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
      \pout_reg[0]\ => buff_rdata_n_7,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_6,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_29,
      Q => \^m_axi_gmem3_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\
    );
\could_multi_bursts.araddr_buf[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem3_araddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__2_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem3_araddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__2_n_4\
    );
\could_multi_bursts.araddr_buf[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem3_araddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__2_n_4\
    );
\could_multi_bursts.araddr_buf[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem3_araddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__2_n_4\
    );
\could_multi_bursts.araddr_buf[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem3_araddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4__2_n_4\
    );
\could_multi_bursts.araddr_buf[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__2_n_4\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem3_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem3_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem3_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem3_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_11\,
      S(3 downto 0) => \^m_axi_gmem3_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem3_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem3_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem3_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem3_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_11\,
      S(3 downto 0) => \^m_axi_gmem3_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem3_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem3_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem3_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem3_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_11\,
      S(3 downto 0) => \^m_axi_gmem3_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem3_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem3_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem3_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem3_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_11\,
      S(3 downto 0) => \^m_axi_gmem3_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem3_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem3_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem3_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem3_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_11\,
      S(3 downto 0) => \^m_axi_gmem3_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem3_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem3_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem3_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem3_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__1_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__1_n_11\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem3_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem3_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem3_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem3_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_10\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__2_n_4\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__2_n_4\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__2_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem3_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem3_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem3_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem3_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__2_n_4\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem3_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_8\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_9\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_10\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__2_n_11\,
      S(3 downto 2) => \^m_axi_gmem3_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__2_n_4\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__2_n_4\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem3_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_11,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_12,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_13,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_14,
      D => fifo_rctl_n_15,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_26,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => ap_rst_n_inv
    );
\end_addr_buf[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_buf[2]_i_1__2_n_4\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_9\,
      Q => \end_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_8\,
      Q => \end_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_11\,
      Q => \end_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_10\,
      Q => \end_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_9\,
      Q => \end_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_8\,
      Q => \end_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_11\,
      Q => \end_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_10\,
      Q => \end_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_9\,
      Q => \end_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_8\,
      Q => \end_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_11\,
      Q => \end_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_10\,
      Q => \end_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_9\,
      Q => \end_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_8\,
      Q => \end_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__2_n_4\,
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_11\,
      Q => \end_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_10\,
      Q => \end_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_9,
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3) => end_addr_carry_n_8,
      O(2) => end_addr_carry_n_9,
      O(1) => end_addr_carry_n_10,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__2_n_4\,
      S(2) => \end_addr_carry_i_2__2_n_4\,
      S(1) => \end_addr_carry_i_3__2_n_4\,
      S(0) => \end_addr_carry_i_4__2_n_4\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_4,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3) => \end_addr_carry__0_n_8\,
      O(2) => \end_addr_carry__0_n_9\,
      O(1) => \end_addr_carry__0_n_10\,
      O(0) => \end_addr_carry__0_n_11\,
      S(3) => \end_addr_carry__0_i_1__2_n_4\,
      S(2) => \end_addr_carry__0_i_2__2_n_4\,
      S(1) => \end_addr_carry__0_i_3__2_n_4\,
      S(0) => \end_addr_carry__0_i_4__2_n_4\
    );
\end_addr_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_1__2_n_4\
    );
\end_addr_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_2__2_n_4\
    );
\end_addr_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_3__2_n_4\
    );
\end_addr_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_4__2_n_4\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_4\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3) => \end_addr_carry__1_n_8\,
      O(2) => \end_addr_carry__1_n_9\,
      O(1) => \end_addr_carry__1_n_10\,
      O(0) => \end_addr_carry__1_n_11\,
      S(3) => \end_addr_carry__1_i_1__2_n_4\,
      S(2) => \end_addr_carry__1_i_2__2_n_4\,
      S(1) => \end_addr_carry__1_i_3__2_n_4\,
      S(0) => \end_addr_carry__1_i_4__2_n_4\
    );
\end_addr_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_1__2_n_4\
    );
\end_addr_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_2__2_n_4\
    );
\end_addr_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_3__2_n_4\
    );
\end_addr_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_4__2_n_4\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_4\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3) => \end_addr_carry__2_n_8\,
      O(2) => \end_addr_carry__2_n_9\,
      O(1) => \end_addr_carry__2_n_10\,
      O(0) => \end_addr_carry__2_n_11\,
      S(3) => \end_addr_carry__2_i_1__2_n_4\,
      S(2) => \end_addr_carry__2_i_2__2_n_4\,
      S(1) => \end_addr_carry__2_i_3__2_n_4\,
      S(0) => \end_addr_carry__2_i_4__2_n_4\
    );
\end_addr_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_1__2_n_4\
    );
\end_addr_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_2__2_n_4\
    );
\end_addr_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_3__2_n_4\
    );
\end_addr_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_4__2_n_4\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_4\,
      CO(3) => \end_addr_carry__3_n_4\,
      CO(2) => \end_addr_carry__3_n_5\,
      CO(1) => \end_addr_carry__3_n_6\,
      CO(0) => \end_addr_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3) => \end_addr_carry__3_n_8\,
      O(2) => \end_addr_carry__3_n_9\,
      O(1) => \end_addr_carry__3_n_10\,
      O(0) => \end_addr_carry__3_n_11\,
      S(3) => \end_addr_carry__3_i_1__2_n_4\,
      S(2) => \end_addr_carry__3_i_2__2_n_4\,
      S(1) => \end_addr_carry__3_i_3__2_n_4\,
      S(0) => \end_addr_carry__3_i_4__2_n_4\
    );
\end_addr_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_1__2_n_4\
    );
\end_addr_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_2__2_n_4\
    );
\end_addr_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_3__2_n_4\
    );
\end_addr_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_4__2_n_4\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_4\,
      CO(3) => \end_addr_carry__4_n_4\,
      CO(2) => \end_addr_carry__4_n_5\,
      CO(1) => \end_addr_carry__4_n_6\,
      CO(0) => \end_addr_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3) => \end_addr_carry__4_n_8\,
      O(2) => \end_addr_carry__4_n_9\,
      O(1) => \end_addr_carry__4_n_10\,
      O(0) => \end_addr_carry__4_n_11\,
      S(3) => \end_addr_carry__4_i_1__2_n_4\,
      S(2) => \end_addr_carry__4_i_2__2_n_4\,
      S(1) => \end_addr_carry__4_i_3__2_n_4\,
      S(0) => \end_addr_carry__4_i_4__2_n_4\
    );
\end_addr_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_1__2_n_4\
    );
\end_addr_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_2__2_n_4\
    );
\end_addr_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_3__2_n_4\
    );
\end_addr_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_4__2_n_4\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_4\,
      CO(3) => \end_addr_carry__5_n_4\,
      CO(2) => \end_addr_carry__5_n_5\,
      CO(1) => \end_addr_carry__5_n_6\,
      CO(0) => \end_addr_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3) => \end_addr_carry__5_n_8\,
      O(2) => \end_addr_carry__5_n_9\,
      O(1) => \end_addr_carry__5_n_10\,
      O(0) => \end_addr_carry__5_n_11\,
      S(3) => \end_addr_carry__5_i_1__2_n_4\,
      S(2) => \end_addr_carry__5_i_2__2_n_4\,
      S(1) => \end_addr_carry__5_i_3__2_n_4\,
      S(0) => \end_addr_carry__5_i_4__2_n_4\
    );
\end_addr_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_1__2_n_4\
    );
\end_addr_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_2__2_n_4\
    );
\end_addr_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_3__2_n_4\
    );
\end_addr_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_4__2_n_4\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_4\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_10\,
      O(0) => \end_addr_carry__6_n_11\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__2_n_4\,
      S(0) => \end_addr_carry__6_i_2__2_n_4\
    );
\end_addr_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_4_[31]\,
      I1 => \start_addr_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_1__2_n_4\
    );
\end_addr_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_2__2_n_4\
    );
\end_addr_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_1__2_n_4\
    );
\end_addr_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_2__2_n_4\
    );
\end_addr_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_3__2_n_4\
    );
\end_addr_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_carry_i_4__2_n_4\
    );
fifo_rctl: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rctl_n_30,
      D(18) => fifo_rctl_n_31,
      D(17) => fifo_rctl_n_32,
      D(16) => fifo_rctl_n_33,
      D(15) => fifo_rctl_n_34,
      D(14) => fifo_rctl_n_35,
      D(13) => fifo_rctl_n_36,
      D(12) => fifo_rctl_n_37,
      D(11) => fifo_rctl_n_38,
      D(10) => fifo_rctl_n_39,
      D(9) => fifo_rctl_n_40,
      D(8) => fifo_rctl_n_41,
      D(7) => fifo_rctl_n_42,
      D(6) => fifo_rctl_n_43,
      D(5) => fifo_rctl_n_44,
      D(4) => fifo_rctl_n_45,
      D(3) => fifo_rctl_n_46,
      D(2) => fifo_rctl_n_47,
      D(1) => fifo_rctl_n_48,
      D(0) => fifo_rctl_n_49,
      E(0) => fifo_rctl_n_7,
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => fifo_rctl_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(1) => \beat_len_buf_reg_n_4_[9]\,
      \beat_len_buf_reg[9]\(0) => \beat_len_buf_reg_n_4_[0]\,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_29,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem3_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_14,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_13,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_15,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => p_20_in,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_26,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_4,
      empty_n_reg_1(0) => fifo_rctl_n_8,
      empty_n_reg_2 => buff_rdata_n_7,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_4_[11]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_4_[10]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_4_[9]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_4_[8]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_4_[7]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_4_[6]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_4_[5]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_4_[4]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_4_[3]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_4_[2]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
      next_rreq => next_rreq,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_6,
      rreq_handling_reg_0 => fifo_rctl_n_28,
      rreq_handling_reg_1 => rreq_handling_reg_n_4,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_9,
      \sect_addr_buf_reg[2]_0\(0) => p_21_in,
      \sect_cnt_reg[0]\(3) => sect_cnt0_carry_n_8,
      \sect_cnt_reg[0]\(2) => sect_cnt0_carry_n_9,
      \sect_cnt_reg[0]\(1) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[0]\(0) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[0]_0\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_8\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_9\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_10\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_11\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_8\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_9\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_10\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_11\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_8\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_9\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_11\,
      \sect_len_buf_reg[0]\ => fifo_rctl_n_16,
      \sect_len_buf_reg[1]\ => fifo_rctl_n_17,
      \sect_len_buf_reg[2]\ => fifo_rctl_n_18,
      \sect_len_buf_reg[3]\ => fifo_rctl_n_19,
      \sect_len_buf_reg[4]\ => fifo_rctl_n_20,
      \sect_len_buf_reg[5]\ => fifo_rctl_n_21,
      \sect_len_buf_reg[6]\ => fifo_rctl_n_22,
      \sect_len_buf_reg[7]\ => fifo_rctl_n_23,
      \sect_len_buf_reg[7]_0\ => fifo_rreq_n_7,
      \sect_len_buf_reg[8]\ => fifo_rctl_n_24,
      \sect_len_buf_reg[9]\ => fifo_rctl_n_10,
      \sect_len_buf_reg[9]_0\ => fifo_rctl_n_25,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_4_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_4_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_4_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_4_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_4_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_4_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_4_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_4_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_4_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_4_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \start_addr_reg[31]\(19) => \start_addr_reg_n_4_[31]\,
      \start_addr_reg[31]\(18) => \start_addr_reg_n_4_[30]\,
      \start_addr_reg[31]\(17) => \start_addr_reg_n_4_[29]\,
      \start_addr_reg[31]\(16) => \start_addr_reg_n_4_[28]\,
      \start_addr_reg[31]\(15) => \start_addr_reg_n_4_[27]\,
      \start_addr_reg[31]\(14) => \start_addr_reg_n_4_[26]\,
      \start_addr_reg[31]\(13) => \start_addr_reg_n_4_[25]\,
      \start_addr_reg[31]\(12) => \start_addr_reg_n_4_[24]\,
      \start_addr_reg[31]\(11) => \start_addr_reg_n_4_[23]\,
      \start_addr_reg[31]\(10) => \start_addr_reg_n_4_[22]\,
      \start_addr_reg[31]\(9) => \start_addr_reg_n_4_[21]\,
      \start_addr_reg[31]\(8) => \start_addr_reg_n_4_[20]\,
      \start_addr_reg[31]\(7) => \start_addr_reg_n_4_[19]\,
      \start_addr_reg[31]\(6) => \start_addr_reg_n_4_[18]\,
      \start_addr_reg[31]\(5) => \start_addr_reg_n_4_[17]\,
      \start_addr_reg[31]\(4) => \start_addr_reg_n_4_[16]\,
      \start_addr_reg[31]\(3) => \start_addr_reg_n_4_[15]\,
      \start_addr_reg[31]\(2) => \start_addr_reg_n_4_[14]\,
      \start_addr_reg[31]\(1) => \start_addr_reg_n_4_[13]\,
      \start_addr_reg[31]\(0) => \start_addr_reg_n_4_[12]\
    );
fifo_rreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_rctl_n_8,
      Q(0) => rs2f_rreq_valid,
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rreq_n_7,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_4_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_4_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_4_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_4_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_4_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_4_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_4_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_4_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_4_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_4_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_4_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_4_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_4_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_4_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_4_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_4_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_4_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_4_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_4_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_4_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_4,
      full_n_reg_0 => fifo_rctl_n_6,
      invalid_len_event0 => invalid_len_event0,
      invalid_len_event_reg(30) => fifo_rreq_data(32),
      invalid_len_event_reg(29) => fifo_rreq_n_17,
      invalid_len_event_reg(28) => fifo_rreq_n_18,
      invalid_len_event_reg(27) => fifo_rreq_n_19,
      invalid_len_event_reg(26) => fifo_rreq_n_20,
      invalid_len_event_reg(25) => fifo_rreq_n_21,
      invalid_len_event_reg(24) => fifo_rreq_n_22,
      invalid_len_event_reg(23) => fifo_rreq_n_23,
      invalid_len_event_reg(22) => fifo_rreq_n_24,
      invalid_len_event_reg(21) => fifo_rreq_n_25,
      invalid_len_event_reg(20) => fifo_rreq_n_26,
      invalid_len_event_reg(19) => fifo_rreq_n_27,
      invalid_len_event_reg(18) => fifo_rreq_n_28,
      invalid_len_event_reg(17) => fifo_rreq_n_29,
      invalid_len_event_reg(16) => fifo_rreq_n_30,
      invalid_len_event_reg(15) => fifo_rreq_n_31,
      invalid_len_event_reg(14) => fifo_rreq_n_32,
      invalid_len_event_reg(13) => fifo_rreq_n_33,
      invalid_len_event_reg(12) => fifo_rreq_n_34,
      invalid_len_event_reg(11) => fifo_rreq_n_35,
      invalid_len_event_reg(10) => fifo_rreq_n_36,
      invalid_len_event_reg(9) => fifo_rreq_n_37,
      invalid_len_event_reg(8) => fifo_rreq_n_38,
      invalid_len_event_reg(7) => fifo_rreq_n_39,
      invalid_len_event_reg(6) => fifo_rreq_n_40,
      invalid_len_event_reg(5) => fifo_rreq_n_41,
      invalid_len_event_reg(4) => fifo_rreq_n_42,
      invalid_len_event_reg(3) => fifo_rreq_n_43,
      invalid_len_event_reg(2) => fifo_rreq_n_44,
      invalid_len_event_reg(1) => fifo_rreq_n_45,
      invalid_len_event_reg(0) => fifo_rreq_n_46,
      rreq_handling_reg(2) => fifo_rreq_n_12,
      rreq_handling_reg(1) => fifo_rreq_n_13,
      rreq_handling_reg(0) => fifo_rreq_n_14,
      rreq_handling_reg_0 => rreq_handling_reg_n_4,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\(0) => fifo_rreq_n_6,
      \sect_cnt_reg[19]_0\(19) => \sect_cnt_reg_n_4_[19]\,
      \sect_cnt_reg[19]_0\(18) => \sect_cnt_reg_n_4_[18]\,
      \sect_cnt_reg[19]_0\(17) => \sect_cnt_reg_n_4_[17]\,
      \sect_cnt_reg[19]_0\(16) => \sect_cnt_reg_n_4_[16]\,
      \sect_cnt_reg[19]_0\(15) => \sect_cnt_reg_n_4_[15]\,
      \sect_cnt_reg[19]_0\(14) => \sect_cnt_reg_n_4_[14]\,
      \sect_cnt_reg[19]_0\(13) => \sect_cnt_reg_n_4_[13]\,
      \sect_cnt_reg[19]_0\(12) => \sect_cnt_reg_n_4_[12]\,
      \sect_cnt_reg[19]_0\(11) => \sect_cnt_reg_n_4_[11]\,
      \sect_cnt_reg[19]_0\(10) => \sect_cnt_reg_n_4_[10]\,
      \sect_cnt_reg[19]_0\(9) => \sect_cnt_reg_n_4_[9]\,
      \sect_cnt_reg[19]_0\(8) => \sect_cnt_reg_n_4_[8]\,
      \sect_cnt_reg[19]_0\(7) => \sect_cnt_reg_n_4_[7]\,
      \sect_cnt_reg[19]_0\(6) => \sect_cnt_reg_n_4_[6]\,
      \sect_cnt_reg[19]_0\(5) => \sect_cnt_reg_n_4_[5]\,
      \sect_cnt_reg[19]_0\(4) => \sect_cnt_reg_n_4_[4]\,
      \sect_cnt_reg[19]_0\(3) => \sect_cnt_reg_n_4_[3]\,
      \sect_cnt_reg[19]_0\(2) => \sect_cnt_reg_n_4_[2]\,
      \sect_cnt_reg[19]_0\(1) => \sect_cnt_reg_n_4_[1]\,
      \sect_cnt_reg[19]_0\(0) => \sect_cnt_reg_n_4_[0]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_4_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_4_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[4]\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_4,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__2_n_4\,
      S(2) => \first_sect_carry_i_2__2_n_4\,
      S(1) => \first_sect_carry_i_3__2_n_4\,
      S(0) => \first_sect_carry_i_4__2_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__2_n_4\,
      S(1) => \first_sect_carry__0_i_2__2_n_4\,
      S(0) => \first_sect_carry__0_i_3__2_n_4\
    );
\first_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => \sect_cnt_reg_n_4_[19]\,
      I2 => \start_addr_buf_reg_n_4_[30]\,
      I3 => \sect_cnt_reg_n_4_[18]\,
      O => \first_sect_carry__0_i_1__2_n_4\
    );
\first_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => \sect_cnt_reg_n_4_[17]\,
      I2 => \sect_cnt_reg_n_4_[15]\,
      I3 => \start_addr_buf_reg_n_4_[27]\,
      I4 => \sect_cnt_reg_n_4_[16]\,
      I5 => \start_addr_buf_reg_n_4_[28]\,
      O => \first_sect_carry__0_i_2__2_n_4\
    );
\first_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => \sect_cnt_reg_n_4_[14]\,
      I2 => \sect_cnt_reg_n_4_[12]\,
      I3 => \start_addr_buf_reg_n_4_[24]\,
      I4 => \sect_cnt_reg_n_4_[13]\,
      I5 => \start_addr_buf_reg_n_4_[25]\,
      O => \first_sect_carry__0_i_3__2_n_4\
    );
\first_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => \sect_cnt_reg_n_4_[11]\,
      I2 => \sect_cnt_reg_n_4_[10]\,
      I3 => \start_addr_buf_reg_n_4_[22]\,
      I4 => \sect_cnt_reg_n_4_[9]\,
      I5 => \start_addr_buf_reg_n_4_[21]\,
      O => \first_sect_carry_i_1__2_n_4\
    );
\first_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_4_[8]\,
      I1 => \start_addr_buf_reg_n_4_[20]\,
      I2 => \sect_cnt_reg_n_4_[6]\,
      I3 => \start_addr_buf_reg_n_4_[18]\,
      I4 => \start_addr_buf_reg_n_4_[19]\,
      I5 => \sect_cnt_reg_n_4_[7]\,
      O => \first_sect_carry_i_2__2_n_4\
    );
\first_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => \sect_cnt_reg_n_4_[5]\,
      I2 => \sect_cnt_reg_n_4_[3]\,
      I3 => \start_addr_buf_reg_n_4_[15]\,
      I4 => \sect_cnt_reg_n_4_[4]\,
      I5 => \start_addr_buf_reg_n_4_[16]\,
      O => \first_sect_carry_i_3__2_n_4\
    );
\first_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => \sect_cnt_reg_n_4_[2]\,
      I2 => \sect_cnt_reg_n_4_[0]\,
      I3 => \start_addr_buf_reg_n_4_[12]\,
      I4 => \sect_cnt_reg_n_4_[1]\,
      I5 => \start_addr_buf_reg_n_4_[13]\,
      O => \first_sect_carry_i_4__2_n_4\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_4,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_4,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_8,
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_12,
      S(1) => fifo_rreq_n_13,
      S(0) => fifo_rreq_n_14
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_28,
      Q => rreq_handling_reg_n_4,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => next_beat,
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(31 downto 0) => \bus_equal_gen.data_buf\(31 downto 0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter9 => ap_enable_reg_pp3_iter9,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ => \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\,
      rdata_ack_t => rdata_ack_t,
      readData32_U0_m_axi_D_input_AXI_RREADY => readData32_U0_m_axi_D_input_AXI_RREADY
    );
rs_rreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11
     port map (
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      readData32_U0_m_axi_D_input_AXI_ARVALID => readData32_U0_m_axi_D_input_AXI_ARVALID,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \sum1_i_i_reg_1469_reg[29]\(29 downto 0) => \sum1_i_i_reg_1469_reg[29]\(29 downto 0)
    );
\sect_addr_buf[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[10]\,
      O => \sect_addr_buf[10]_i_1__2_n_4\
    );
\sect_addr_buf[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[11]\,
      O => \sect_addr_buf[11]_i_2__2_n_4\
    );
\sect_addr_buf[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[0]\,
      O => \sect_addr_buf[12]_i_1__2_n_4\
    );
\sect_addr_buf[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[1]\,
      O => \sect_addr_buf[13]_i_1__2_n_4\
    );
\sect_addr_buf[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[2]\,
      O => \sect_addr_buf[14]_i_1__2_n_4\
    );
\sect_addr_buf[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[3]\,
      O => \sect_addr_buf[15]_i_1__2_n_4\
    );
\sect_addr_buf[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[4]\,
      O => \sect_addr_buf[16]_i_1__2_n_4\
    );
\sect_addr_buf[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[5]\,
      O => \sect_addr_buf[17]_i_1__2_n_4\
    );
\sect_addr_buf[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[6]\,
      O => \sect_addr_buf[18]_i_1__2_n_4\
    );
\sect_addr_buf[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[7]\,
      O => \sect_addr_buf[19]_i_1__2_n_4\
    );
\sect_addr_buf[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[8]\,
      O => \sect_addr_buf[20]_i_1__2_n_4\
    );
\sect_addr_buf[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[9]\,
      O => \sect_addr_buf[21]_i_1__2_n_4\
    );
\sect_addr_buf[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[10]\,
      O => \sect_addr_buf[22]_i_1__2_n_4\
    );
\sect_addr_buf[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[11]\,
      O => \sect_addr_buf[23]_i_1__2_n_4\
    );
\sect_addr_buf[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[12]\,
      O => \sect_addr_buf[24]_i_1__2_n_4\
    );
\sect_addr_buf[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[13]\,
      O => \sect_addr_buf[25]_i_1__2_n_4\
    );
\sect_addr_buf[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[14]\,
      O => \sect_addr_buf[26]_i_1__2_n_4\
    );
\sect_addr_buf[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[15]\,
      O => \sect_addr_buf[27]_i_1__2_n_4\
    );
\sect_addr_buf[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[16]\,
      O => \sect_addr_buf[28]_i_1__2_n_4\
    );
\sect_addr_buf[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[17]\,
      O => \sect_addr_buf[29]_i_1__2_n_4\
    );
\sect_addr_buf[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[2]\,
      O => \sect_addr_buf[2]_i_1__2_n_4\
    );
\sect_addr_buf[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[18]\,
      O => \sect_addr_buf[30]_i_1__2_n_4\
    );
\sect_addr_buf[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_4_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_4_[19]\,
      O => \sect_addr_buf[31]_i_1__2_n_4\
    );
\sect_addr_buf[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[3]\,
      O => \sect_addr_buf[3]_i_1__2_n_4\
    );
\sect_addr_buf[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[4]\,
      O => \sect_addr_buf[4]_i_1__2_n_4\
    );
\sect_addr_buf[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[5]\,
      O => \sect_addr_buf[5]_i_1__2_n_4\
    );
\sect_addr_buf[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[6]\,
      O => \sect_addr_buf[6]_i_1__2_n_4\
    );
\sect_addr_buf[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[7]\,
      O => \sect_addr_buf[7]_i_1__2_n_4\
    );
\sect_addr_buf[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[8]\,
      O => \sect_addr_buf[8]_i_1__2_n_4\
    );
\sect_addr_buf[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_4_[9]\,
      O => \sect_addr_buf[9]_i_1__2_n_4\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_rctl_n_9
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__2_n_4\,
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_rctl_n_9
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => \sect_cnt_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_8,
      O(2) => sect_cnt0_carry_n_9,
      O(1) => sect_cnt0_carry_n_10,
      O(0) => sect_cnt0_carry_n_11,
      S(3) => \sect_cnt_reg_n_4_[4]\,
      S(2) => \sect_cnt_reg_n_4_[3]\,
      S(1) => \sect_cnt_reg_n_4_[2]\,
      S(0) => \sect_cnt_reg_n_4_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_8\,
      O(2) => \sect_cnt0_carry__0_n_9\,
      O(1) => \sect_cnt0_carry__0_n_10\,
      O(0) => \sect_cnt0_carry__0_n_11\,
      S(3) => \sect_cnt_reg_n_4_[8]\,
      S(2) => \sect_cnt_reg_n_4_[7]\,
      S(1) => \sect_cnt_reg_n_4_[6]\,
      S(0) => \sect_cnt_reg_n_4_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_8\,
      O(2) => \sect_cnt0_carry__1_n_9\,
      O(1) => \sect_cnt0_carry__1_n_10\,
      O(0) => \sect_cnt0_carry__1_n_11\,
      S(3) => \sect_cnt_reg_n_4_[12]\,
      S(2) => \sect_cnt_reg_n_4_[11]\,
      S(1) => \sect_cnt_reg_n_4_[10]\,
      S(0) => \sect_cnt_reg_n_4_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_8\,
      O(2) => \sect_cnt0_carry__2_n_9\,
      O(1) => \sect_cnt0_carry__2_n_10\,
      O(0) => \sect_cnt0_carry__2_n_11\,
      S(3) => \sect_cnt_reg_n_4_[16]\,
      S(2) => \sect_cnt_reg_n_4_[15]\,
      S(1) => \sect_cnt_reg_n_4_[14]\,
      S(0) => \sect_cnt_reg_n_4_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_9\,
      O(1) => \sect_cnt0_carry__3_n_10\,
      O(0) => \sect_cnt0_carry__3_n_11\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_4_[19]\,
      S(1) => \sect_cnt_reg_n_4_[18]\,
      S(0) => \sect_cnt_reg_n_4_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_49,
      Q => \sect_cnt_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_39,
      Q => \sect_cnt_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_38,
      Q => \sect_cnt_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_37,
      Q => \sect_cnt_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_36,
      Q => \sect_cnt_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_35,
      Q => \sect_cnt_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_34,
      Q => \sect_cnt_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_33,
      Q => \sect_cnt_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_32,
      Q => \sect_cnt_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_31,
      Q => \sect_cnt_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_30,
      Q => \sect_cnt_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_48,
      Q => \sect_cnt_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_47,
      Q => \sect_cnt_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_46,
      Q => \sect_cnt_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_45,
      Q => \sect_cnt_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_44,
      Q => \sect_cnt_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_43,
      Q => \sect_cnt_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_42,
      Q => \sect_cnt_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_41,
      Q => \sect_cnt_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rctl_n_40,
      Q => \sect_cnt_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_16,
      Q => p_1_in(0),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_17,
      Q => p_1_in(1),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_18,
      Q => p_1_in(2),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_19,
      Q => p_1_in(3),
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_21,
      Q => \sect_len_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_22,
      Q => \sect_len_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_23,
      Q => \sect_len_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_24,
      Q => \sect_len_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_25,
      Q => \sect_len_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => \start_addr_buf_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => \start_addr_buf_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => \start_addr_buf_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => \start_addr_buf_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => \start_addr_buf_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => \start_addr_buf_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => \start_addr_buf_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => \start_addr_buf_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => \start_addr_buf_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => \start_addr_buf_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => \start_addr_buf_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => \start_addr_buf_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => \start_addr_buf_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => \start_addr_buf_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => \start_addr_buf_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => \start_addr_buf_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => \start_addr_buf_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => \start_addr_buf_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => \start_addr_buf_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => \start_addr_buf_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => \start_addr_buf_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => \start_addr_buf_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => \start_addr_buf_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => \start_addr_buf_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => \start_addr_buf_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => \start_addr_buf_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => \start_addr_buf_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => \start_addr_buf_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => \start_addr_buf_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => \start_addr_buf_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_7,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write is
begin
rs_wreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read is
  port (
    m_axi_gmem4_RREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem4_RVALID : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read is
  signal buff_rdata_n_5 : STD_LOGIC;
  signal \bus_equal_gen.rdata_valid_t_reg_n_4\ : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
begin
buff_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_5,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      m_axi_gmem4_RREADY => m_axi_gmem4_RREADY,
      m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_5,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      R => SR(0)
    );
fifo_rreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      rs2f_rreq_ack => rs2f_rreq_ack
    );
rs_rdata: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_4\,
      rdata_ack_t => rdata_ack_t
    );
rs_rreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      rs2f_rreq_ack => rs2f_rreq_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write is
  port (
    gmem4_WREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem4_BREADY : out STD_LOGIC;
    \pout_reg[2]\ : out STD_LOGIC;
    gmem4_BVALID : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_gmem4_WVALID : out STD_LOGIC;
    m_axi_gmem4_WLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC;
    \throttl_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem4_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_vld_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    writeData_U0_m_axi_D_output_AXI_AWVALID : in STD_LOGIC;
    m_axi_gmem4_BVALID : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_reg : in STD_LOGIC;
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ : in STD_LOGIC;
    \sum_i_reg_302_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    pop0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_0 : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \align_len_reg_n_4_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_4_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_4\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal \end_addr_carry_i_1__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_2__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_3__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_4__3_n_4\ : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_19 : STD_LOGIC;
  signal fifo_resp_n_20 : STD_LOGIC;
  signal fifo_resp_n_21 : STD_LOGIC;
  signal fifo_resp_n_22 : STD_LOGIC;
  signal fifo_resp_n_23 : STD_LOGIC;
  signal fifo_resp_n_24 : STD_LOGIC;
  signal fifo_resp_n_25 : STD_LOGIC;
  signal fifo_resp_n_26 : STD_LOGIC;
  signal fifo_resp_n_31 : STD_LOGIC;
  signal fifo_resp_n_32 : STD_LOGIC;
  signal fifo_resp_n_33 : STD_LOGIC;
  signal fifo_resp_n_34 : STD_LOGIC;
  signal fifo_resp_n_35 : STD_LOGIC;
  signal fifo_resp_n_4 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_4 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_7\ : STD_LOGIC;
  signal \first_sect_carry_i_1__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_2__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_3__3_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_4__3_n_4\ : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__0_n_7\ : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_gmem4_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem4_bready\ : STD_LOGIC;
  signal \^m_axi_gmem4_wlast\ : STD_LOGIC;
  signal \^m_axi_gmem4_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_30_in : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf_reg_n_4_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_4_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[7]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_4 : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair555";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__3\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__3\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__3\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__3\ : label is "soft_lutpair548";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__3\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__3\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__3\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__3\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__3\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__3\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__3\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__3\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__3\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__3\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__3\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__3\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__3\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__3\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__3\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__3\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__3\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__3\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__3\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__3\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__3\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__3\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__3\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__3\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__3\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__3\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__3\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__3\ : label is "soft_lutpair581";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair550";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  SR(0) <= \^sr\(0);
  m_axi_gmem4_AWADDR(29 downto 0) <= \^m_axi_gmem4_awaddr\(29 downto 0);
  m_axi_gmem4_BREADY <= \^m_axi_gmem4_bready\;
  m_axi_gmem4_WLAST <= \^m_axi_gmem4_wlast\;
  m_axi_gmem4_WVALID <= \^m_axi_gmem4_wvalid\;
  \throttl_cnt_reg[7]\ <= \^throttl_cnt_reg[7]\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_wreq_data(32),
      DI(0) => '0',
      O(3) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(3),
      O(2) => align_len0(31),
      O(1) => align_len0(2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(2),
      Q => \align_len_reg_n_4_[2]\,
      R => fifo_wreq_n_48
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(31),
      Q => \align_len_reg_n_4_[31]\,
      R => fifo_wreq_n_48
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_4_[31]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
buff_wdata: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_buffer
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => p_30_in,
      Q(35 downto 32) => tmp_strb(3 downto 0),
      Q(31) => buff_wdata_n_13,
      Q(30) => buff_wdata_n_14,
      Q(29) => buff_wdata_n_15,
      Q(28) => buff_wdata_n_16,
      Q(27) => buff_wdata_n_17,
      Q(26) => buff_wdata_n_18,
      Q(25) => buff_wdata_n_19,
      Q(24) => buff_wdata_n_20,
      Q(23) => buff_wdata_n_21,
      Q(22) => buff_wdata_n_22,
      Q(21) => buff_wdata_n_23,
      Q(20) => buff_wdata_n_24,
      Q(19) => buff_wdata_n_25,
      Q(18) => buff_wdata_n_26,
      Q(17) => buff_wdata_n_27,
      Q(16) => buff_wdata_n_28,
      Q(15) => buff_wdata_n_29,
      Q(14) => buff_wdata_n_30,
      Q(13) => buff_wdata_n_31,
      Q(12) => buff_wdata_n_32,
      Q(11) => buff_wdata_n_33,
      Q(10) => buff_wdata_n_34,
      Q(9) => buff_wdata_n_35,
      Q(8) => buff_wdata_n_36,
      Q(7) => buff_wdata_n_37,
      Q(6) => buff_wdata_n_38,
      Q(5) => buff_wdata_n_39,
      Q(4) => buff_wdata_n_40,
      Q(3) => buff_wdata_n_41,
      Q(2) => buff_wdata_n_42,
      Q(1) => buff_wdata_n_43,
      Q(0) => buff_wdata_n_44,
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_8,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \^m_axi_gmem4_wvalid\,
      data_valid => data_valid,
      gmem4_WREADY => gmem4_WREADY,
      m_axi_gmem4_WREADY => m_axi_gmem4_WREADY,
      push => push,
      \q_tmp_reg[0]_0\ => \^sr\(0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_11\,
      Q => \^m_axi_gmem4_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_8,
      Q => \^m_axi_gmem4_wvalid\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem4_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_gmem4_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_gmem4_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_gmem4_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_gmem4_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_gmem4_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_29,
      Q => m_axi_gmem4_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_28,
      Q => m_axi_gmem4_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_27,
      Q => m_axi_gmem4_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_26,
      Q => m_axi_gmem4_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_25,
      Q => m_axi_gmem4_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem4_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_24,
      Q => m_axi_gmem4_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_23,
      Q => m_axi_gmem4_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_22,
      Q => m_axi_gmem4_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_21,
      Q => m_axi_gmem4_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_20,
      Q => m_axi_gmem4_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_19,
      Q => m_axi_gmem4_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_18,
      Q => m_axi_gmem4_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_17,
      Q => m_axi_gmem4_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_16,
      Q => m_axi_gmem4_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_15,
      Q => m_axi_gmem4_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_gmem4_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_14,
      Q => m_axi_gmem4_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_13,
      Q => m_axi_gmem4_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_gmem4_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_gmem4_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_gmem4_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_gmem4_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_gmem4_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_gmem4_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_gmem4_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo
     port map (
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_11\,
      \bus_equal_gen.WVALID_Dummy_reg\ => \^m_axi_gmem4_wvalid\,
      \bus_equal_gen.len_cnt_reg[7]\(0) => \bus_equal_gen.fifo_burst_n_12\,
      \could_multi_bursts.awlen_buf_reg[0]\ => \bus_equal_gen.fifo_burst_n_10\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem4_WLAST => \^m_axi_gmem4_wlast\,
      m_axi_gmem4_WREADY => m_axi_gmem4_WREADY,
      push => push_1,
      \sect_len_buf_reg[9]\(9 downto 4) => sect_len_buf(9 downto 4),
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_4_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_4_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_4_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_4_[0]\
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(4),
      I1 => \bus_equal_gen.len_cnt_reg__0\(2),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_4\,
      O => \p_0_in__0\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_4\,
      I2 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(1),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_4\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__0\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_12\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem4_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem4_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem4_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem4_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_4,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem4_awaddr\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem4_awaddr\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem4_awaddr\(0),
      I1 => \^q\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem4_awaddr\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem4_awaddr\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_4_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_4_n_4\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem4_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem4_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem4_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem4_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem4_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem4_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem4_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem4_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem4_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem4_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem4_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem4_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem4_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem4_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem4_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem4_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem4_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem4_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem4_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem4_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem4_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem4_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem4_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem4_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem4_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem4_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem4_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem4_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem4_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem4_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem4_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem4_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem4_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_4\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_4\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_4\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem4_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem4_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem4_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem4_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem4_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem4_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_4\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_4\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem4_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_33,
      Q => \could_multi_bursts.last_sect_buf_reg_n_4\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_34
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_34
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_34
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_34
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_34
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_34
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_32,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_4_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[5]\,
      DI(2) => \start_addr_reg_n_4_[4]\,
      DI(1) => \start_addr_reg_n_4_[3]\,
      DI(0) => \start_addr_reg_n_4_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__3_n_4\,
      S(2) => \end_addr_carry_i_2__3_n_4\,
      S(1) => \end_addr_carry_i_3__3_n_4\,
      S(0) => \end_addr_carry_i_4__3_n_4\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_4,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[9]\,
      DI(2) => \start_addr_reg_n_4_[8]\,
      DI(1) => \start_addr_reg_n_4_[7]\,
      DI(0) => \start_addr_reg_n_4_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_carry__0_i_1__3_n_4\,
      S(2) => \end_addr_carry__0_i_2__3_n_4\,
      S(1) => \end_addr_carry__0_i_3__3_n_4\,
      S(0) => \end_addr_carry__0_i_4__3_n_4\
    );
\end_addr_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[9]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_1__3_n_4\
    );
\end_addr_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[8]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_2__3_n_4\
    );
\end_addr_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[7]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_3__3_n_4\
    );
\end_addr_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[6]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__0_i_4__3_n_4\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_4\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[13]\,
      DI(2) => \start_addr_reg_n_4_[12]\,
      DI(1) => \start_addr_reg_n_4_[11]\,
      DI(0) => \start_addr_reg_n_4_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_carry__1_i_1__3_n_4\,
      S(2) => \end_addr_carry__1_i_2__3_n_4\,
      S(1) => \end_addr_carry__1_i_3__3_n_4\,
      S(0) => \end_addr_carry__1_i_4__3_n_4\
    );
\end_addr_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_1__3_n_4\
    );
\end_addr_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_2__3_n_4\
    );
\end_addr_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[11]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_3__3_n_4\
    );
\end_addr_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[10]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__1_i_4__3_n_4\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_4\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[17]\,
      DI(2) => \start_addr_reg_n_4_[16]\,
      DI(1) => \start_addr_reg_n_4_[15]\,
      DI(0) => \start_addr_reg_n_4_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_carry__2_i_1__3_n_4\,
      S(2) => \end_addr_carry__2_i_2__3_n_4\,
      S(1) => \end_addr_carry__2_i_3__3_n_4\,
      S(0) => \end_addr_carry__2_i_4__3_n_4\
    );
\end_addr_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_1__3_n_4\
    );
\end_addr_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_2__3_n_4\
    );
\end_addr_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_3__3_n_4\
    );
\end_addr_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__2_i_4__3_n_4\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_4\,
      CO(3) => \end_addr_carry__3_n_4\,
      CO(2) => \end_addr_carry__3_n_5\,
      CO(1) => \end_addr_carry__3_n_6\,
      CO(0) => \end_addr_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[21]\,
      DI(2) => \start_addr_reg_n_4_[20]\,
      DI(1) => \start_addr_reg_n_4_[19]\,
      DI(0) => \start_addr_reg_n_4_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_carry__3_i_1__3_n_4\,
      S(2) => \end_addr_carry__3_i_2__3_n_4\,
      S(1) => \end_addr_carry__3_i_3__3_n_4\,
      S(0) => \end_addr_carry__3_i_4__3_n_4\
    );
\end_addr_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_1__3_n_4\
    );
\end_addr_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_2__3_n_4\
    );
\end_addr_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_3__3_n_4\
    );
\end_addr_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__3_i_4__3_n_4\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_4\,
      CO(3) => \end_addr_carry__4_n_4\,
      CO(2) => \end_addr_carry__4_n_5\,
      CO(1) => \end_addr_carry__4_n_6\,
      CO(0) => \end_addr_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[25]\,
      DI(2) => \start_addr_reg_n_4_[24]\,
      DI(1) => \start_addr_reg_n_4_[23]\,
      DI(0) => \start_addr_reg_n_4_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_carry__4_i_1__3_n_4\,
      S(2) => \end_addr_carry__4_i_2__3_n_4\,
      S(1) => \end_addr_carry__4_i_3__3_n_4\,
      S(0) => \end_addr_carry__4_i_4__3_n_4\
    );
\end_addr_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_1__3_n_4\
    );
\end_addr_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_2__3_n_4\
    );
\end_addr_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_3__3_n_4\
    );
\end_addr_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__4_i_4__3_n_4\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_4\,
      CO(3) => \end_addr_carry__5_n_4\,
      CO(2) => \end_addr_carry__5_n_5\,
      CO(1) => \end_addr_carry__5_n_6\,
      CO(0) => \end_addr_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_4_[29]\,
      DI(2) => \start_addr_reg_n_4_[28]\,
      DI(1) => \start_addr_reg_n_4_[27]\,
      DI(0) => \start_addr_reg_n_4_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_carry__5_i_1__3_n_4\,
      S(2) => \end_addr_carry__5_i_2__3_n_4\,
      S(1) => \end_addr_carry__5_i_3__3_n_4\,
      S(0) => \end_addr_carry__5_i_4__3_n_4\
    );
\end_addr_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_1__3_n_4\
    );
\end_addr_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_2__3_n_4\
    );
\end_addr_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_3__3_n_4\
    );
\end_addr_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__5_i_4__3_n_4\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_4\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_4_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__3_n_4\,
      S(0) => \end_addr_carry__6_i_2__3_n_4\
    );
\end_addr_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_4_[31]\,
      I1 => \start_addr_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_1__3_n_4\
    );
\end_addr_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry__6_i_2__3_n_4\
    );
\end_addr_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[5]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_1__3_n_4\
    );
\end_addr_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[4]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_2__3_n_4\
    );
\end_addr_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[3]\,
      I1 => \align_len_reg_n_4_[31]\,
      O => \end_addr_carry_i_3__3_n_4\
    );
\end_addr_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_4_[2]\,
      I1 => \align_len_reg_n_4_[2]\,
      O => \end_addr_carry_i_4__3_n_4\
    );
fifo_resp: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_resp_n_7,
      D(18) => fifo_resp_n_8,
      D(17) => fifo_resp_n_9,
      D(16) => fifo_resp_n_10,
      D(15) => fifo_resp_n_11,
      D(14) => fifo_resp_n_12,
      D(13) => fifo_resp_n_13,
      D(12) => fifo_resp_n_14,
      D(11) => fifo_resp_n_15,
      D(10) => fifo_resp_n_16,
      D(9) => fifo_resp_n_17,
      D(8) => fifo_resp_n_18,
      D(7) => fifo_resp_n_19,
      D(6) => fifo_resp_n_20,
      D(5) => fifo_resp_n_21,
      D(4) => fifo_resp_n_22,
      D(3) => fifo_resp_n_23,
      D(2) => fifo_resp_n_24,
      D(1) => fifo_resp_n_25,
      D(0) => fifo_resp_n_26,
      Q(19) => \start_addr_reg_n_4_[31]\,
      Q(18) => \start_addr_reg_n_4_[30]\,
      Q(17) => \start_addr_reg_n_4_[29]\,
      Q(16) => \start_addr_reg_n_4_[28]\,
      Q(15) => \start_addr_reg_n_4_[27]\,
      Q(14) => \start_addr_reg_n_4_[26]\,
      Q(13) => \start_addr_reg_n_4_[25]\,
      Q(12) => \start_addr_reg_n_4_[24]\,
      Q(11) => \start_addr_reg_n_4_[23]\,
      Q(10) => \start_addr_reg_n_4_[22]\,
      Q(9) => \start_addr_reg_n_4_[21]\,
      Q(8) => \start_addr_reg_n_4_[20]\,
      Q(7) => \start_addr_reg_n_4_[19]\,
      Q(6) => \start_addr_reg_n_4_[18]\,
      Q(5) => \start_addr_reg_n_4_[17]\,
      Q(4) => \start_addr_reg_n_4_[16]\,
      Q(3) => \start_addr_reg_n_4_[15]\,
      Q(2) => \start_addr_reg_n_4_[14]\,
      Q(1) => \start_addr_reg_n_4_[13]\,
      Q(0) => \start_addr_reg_n_4_[12]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_4,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \^awvalid_dummy\,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_33,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_4\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_resp_n_34,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_32,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_4\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_4,
      full_n_reg_0 => \^m_axi_gmem4_bready\,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      last_sect_buf => last_sect_buf,
      m_axi_gmem4_BVALID => m_axi_gmem4_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_wreq => next_wreq,
      push => push_1,
      push_0 => push_0,
      \sect_addr_buf_reg[2]\(0) => fifo_resp_n_35,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_10\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \throttl_cnt_reg[5]\ => \throttl_cnt_reg[5]\,
      wreq_handling_reg => fifo_resp_n_31,
      wreq_handling_reg_0 => wreq_handling_reg_n_4
    );
fifo_resp_to_user: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2\
     port map (
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8_reg => ap_enable_reg_pp0_iter8_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      data_vld_reg_0 => data_vld_reg,
      data_vld_reg_1 => data_vld_reg_0,
      \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ => \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\,
      gmem4_BVALID => gmem4_BVALID,
      m_axi_gmem4_BREADY => \^m_axi_gmem4_bready\,
      pop0 => pop0,
      \pout_reg[2]_0\ => \pout_reg[2]\,
      push => push_0
    );
fifo_wreq: entity work.\zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => align_len0_0,
      Q(0) => rs2f_wreq_valid,
      S(3) => fifo_wreq_n_39,
      S(2) => fifo_wreq_n_40,
      S(1) => fifo_wreq_n_41,
      S(0) => fifo_wreq_n_42,
      SR(0) => fifo_wreq_n_48,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \data_p1_reg[29]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_4,
      invalid_len_event_reg => fifo_wreq_n_7,
      invalid_len_event_reg_0(30) => fifo_wreq_data(32),
      invalid_len_event_reg_0(29) => fifo_wreq_n_9,
      invalid_len_event_reg_0(28) => fifo_wreq_n_10,
      invalid_len_event_reg_0(27) => fifo_wreq_n_11,
      invalid_len_event_reg_0(26) => fifo_wreq_n_12,
      invalid_len_event_reg_0(25) => fifo_wreq_n_13,
      invalid_len_event_reg_0(24) => fifo_wreq_n_14,
      invalid_len_event_reg_0(23) => fifo_wreq_n_15,
      invalid_len_event_reg_0(22) => fifo_wreq_n_16,
      invalid_len_event_reg_0(21) => fifo_wreq_n_17,
      invalid_len_event_reg_0(20) => fifo_wreq_n_18,
      invalid_len_event_reg_0(19) => fifo_wreq_n_19,
      invalid_len_event_reg_0(18) => fifo_wreq_n_20,
      invalid_len_event_reg_0(17) => fifo_wreq_n_21,
      invalid_len_event_reg_0(16) => fifo_wreq_n_22,
      invalid_len_event_reg_0(15) => fifo_wreq_n_23,
      invalid_len_event_reg_0(14) => fifo_wreq_n_24,
      invalid_len_event_reg_0(13) => fifo_wreq_n_25,
      invalid_len_event_reg_0(12) => fifo_wreq_n_26,
      invalid_len_event_reg_0(11) => fifo_wreq_n_27,
      invalid_len_event_reg_0(10) => fifo_wreq_n_28,
      invalid_len_event_reg_0(9) => fifo_wreq_n_29,
      invalid_len_event_reg_0(8) => fifo_wreq_n_30,
      invalid_len_event_reg_0(7) => fifo_wreq_n_31,
      invalid_len_event_reg_0(6) => fifo_wreq_n_32,
      invalid_len_event_reg_0(5) => fifo_wreq_n_33,
      invalid_len_event_reg_0(4) => fifo_wreq_n_34,
      invalid_len_event_reg_0(3) => fifo_wreq_n_35,
      invalid_len_event_reg_0(2) => fifo_wreq_n_36,
      invalid_len_event_reg_0(1) => fifo_wreq_n_37,
      invalid_len_event_reg_0(0) => fifo_wreq_n_38,
      last_sect_buf => last_sect_buf,
      \q_reg[0]_0\(2) => fifo_wreq_n_43,
      \q_reg[0]_0\(1) => fifo_wreq_n_44,
      \q_reg[0]_0\(0) => fifo_wreq_n_45,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[0]\(0) => fifo_wreq_n_47,
      \sect_cnt_reg[19]\(19 downto 0) => sect_cnt(19 downto 0),
      \sect_len_buf_reg[7]\ => \bus_equal_gen.fifo_burst_n_10\,
      wreq_handling_reg => wreq_handling_reg_n_4
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_4,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__3_n_4\,
      S(2) => \first_sect_carry_i_2__3_n_4\,
      S(1) => \first_sect_carry_i_3__3_n_4\,
      S(0) => \first_sect_carry_i_4__3_n_4\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_4,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_6\,
      CO(0) => \first_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__3_n_4\,
      S(1) => \first_sect_carry__0_i_2__3_n_4\,
      S(0) => \first_sect_carry__0_i_3__3_n_4\
    );
\first_sect_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => sect_cnt(19),
      I2 => start_addr_buf(30),
      I3 => sect_cnt(18),
      O => \first_sect_carry__0_i_1__3_n_4\
    );
\first_sect_carry__0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(17),
      I1 => start_addr_buf(29),
      I2 => sect_cnt(15),
      I3 => start_addr_buf(27),
      I4 => start_addr_buf(28),
      I5 => sect_cnt(16),
      O => \first_sect_carry__0_i_2__3_n_4\
    );
\first_sect_carry__0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => sect_cnt(14),
      I2 => sect_cnt(12),
      I3 => start_addr_buf(24),
      I4 => sect_cnt(13),
      I5 => start_addr_buf(25),
      O => \first_sect_carry__0_i_3__3_n_4\
    );
\first_sect_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => sect_cnt(11),
      I2 => sect_cnt(9),
      I3 => start_addr_buf(21),
      I4 => sect_cnt(10),
      I5 => start_addr_buf(22),
      O => \first_sect_carry_i_1__3_n_4\
    );
\first_sect_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => sect_cnt(7),
      I2 => sect_cnt(8),
      I3 => start_addr_buf(20),
      I4 => sect_cnt(6),
      I5 => start_addr_buf(18),
      O => \first_sect_carry_i_2__3_n_4\
    );
\first_sect_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => sect_cnt(5),
      I2 => sect_cnt(3),
      I3 => start_addr_buf(15),
      I4 => sect_cnt(4),
      I5 => start_addr_buf(16),
      O => \first_sect_carry_i_3__3_n_4\
    );
\first_sect_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(2),
      I1 => start_addr_buf(14),
      I2 => sect_cnt(0),
      I3 => start_addr_buf(12),
      I4 => start_addr_buf(13),
      I5 => sect_cnt(1),
      O => \first_sect_carry_i_4__3_n_4\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_7,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_39,
      S(2) => fifo_wreq_n_40,
      S(1) => fifo_wreq_n_41,
      S(0) => fifo_wreq_n_42
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_4,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_6\,
      CO(0) => \last_sect_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_43,
      S(1) => fifo_wreq_n_44,
      S(0) => fifo_wreq_n_45
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_reg_slice
     port map (
      Q(0) => rs2f_wreq_valid,
      ap_clk => ap_clk,
      ap_rst_n => \^sr\(0),
      \q_reg[29]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \sum_i_reg_302_reg[29]\(29 downto 0) => \sum_i_reg_302_reg[29]\(29 downto 0),
      writeData_U0_m_axi_D_output_AXI_AWVALID => writeData_U0_m_axi_D_output_AXI_AWVALID
    );
\sect_addr_buf[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_4_[10]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_4_[11]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_4_[2]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_4_[3]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_4_[4]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_4_[5]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_4_[6]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_4_[7]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_4_[8]\,
      R => fifo_resp_n_35
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_4_[9]\,
      R => fifo_resp_n_35
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_26,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_16,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_15,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_14,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_13,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_12,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_11,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_10,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_9,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_8,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_7,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_25,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_24,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_23,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_22,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_21,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_20,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_19,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_18,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_47,
      D => fifo_resp_n_17,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(2),
      I1 => \end_addr_buf_reg_n_4_[2]\,
      I2 => beat_len_buf(0),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_4\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(3),
      I1 => \end_addr_buf_reg_n_4_[3]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_4\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(4),
      I1 => \end_addr_buf_reg_n_4_[4]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_4\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(5),
      I1 => \end_addr_buf_reg_n_4_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_4\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(6),
      I1 => \end_addr_buf_reg_n_4_[6]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_4\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(7),
      I1 => \end_addr_buf_reg_n_4_[7]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_4\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(8),
      I1 => \end_addr_buf_reg_n_4_[8]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_4\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(9),
      I1 => \end_addr_buf_reg_n_4_[9]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_4\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(10),
      I1 => \end_addr_buf_reg_n_4_[10]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_4\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(11),
      I1 => \end_addr_buf_reg_n_4_[11]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_4\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[0]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[1]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[2]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[3]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[4]_i_1_n_4\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[5]_i_1_n_4\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[6]_i_1_n_4\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[7]_i_1_n_4\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[8]_i_1_n_4\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => \sect_len_buf[9]_i_2_n_4\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_4_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_30,
      Q => \start_addr_reg_n_4_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_29,
      Q => \start_addr_reg_n_4_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_28,
      Q => \start_addr_reg_n_4_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_27,
      Q => \start_addr_reg_n_4_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_26,
      Q => \start_addr_reg_n_4_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_25,
      Q => \start_addr_reg_n_4_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_24,
      Q => \start_addr_reg_n_4_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_23,
      Q => \start_addr_reg_n_4_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_22,
      Q => \start_addr_reg_n_4_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_21,
      Q => \start_addr_reg_n_4_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_20,
      Q => \start_addr_reg_n_4_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_19,
      Q => \start_addr_reg_n_4_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_18,
      Q => \start_addr_reg_n_4_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_17,
      Q => \start_addr_reg_n_4_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_16,
      Q => \start_addr_reg_n_4_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_15,
      Q => \start_addr_reg_n_4_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_14,
      Q => \start_addr_reg_n_4_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_13,
      Q => \start_addr_reg_n_4_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_12,
      Q => \start_addr_reg_n_4_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_11,
      Q => \start_addr_reg_n_4_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_4_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_10,
      Q => \start_addr_reg_n_4_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_9,
      Q => \start_addr_reg_n_4_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_4_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_4_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_35,
      Q => \start_addr_reg_n_4_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_34,
      Q => \start_addr_reg_n_4_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_33,
      Q => \start_addr_reg_n_4_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_32,
      Q => \start_addr_reg_n_4_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_31,
      Q => \start_addr_reg_n_4_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^throttl_cnt_reg[7]\,
      I2 => \throttl_cnt_reg[1]_0\(0),
      O => \throttl_cnt_reg[1]\(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^throttl_cnt_reg[7]\,
      I2 => \throttl_cnt_reg[1]_0\(0),
      I3 => \throttl_cnt_reg[1]_0\(1),
      O => \throttl_cnt_reg[1]\(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^m_axi_gmem4_wvalid\,
      I1 => m_axi_gmem4_WREADY,
      I2 => \throttl_cnt_reg[6]\,
      I3 => \^throttl_cnt_reg[7]\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^awvalid_dummy\,
      I5 => \throttl_cnt_reg[5]\,
      O => \^throttl_cnt_reg[7]\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_31,
      Q => wreq_handling_reg_n_4,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore is
  port (
    func15_U0_C_mid_7_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_7_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0),
      readData32_U0_C_7_we0 => readData32_U0_C_7_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76 is
  port (
    func15_U0_C_mid_6_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_6_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76 : entity is "kernel_2mm_wrappesc4_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76 is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_77
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0),
      readData32_U0_C_6_we0 => readData32_U0_C_6_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78 is
  port (
    func15_U0_C_mid_5_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_5_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78 : entity is "kernel_2mm_wrappesc4_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78 is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_79
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0),
      readData32_U0_C_5_we0 => readData32_U0_C_5_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80 is
  port (
    func15_U0_C_mid_4_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_4_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80 : entity is "kernel_2mm_wrappesc4_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80 is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_81
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0),
      readData32_U0_C_4_we0 => readData32_U0_C_4_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82 is
  port (
    func15_U0_C_mid_3_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_3_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82 : entity is "kernel_2mm_wrappesc4_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82 is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_83
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0),
      readData32_U0_C_3_we0 => readData32_U0_C_3_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84 is
  port (
    func15_U0_C_mid_2_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_2_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84 : entity is "kernel_2mm_wrappesc4_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84 is
begin
kernel_2mm_wrappesc4_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_ram_85
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0),
      readData32_U0_C_2_we0 => readData32_U0_C_2_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore is
  port (
    I_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    writeData_U0_D_output_ce0 : in STD_LOGIC;
    D_output_load_reg_3180 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sum_1_1_reg_808_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore is
begin
kernel_2mm_wrappeyd2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D_output_load_reg_3180 => D_output_load_reg_3180,
      I_WDATA(31 downto 0) => I_WDATA(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \sum_1_1_reg_808_reg[31]\(31 downto 0) => \sum_1_1_reg_808_reg[31]\(31 downto 0),
      writeData_U0_D_output_ce0 => writeData_U0_D_output_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    readData32_U0_D_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \D_input_AXI_addr_rea_reg_1480_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74 : entity is "kernel_2mm_wrappeyd2_memcore";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74 is
begin
kernel_2mm_wrappeyd2_memcore_ram_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_ram_75
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0) => \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      readData32_U0_D_ce0 => readData32_U0_D_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_tmp_mid_6_reg : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_7 : out STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_7_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2_reg : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_func1_execute8_fu_66_ap_start_reg_reg : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_0 : out STD_LOGIC;
    ap_sync_channel_write_D_mid : out STD_LOGIC;
    ap_sync_channel_write_C_mid_0 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_1 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_2 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_3 : out STD_LOGIC;
    push_buf_1 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_4 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_5 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_6 : out STD_LOGIC;
    push_buf_2 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_7 : out STD_LOGIC;
    push_buf_3 : out STD_LOGIC;
    push_buf_4 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_1 : out STD_LOGIC;
    push_buf_5 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_2 : out STD_LOGIC;
    push_buf_6 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_3 : out STD_LOGIC;
    push_buf_7 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_4 : out STD_LOGIC;
    push_buf_8 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_5 : out STD_LOGIC;
    push_buf_9 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_6 : out STD_LOGIC;
    push_buf_10 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    func15_U0_tmp_7_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    func15_U0_tmp_1_ce0 : out STD_LOGIC;
    kernel_2mm_U0_A_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \A_1_addr_reg_695_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_0_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    B_1_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A_0_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_buffer_func1_D6_fu_130_ap_done : in STD_LOGIC;
    grp_func1_execute8_fu_66_ap_start_reg : in STD_LOGIC;
    grp_buffer_func1_C7_fu_94_ap_done : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_D_mid : in STD_LOGIC;
    D_mid_i_full_n : in STD_LOGIC;
    C_mid_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_1 : in STD_LOGIC;
    C_mid_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2 : in STD_LOGIC;
    C_mid_2_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_3 : in STD_LOGIC;
    C_mid_3_i_full_n : in STD_LOGIC;
    C_mid_5_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_5 : in STD_LOGIC;
    C_mid_4_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_4 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_6 : in STD_LOGIC;
    C_mid_6_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_7 : in STD_LOGIC;
    C_mid_7_i_full_n : in STD_LOGIC;
    tmp_mid_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_1 : in STD_LOGIC;
    tmp_mid_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_2 : in STD_LOGIC;
    tmp_mid_2_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_3 : in STD_LOGIC;
    tmp_mid_3_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_4 : in STD_LOGIC;
    tmp_mid_4_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_5 : in STD_LOGIC;
    tmp_mid_5_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_6 : in STD_LOGIC;
    tmp_mid_6_i_full_n : in STD_LOGIC;
    tmp_mid_7_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_7_reg_0 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A_1_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8 is
  signal A_0_load_reg_705 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \^a_1_addr_reg_695_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_1_load_reg_715 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_0_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_1_addr_reg_670[7]_i_1_n_4\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__0_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_4 : STD_LOGIC;
  signal ap_phi_mux_k_phi_fu_299_p41 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4\ : STD_LOGIC;
  signal \^ap_sync_channel_write_tmp_mid_0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_tmp_mid_7\ : STD_LOGIC;
  signal \^ap_sync_reg_channel_write_c_mid_2_reg\ : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4 : STD_LOGIC;
  signal \^ap_sync_reg_channel_write_tmp_mid_7_reg\ : STD_LOGIC;
  signal exitcond_flatten_fu_328_p2 : STD_LOGIC;
  signal \exitcond_reg_651[0]_i_2_n_4\ : STD_LOGIC;
  signal \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4\ : STD_LOGIC;
  signal \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\ : STD_LOGIC;
  signal \exitcond_reg_651_reg_n_4_[0]\ : STD_LOGIC;
  signal grp_func1_execute8_fu_66_ap_ready : STD_LOGIC;
  signal i_reg_273 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_reg_273_0 : STD_LOGIC;
  signal indvar_flatten_next_fu_334_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal indvar_flatten_next_reg_572 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_next_reg_572[8]_i_2_n_4\ : STD_LOGIC;
  signal indvar_flatten_reg_262 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_2_fu_564_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_mid2_reg_5770 : STD_LOGIC;
  signal j_reg_284 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal k_9_1_fu_521_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal k_9_1_reg_685 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal k_9_1_reg_6850 : STD_LOGIC;
  signal k_reg_295 : STD_LOGIC;
  signal \k_reg_295_reg_n_4_[1]\ : STD_LOGIC;
  signal \k_reg_295_reg_n_4_[2]\ : STD_LOGIC;
  signal \k_reg_295_reg_n_4_[3]\ : STD_LOGIC;
  signal \k_reg_295_reg_n_4_[4]\ : STD_LOGIC;
  signal \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal newIndex8_fu_466_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal newIndex8_reg_655 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal newIndex8_reg_6550 : STD_LOGIC;
  signal newIndex8_reg_655_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_0_in_1 : STD_LOGIC;
  signal \^push_buf\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_4_n_4 : STD_LOGIC;
  signal ram_reg_i_4_n_5 : STD_LOGIC;
  signal ram_reg_i_4_n_6 : STD_LOGIC;
  signal ram_reg_i_4_n_7 : STD_LOGIC;
  signal \ram_reg_i_7__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_4\ : STD_LOGIC;
  signal tmp1_reg_700 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp2_reg_710 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_10_1_fu_558_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_10_1_reg_770 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_10_1_reg_770[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[11]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[15]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[19]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[23]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[27]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[31]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[3]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770[7]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_10_1_reg_770_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_10_reg_596 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_10_reg_596[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_16_reg_601 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tmp_16_reg_601[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_16_reg_601[7]_i_1_n_4\ : STD_LOGIC;
  signal tmp_18_fu_444_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp_23_fu_506_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_23_fu_506_p2__0_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_i_1_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_i_2_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_i_3_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_n_4\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_n_5\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_n_6\ : STD_LOGIC;
  signal \tmp_23_fu_506_p2__0_carry_n_7\ : STD_LOGIC;
  signal tmp_57_cast_fu_438_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp_8_reg_592 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_9_1_reg_765 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_reg_720 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_cast_reg_606_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_mid2_v_fu_360_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_mid2_v_reg_583 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_mid_execute_0_a_reg_611[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_mid_execute_0_a_reg_611[5]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_mid_execute_0_a_reg_611[5]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_mid_execute_0_ce01__0\ : STD_LOGIC;
  signal \tmp_mid_execute_2_address01__1\ : STD_LOGIC;
  signal tmp_mid_execute_7_a_reg_646 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_10_1_reg_770_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_23_fu_506_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair70";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_0_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_1_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_2_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_3_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_5_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_6_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_C_mid_7_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_D_mid_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_0_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_1_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_2_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_3_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_4_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_5_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_6_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_tmp_mid_7_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count[1]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count[1]_i_2__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count[1]_i_2__11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count[1]_i_2__12\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count[1]_i_2__13\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count[1]_i_2__14\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count[1]_i_2__15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count[1]_i_2__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count[1]_i_2__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count[1]_i_2__7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count[1]_i_2__8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count[1]_i_2__9\ : label is "soft_lutpair54";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/exitcond_reg_651_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_572[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \j_reg_284[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \j_reg_284[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \j_reg_284[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \j_reg_284[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \k_9_1_reg_685[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \k_9_1_reg_685[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \k_9_1_reg_685[4]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \newIndex8_reg_655[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ram_reg_i_8__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_reg_i_9__0\ : label is "soft_lutpair56";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \tmp_10_1_reg_770[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_7\ : label is "lutpair14";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \tmp_10_1_reg_770[15]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_6\ : label is "lutpair19";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_7\ : label is "lutpair18";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \tmp_10_1_reg_770[19]_i_9\ : label is "lutpair16";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_5\ : label is "lutpair19";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_6\ : label is "lutpair23";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_7\ : label is "lutpair22";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_8\ : label is "lutpair21";
  attribute HLUTNM of \tmp_10_1_reg_770[23]_i_9\ : label is "lutpair20";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_7\ : label is "lutpair26";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_8\ : label is "lutpair25";
  attribute HLUTNM of \tmp_10_1_reg_770[27]_i_9\ : label is "lutpair24";
  attribute HLUTNM of \tmp_10_1_reg_770[31]_i_2\ : label is "lutpair29";
  attribute HLUTNM of \tmp_10_1_reg_770[31]_i_3\ : label is "lutpair28";
  attribute HLUTNM of \tmp_10_1_reg_770[31]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \tmp_10_1_reg_770[31]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \tmp_10_1_reg_770[31]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \tmp_10_1_reg_770[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \tmp_10_1_reg_770[7]_i_9\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \tmp_16_reg_601[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_16_reg_601[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_16_reg_601[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_16_reg_601[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_16_reg_601[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_mid2_v_reg_583[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_mid2_v_reg_583[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_mid_execute_0_a_reg_611[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_mid_execute_0_a_reg_611[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_mid_execute_0_a_reg_611[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_mid_execute_0_a_reg_611[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_mid_execute_0_a_reg_611[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_mid_execute_2_a_reg_621[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_mid_execute_2_a_reg_621[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_mid_execute_2_a_reg_621[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_mid_execute_2_a_reg_621[4]_i_1\ : label is "soft_lutpair49";
begin
  \A_1_addr_reg_695_reg[7]_0\(7 downto 0) <= \^a_1_addr_reg_695_reg[7]_0\(7 downto 0);
  B_0_address0(7 downto 0) <= \^b_0_address0\(7 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_sync_channel_write_tmp_mid_0 <= \^ap_sync_channel_write_tmp_mid_0\;
  ap_sync_channel_write_tmp_mid_7 <= \^ap_sync_channel_write_tmp_mid_7\;
  ap_sync_reg_channel_write_C_mid_2_reg <= \^ap_sync_reg_channel_write_c_mid_2_reg\;
  ap_sync_reg_channel_write_tmp_mid_7_reg <= \^ap_sync_reg_channel_write_tmp_mid_7_reg\;
  push_buf <= \^push_buf\;
\A_0_load_reg_705_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(17),
      Q => A_0_load_reg_705(17),
      R => '0'
    );
\A_0_load_reg_705_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(18),
      Q => A_0_load_reg_705(18),
      R => '0'
    );
\A_0_load_reg_705_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(19),
      Q => A_0_load_reg_705(19),
      R => '0'
    );
\A_0_load_reg_705_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(20),
      Q => A_0_load_reg_705(20),
      R => '0'
    );
\A_0_load_reg_705_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(21),
      Q => A_0_load_reg_705(21),
      R => '0'
    );
\A_0_load_reg_705_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(22),
      Q => A_0_load_reg_705(22),
      R => '0'
    );
\A_0_load_reg_705_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(23),
      Q => A_0_load_reg_705(23),
      R => '0'
    );
\A_0_load_reg_705_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(24),
      Q => A_0_load_reg_705(24),
      R => '0'
    );
\A_0_load_reg_705_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(25),
      Q => A_0_load_reg_705(25),
      R => '0'
    );
\A_0_load_reg_705_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(26),
      Q => A_0_load_reg_705(26),
      R => '0'
    );
\A_0_load_reg_705_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(27),
      Q => A_0_load_reg_705(27),
      R => '0'
    );
\A_0_load_reg_705_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(28),
      Q => A_0_load_reg_705(28),
      R => '0'
    );
\A_0_load_reg_705_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(29),
      Q => A_0_load_reg_705(29),
      R => '0'
    );
\A_0_load_reg_705_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(30),
      Q => A_0_load_reg_705(30),
      R => '0'
    );
\A_0_load_reg_705_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => A_0_q0(31),
      Q => A_0_load_reg_705(31),
      R => '0'
    );
\A_1_addr_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(0),
      Q => A_1_address0(0),
      R => '0'
    );
\A_1_addr_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(1),
      Q => A_1_address0(1),
      R => '0'
    );
\A_1_addr_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(2),
      Q => A_1_address0(2),
      R => '0'
    );
\A_1_addr_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(3),
      Q => A_1_address0(3),
      R => '0'
    );
\A_1_addr_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(4),
      Q => A_1_address0(4),
      R => '0'
    );
\A_1_addr_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(5),
      Q => A_1_address0(5),
      R => '0'
    );
\A_1_addr_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(6),
      Q => A_1_address0(6),
      R => '0'
    );
\A_1_addr_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^a_1_addr_reg_695_reg[7]_0\(7),
      Q => A_1_address0(7),
      R => '0'
    );
\A_1_load_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(0),
      Q => A_1_load_reg_715(0),
      R => '0'
    );
\A_1_load_reg_715_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(10),
      Q => A_1_load_reg_715(10),
      R => '0'
    );
\A_1_load_reg_715_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(11),
      Q => A_1_load_reg_715(11),
      R => '0'
    );
\A_1_load_reg_715_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(12),
      Q => A_1_load_reg_715(12),
      R => '0'
    );
\A_1_load_reg_715_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(13),
      Q => A_1_load_reg_715(13),
      R => '0'
    );
\A_1_load_reg_715_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(14),
      Q => A_1_load_reg_715(14),
      R => '0'
    );
\A_1_load_reg_715_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(15),
      Q => A_1_load_reg_715(15),
      R => '0'
    );
\A_1_load_reg_715_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(16),
      Q => A_1_load_reg_715(16),
      R => '0'
    );
\A_1_load_reg_715_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(17),
      Q => A_1_load_reg_715(17),
      R => '0'
    );
\A_1_load_reg_715_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(18),
      Q => A_1_load_reg_715(18),
      R => '0'
    );
\A_1_load_reg_715_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(19),
      Q => A_1_load_reg_715(19),
      R => '0'
    );
\A_1_load_reg_715_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(1),
      Q => A_1_load_reg_715(1),
      R => '0'
    );
\A_1_load_reg_715_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(20),
      Q => A_1_load_reg_715(20),
      R => '0'
    );
\A_1_load_reg_715_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(21),
      Q => A_1_load_reg_715(21),
      R => '0'
    );
\A_1_load_reg_715_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(22),
      Q => A_1_load_reg_715(22),
      R => '0'
    );
\A_1_load_reg_715_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(23),
      Q => A_1_load_reg_715(23),
      R => '0'
    );
\A_1_load_reg_715_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(24),
      Q => A_1_load_reg_715(24),
      R => '0'
    );
\A_1_load_reg_715_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(25),
      Q => A_1_load_reg_715(25),
      R => '0'
    );
\A_1_load_reg_715_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(26),
      Q => A_1_load_reg_715(26),
      R => '0'
    );
\A_1_load_reg_715_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(27),
      Q => A_1_load_reg_715(27),
      R => '0'
    );
\A_1_load_reg_715_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(28),
      Q => A_1_load_reg_715(28),
      R => '0'
    );
\A_1_load_reg_715_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(29),
      Q => A_1_load_reg_715(29),
      R => '0'
    );
\A_1_load_reg_715_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(2),
      Q => A_1_load_reg_715(2),
      R => '0'
    );
\A_1_load_reg_715_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(30),
      Q => A_1_load_reg_715(30),
      R => '0'
    );
\A_1_load_reg_715_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(31),
      Q => A_1_load_reg_715(31),
      R => '0'
    );
\A_1_load_reg_715_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(3),
      Q => A_1_load_reg_715(3),
      R => '0'
    );
\A_1_load_reg_715_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(4),
      Q => A_1_load_reg_715(4),
      R => '0'
    );
\A_1_load_reg_715_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(5),
      Q => A_1_load_reg_715(5),
      R => '0'
    );
\A_1_load_reg_715_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(6),
      Q => A_1_load_reg_715(6),
      R => '0'
    );
\A_1_load_reg_715_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(7),
      Q => A_1_load_reg_715(7),
      R => '0'
    );
\A_1_load_reg_715_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(8),
      Q => A_1_load_reg_715(8),
      R => '0'
    );
\A_1_load_reg_715_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => A_1_q0(9),
      Q => A_1_load_reg_715(9),
      R => '0'
    );
\B_1_addr_reg_670[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \exitcond_reg_651_reg_n_4_[0]\,
      O => \B_1_addr_reg_670[7]_i_1_n_4\
    );
\B_1_addr_reg_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(0),
      Q => B_1_address0(0),
      R => '0'
    );
\B_1_addr_reg_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(1),
      Q => B_1_address0(1),
      R => '0'
    );
\B_1_addr_reg_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(2),
      Q => B_1_address0(2),
      R => '0'
    );
\B_1_addr_reg_670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(3),
      Q => B_1_address0(3),
      R => '0'
    );
\B_1_addr_reg_670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(4),
      Q => B_1_address0(4),
      R => '0'
    );
\B_1_addr_reg_670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(5),
      Q => B_1_address0(5),
      R => '0'
    );
\B_1_addr_reg_670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(6),
      Q => B_1_address0(6),
      R => '0'
    );
\B_1_addr_reg_670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_1_addr_reg_670[7]_i_1_n_4\,
      D => \^b_0_address0\(7),
      Q => B_1_address0(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444474444"
    )
        port map (
      I0 => grp_func1_execute8_fu_66_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_4_[0]\,
      I2 => \ap_CS_fsm[0]_i_2_n_4\,
      I3 => ap_CS_fsm_state4,
      I4 => grp_func1_execute8_fu_66_ap_ready,
      I5 => \ap_CS_fsm[0]_i_3__0_n_4\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => kernel_2mm_U0_ap_start,
      I2 => ap_done_reg,
      I3 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state22,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm[0]_i_2_n_4\
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \ap_CS_fsm[0]_i_3__0_n_4\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => grp_func1_execute8_fu_66_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"085D"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => kernel_2mm_U0_ap_start,
      I2 => ap_done_reg,
      I3 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888008000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => grp_buffer_func1_D6_fu_130_ap_done,
      I2 => \ap_CS_fsm_reg_n_4_[0]\,
      I3 => grp_func1_execute8_fu_66_ap_start_reg,
      I4 => grp_func1_execute8_fu_66_ap_ready,
      I5 => grp_buffer_func1_C7_fu_94_ap_done,
      O => \^ap_sync_reg_channel_write_c_mid_2_reg\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => grp_func1_execute8_fu_66_ap_ready,
      O => \ap_CS_fsm[2]_i_1__4_n_4\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_4\,
      I1 => \ap_CS_fsm[2]_i_4_n_4\,
      I2 => indvar_flatten_reg_262(5),
      I3 => ap_CS_fsm_state2,
      O => grp_func1_execute8_fu_66_ap_ready
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_262(1),
      I1 => indvar_flatten_reg_262(7),
      I2 => indvar_flatten_reg_262(0),
      I3 => indvar_flatten_reg_262(6),
      O => \ap_CS_fsm[2]_i_3_n_4\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => indvar_flatten_reg_262(3),
      I1 => indvar_flatten_reg_262(4),
      I2 => indvar_flatten_reg_262(8),
      I3 => indvar_flatten_reg_262(2),
      O => \ap_CS_fsm[2]_i_4_n_4\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7000000F70000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_enable_reg_pp0_iter4_reg_n_4,
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm[5]_i_1__0_n_4\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080000FF080000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_enable_reg_pp0_iter4_reg_n_4,
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter3,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__4_n_4\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__0_n_4\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => ap_rst_n,
      I2 => \^ap_sync_channel_write_tmp_mid_7\,
      I3 => ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4,
      I4 => ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4,
      I5 => ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4,
      O => ap_done_reg_reg
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state5,
      I4 => \^q\(0),
      O => ap_enable_reg_pp0_iter0_i_1_n_4
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_4,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_condition_pp0_exit_iter0_state5,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_4
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_4,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state4,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^q\(0),
      O => ap_enable_reg_pp0_iter4_i_1_n_4
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_4,
      Q => ap_enable_reg_pp0_iter4_reg_n_4,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(0),
      I1 => ram_reg_16(0),
      I2 => ram_reg_17(0),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(0),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(0),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(0),
      I1 => ram_reg_13(0),
      I2 => ram_reg_14(0),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(10),
      I1 => ram_reg_16(10),
      I2 => ram_reg_17(10),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(10),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(10),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(10),
      I1 => ram_reg_13(10),
      I2 => ram_reg_14(10),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(11),
      I1 => ram_reg_16(11),
      I2 => ram_reg_17(11),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(11),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(11),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(11),
      I1 => ram_reg_13(11),
      I2 => ram_reg_14(11),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(12),
      I1 => ram_reg_16(12),
      I2 => ram_reg_17(12),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(12),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(12),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(12),
      I1 => ram_reg_13(12),
      I2 => ram_reg_14(12),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(13),
      I1 => ram_reg_16(13),
      I2 => ram_reg_17(13),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(13),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(13),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(13),
      I1 => ram_reg_13(13),
      I2 => ram_reg_14(13),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(14),
      I1 => ram_reg_16(14),
      I2 => ram_reg_17(14),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(14),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(14),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(14),
      I1 => ram_reg_13(14),
      I2 => ram_reg_14(14),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(15),
      I1 => ram_reg_16(15),
      I2 => ram_reg_17(15),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(15),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(15),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(15),
      I1 => ram_reg_13(15),
      I2 => ram_reg_14(15),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(16),
      I1 => ram_reg_16(16),
      I2 => ram_reg_17(16),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(16),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(16),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(16),
      I1 => ram_reg_13(16),
      I2 => ram_reg_14(16),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(17),
      I1 => ram_reg_16(17),
      I2 => ram_reg_17(17),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(17),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(17),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(17),
      I1 => ram_reg_13(17),
      I2 => ram_reg_14(17),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(18),
      I1 => ram_reg_16(18),
      I2 => ram_reg_17(18),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(18),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(18),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(18),
      I1 => ram_reg_13(18),
      I2 => ram_reg_14(18),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(19),
      I1 => ram_reg_16(19),
      I2 => ram_reg_17(19),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(19),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(19),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(19),
      I1 => ram_reg_13(19),
      I2 => ram_reg_14(19),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(1),
      I1 => ram_reg_16(1),
      I2 => ram_reg_17(1),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(1),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(1),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(1),
      I1 => ram_reg_13(1),
      I2 => ram_reg_14(1),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(20),
      I1 => ram_reg_16(20),
      I2 => ram_reg_17(20),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(20),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(20),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(20),
      I1 => ram_reg_13(20),
      I2 => ram_reg_14(20),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(21),
      I1 => ram_reg_16(21),
      I2 => ram_reg_17(21),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(21),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(21),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(21),
      I1 => ram_reg_13(21),
      I2 => ram_reg_14(21),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(22),
      I1 => ram_reg_16(22),
      I2 => ram_reg_17(22),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(22),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(22),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(22),
      I1 => ram_reg_13(22),
      I2 => ram_reg_14(22),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(23),
      I1 => ram_reg_16(23),
      I2 => ram_reg_17(23),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(23),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(23),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(23),
      I1 => ram_reg_13(23),
      I2 => ram_reg_14(23),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(24),
      I1 => ram_reg_16(24),
      I2 => ram_reg_17(24),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(24),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(24),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(24),
      I1 => ram_reg_13(24),
      I2 => ram_reg_14(24),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(25),
      I1 => ram_reg_16(25),
      I2 => ram_reg_17(25),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(25),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(25),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(25),
      I1 => ram_reg_13(25),
      I2 => ram_reg_14(25),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(26),
      I1 => ram_reg_16(26),
      I2 => ram_reg_17(26),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(26),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(26),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(26),
      I1 => ram_reg_13(26),
      I2 => ram_reg_14(26),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(27),
      I1 => ram_reg_16(27),
      I2 => ram_reg_17(27),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(27),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(27),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(27),
      I1 => ram_reg_13(27),
      I2 => ram_reg_14(27),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(28),
      I1 => ram_reg_16(28),
      I2 => ram_reg_17(28),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(28),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(28),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(28),
      I1 => ram_reg_13(28),
      I2 => ram_reg_14(28),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(29),
      I1 => ram_reg_16(29),
      I2 => ram_reg_17(29),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(29),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(29),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(29),
      I1 => ram_reg_13(29),
      I2 => ram_reg_14(29),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(2),
      I1 => ram_reg_16(2),
      I2 => ram_reg_17(2),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(2),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(2),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(2),
      I1 => ram_reg_13(2),
      I2 => ram_reg_14(2),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(30),
      I1 => ram_reg_16(30),
      I2 => ram_reg_17(30),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(30),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(30),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(30),
      I1 => ram_reg_13(30),
      I2 => ram_reg_14(30),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      O => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(2),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => tmp_8_reg_592(0),
      I1 => tmp_8_reg_592(2),
      I2 => tmp_8_reg_592(1),
      I3 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter3,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034000000000000"
    )
        port map (
      I0 => tmp_8_reg_592(0),
      I1 => tmp_8_reg_592(2),
      I2 => tmp_8_reg_592(1),
      I3 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter3,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(2),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_8_reg_592(0),
      I3 => tmp_8_reg_592(1),
      I4 => tmp_8_reg_592(2),
      I5 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(2),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(31),
      I1 => ram_reg_16(31),
      I2 => ram_reg_17(31),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => tmp_8_reg_592(2),
      I1 => tmp_8_reg_592(1),
      I2 => tmp_8_reg_592(0),
      I3 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter3,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(31),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(31),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_5_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(31),
      I1 => ram_reg_13(31),
      I2 => ram_reg_14(31),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_6_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(1),
      I4 => tmp_8_reg_592(2),
      I5 => tmp_8_reg_592(0),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(2),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(0),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(2),
      I5 => tmp_8_reg_592(1),
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(3),
      I1 => ram_reg_16(3),
      I2 => ram_reg_17(3),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(3),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(3),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(3),
      I1 => ram_reg_13(3),
      I2 => ram_reg_14(3),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(4),
      I1 => ram_reg_16(4),
      I2 => ram_reg_17(4),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(4),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(4),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(4),
      I1 => ram_reg_13(4),
      I2 => ram_reg_14(4),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(5),
      I1 => ram_reg_16(5),
      I2 => ram_reg_17(5),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(5),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(5),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(5),
      I1 => ram_reg_13(5),
      I2 => ram_reg_14(5),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(6),
      I1 => ram_reg_16(6),
      I2 => ram_reg_17(6),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(6),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(6),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(6),
      I1 => ram_reg_13(6),
      I2 => ram_reg_14(6),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(7),
      I1 => ram_reg_16(7),
      I2 => ram_reg_17(7),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(7),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(7),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(7),
      I1 => ram_reg_13(7),
      I2 => ram_reg_14(7),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(8),
      I1 => ram_reg_16(8),
      I2 => ram_reg_17(8),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(8),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(8),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(8),
      I1 => ram_reg_13(8),
      I2 => ram_reg_14(8),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4\,
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_4_n_4\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4\,
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_15(9),
      I1 => ram_reg_16(9),
      I2 => ram_reg_17(9),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307114_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30718_out__1\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307111_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_2_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => DOADO(9),
      I1 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_30715_out__1\,
      I2 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3071__1\,
      I3 => ram_reg_11(9),
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_12_n_4\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_3_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_12(9),
      I1 => ram_reg_13(9),
      I2 => ram_reg_14(9),
      I3 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307122_out__1\,
      I4 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_14_n_4\,
      I5 => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307120_out__1\,
      O => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_4_n_4\
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[0]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[10]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[11]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[12]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[13]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[14]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[15]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[16]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[17]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[18]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[19]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[1]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[20]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[21]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[22]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[23]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[24]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[25]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[26]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[27]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[28]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[29]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[2]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[30]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[31]_i_2_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[3]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[4]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[5]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[6]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[7]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[8]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_3070,
      D => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307[9]_i_1_n_4\,
      Q => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(9),
      R => '0'
    );
ap_sync_reg_channel_write_C_mid_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_0_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_0,
      O => ap_sync_channel_write_C_mid_0
    );
ap_sync_reg_channel_write_C_mid_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_1_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_1,
      O => ap_sync_channel_write_C_mid_1
    );
ap_sync_reg_channel_write_C_mid_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => C_mid_2_i_full_n,
      I3 => ap_sync_reg_channel_write_C_mid_2,
      O => ap_sync_channel_write_C_mid_2
    );
ap_sync_reg_channel_write_C_mid_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => C_mid_3_i_full_n,
      I3 => ap_sync_reg_channel_write_C_mid_3,
      O => ap_sync_channel_write_C_mid_3
    );
ap_sync_reg_channel_write_C_mid_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_4_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_4,
      O => ap_sync_channel_write_C_mid_4
    );
ap_sync_reg_channel_write_C_mid_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_5_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_5,
      O => ap_sync_channel_write_C_mid_5
    );
ap_sync_reg_channel_write_C_mid_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => C_mid_6_i_full_n,
      I3 => ap_sync_reg_channel_write_C_mid_6,
      O => ap_sync_channel_write_C_mid_6
    );
ap_sync_reg_channel_write_C_mid_7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => C_mid_7_i_full_n,
      I3 => ap_sync_reg_channel_write_C_mid_7,
      O => ap_sync_channel_write_C_mid_7
    );
ap_sync_reg_channel_write_D_mid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => D_mid_i_full_n,
      I2 => ap_sync_reg_channel_write_D_mid,
      O => ap_sync_channel_write_D_mid
    );
ap_sync_reg_channel_write_tmp_mid_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_0_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_0,
      O => \^ap_sync_channel_write_tmp_mid_0\
    );
ap_sync_reg_channel_write_tmp_mid_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_1_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_1,
      O => ap_sync_channel_write_tmp_mid_1
    );
ap_sync_reg_channel_write_tmp_mid_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_2_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_2,
      O => ap_sync_channel_write_tmp_mid_2
    );
ap_sync_reg_channel_write_tmp_mid_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_3_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_3,
      O => ap_sync_channel_write_tmp_mid_3
    );
ap_sync_reg_channel_write_tmp_mid_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_4_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_4,
      O => ap_sync_channel_write_tmp_mid_4
    );
ap_sync_reg_channel_write_tmp_mid_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_5_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_5,
      O => ap_sync_channel_write_tmp_mid_5
    );
ap_sync_reg_channel_write_tmp_mid_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => \^ap_sync_channel_write_tmp_mid_7\,
      I1 => ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4,
      I2 => ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4,
      I3 => ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4,
      I4 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_tmp_mid_6_reg
    );
ap_sync_reg_channel_write_tmp_mid_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_mid_6,
      I1 => C_mid_6_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_7,
      I3 => C_mid_7_i_full_n,
      I4 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I2 => tmp_mid_6_i_full_n,
      I3 => ap_sync_reg_channel_write_tmp_mid_6,
      O => ap_sync_channel_write_tmp_mid_6
    );
ap_sync_reg_channel_write_tmp_mid_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4,
      I1 => ap_sync_reg_channel_write_D_mid,
      I2 => \^push_buf\,
      I3 => \^ap_sync_channel_write_tmp_mid_0\,
      I4 => ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4,
      I5 => ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_1_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_1,
      I3 => C_mid_0_i_full_n,
      I4 => ap_sync_reg_channel_write_C_mid_0,
      I5 => ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_4_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => C_mid_5_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_5,
      I3 => C_mid_4_i_full_n,
      I4 => ap_sync_reg_channel_write_C_mid_4,
      I5 => ap_sync_reg_channel_write_tmp_mid_6_i_10_n_4,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_5_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_tmp_mid_1,
      I1 => tmp_mid_1_i_full_n,
      I2 => ap_sync_reg_channel_write_tmp_mid_2,
      I3 => tmp_mid_2_i_full_n,
      I4 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_tmp_mid_5,
      I1 => tmp_mid_5_i_full_n,
      I2 => ap_sync_reg_channel_write_tmp_mid_6,
      I3 => tmp_mid_6_i_full_n,
      I4 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_7_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_tmp_mid_3,
      I1 => tmp_mid_3_i_full_n,
      I2 => ap_sync_reg_channel_write_tmp_mid_4,
      I3 => tmp_mid_4_i_full_n,
      I4 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_8_n_4
    );
ap_sync_reg_channel_write_tmp_mid_6_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_C_mid_2,
      I1 => C_mid_2_i_full_n,
      I2 => ap_sync_reg_channel_write_C_mid_3,
      I3 => C_mid_3_i_full_n,
      I4 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_tmp_mid_6_i_9_n_4
    );
ap_sync_reg_channel_write_tmp_mid_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_tmp_mid_7_reg\,
      I1 => tmp_mid_7_i_full_n,
      I2 => ap_sync_reg_channel_write_tmp_mid_7_reg_0,
      O => \^ap_sync_channel_write_tmp_mid_7\
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I1 => ap_done_reg,
      O => \^ap_sync_reg_channel_write_tmp_mid_7_reg\
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => D_mid_i_full_n,
      I1 => ap_sync_reg_channel_write_D_mid,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => \^push_buf\
    );
\count[1]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_1_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_1,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_5
    );
\count[1]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_2_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_2,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_6
    );
\count[1]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_3_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_3,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_7
    );
\count[1]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_4_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_4,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_8
    );
\count[1]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_5_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_5,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_9
    );
\count[1]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_6_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_6,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_10
    );
\count[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => C_mid_2_i_full_n,
      I1 => ap_sync_reg_channel_write_C_mid_2,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_0
    );
\count[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => C_mid_3_i_full_n,
      I1 => ap_sync_reg_channel_write_C_mid_3,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_1
    );
\count[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => C_mid_6_i_full_n,
      I1 => ap_sync_reg_channel_write_C_mid_6,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_2
    );
\count[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => C_mid_7_i_full_n,
      I1 => ap_sync_reg_channel_write_C_mid_7,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_3
    );
\count[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => tmp_mid_0_i_full_n,
      I1 => ap_sync_reg_channel_write_tmp_mid_0,
      I2 => \^ap_sync_reg_channel_write_c_mid_2_reg\,
      I3 => ap_done_reg,
      O => push_buf_4
    );
\exitcond_reg_651[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => newIndex8_fu_466_p4(3),
      I1 => \exitcond_reg_651[0]_i_2_n_4\,
      I2 => newIndex8_fu_466_p4(0),
      O => ap_condition_pp0_exit_iter0_state5
    );
\exitcond_reg_651[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[2]\,
      I1 => k_9_1_reg_685(2),
      I2 => \k_reg_295_reg_n_4_[3]\,
      I3 => ap_phi_mux_k_phi_fu_299_p41,
      I4 => k_9_1_reg_685(3),
      O => \exitcond_reg_651[0]_i_2_n_4\
    );
\exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^q\(0),
      CLK => ap_clk,
      D => \exitcond_reg_651_reg_n_4_[0]\,
      Q => \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4\
    );
\exitcond_reg_651_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \exitcond_reg_651_pp0_iter2_reg_reg[0]_srl2_n_4\,
      Q => \exitcond_reg_651_pp0_iter3_reg_reg[0]__0_n_4\,
      R => '0'
    );
\exitcond_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => ap_condition_pp0_exit_iter0_state5,
      Q => \exitcond_reg_651_reg_n_4_[0]\,
      R => '0'
    );
grp_func1_execute8_fu_66_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => kernel_2mm_U0_ap_start,
      I2 => ap_done_reg,
      I3 => grp_func1_execute8_fu_66_ap_ready,
      I4 => grp_func1_execute8_fu_66_ap_start_reg,
      O => grp_func1_execute8_fu_66_ap_start_reg_reg
    );
\i_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => tmp_mid2_v_reg_583(0),
      Q => i_reg_273(0),
      R => i_reg_273_0
    );
\i_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => tmp_mid2_v_reg_583(1),
      Q => i_reg_273(1),
      R => i_reg_273_0
    );
\i_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => tmp_mid2_v_reg_583(2),
      Q => i_reg_273(2),
      R => i_reg_273_0
    );
\i_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => tmp_mid2_v_reg_583(3),
      Q => i_reg_273(3),
      R => i_reg_273_0
    );
\i_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => tmp_mid2_v_reg_583(4),
      Q => i_reg_273(4),
      R => i_reg_273_0
    );
\indvar_flatten_next_reg_572[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_262(0),
      O => indvar_flatten_next_fu_334_p2(0)
    );
\indvar_flatten_next_reg_572[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_262(0),
      I1 => indvar_flatten_reg_262(1),
      O => indvar_flatten_next_fu_334_p2(1)
    );
\indvar_flatten_next_reg_572[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_262(0),
      I1 => indvar_flatten_reg_262(1),
      I2 => indvar_flatten_reg_262(2),
      O => indvar_flatten_next_fu_334_p2(2)
    );
\indvar_flatten_next_reg_572[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_262(1),
      I1 => indvar_flatten_reg_262(0),
      I2 => indvar_flatten_reg_262(2),
      I3 => indvar_flatten_reg_262(3),
      O => indvar_flatten_next_fu_334_p2(3)
    );
\indvar_flatten_next_reg_572[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_reg_262(2),
      I1 => indvar_flatten_reg_262(0),
      I2 => indvar_flatten_reg_262(1),
      I3 => indvar_flatten_reg_262(3),
      I4 => indvar_flatten_reg_262(4),
      O => indvar_flatten_next_fu_334_p2(4)
    );
\indvar_flatten_next_reg_572[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_reg_262(3),
      I1 => indvar_flatten_reg_262(1),
      I2 => indvar_flatten_reg_262(0),
      I3 => indvar_flatten_reg_262(2),
      I4 => indvar_flatten_reg_262(4),
      I5 => indvar_flatten_reg_262(5),
      O => indvar_flatten_next_fu_334_p2(5)
    );
\indvar_flatten_next_reg_572[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_next_reg_572[8]_i_2_n_4\,
      I1 => indvar_flatten_reg_262(6),
      O => indvar_flatten_next_fu_334_p2(6)
    );
\indvar_flatten_next_reg_572[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_next_reg_572[8]_i_2_n_4\,
      I1 => indvar_flatten_reg_262(6),
      I2 => indvar_flatten_reg_262(7),
      O => indvar_flatten_next_fu_334_p2(7)
    );
\indvar_flatten_next_reg_572[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_262(6),
      I1 => \indvar_flatten_next_reg_572[8]_i_2_n_4\,
      I2 => indvar_flatten_reg_262(7),
      I3 => indvar_flatten_reg_262(8),
      O => indvar_flatten_next_fu_334_p2(8)
    );
\indvar_flatten_next_reg_572[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_262(5),
      I1 => indvar_flatten_reg_262(3),
      I2 => indvar_flatten_reg_262(1),
      I3 => indvar_flatten_reg_262(0),
      I4 => indvar_flatten_reg_262(2),
      I5 => indvar_flatten_reg_262(4),
      O => \indvar_flatten_next_reg_572[8]_i_2_n_4\
    );
\indvar_flatten_next_reg_572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(0),
      Q => indvar_flatten_next_reg_572(0),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(1),
      Q => indvar_flatten_next_reg_572(1),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(2),
      Q => indvar_flatten_next_reg_572(2),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(3),
      Q => indvar_flatten_next_reg_572(3),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(4),
      Q => indvar_flatten_next_reg_572(4),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(5),
      Q => indvar_flatten_next_reg_572(5),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(6),
      Q => indvar_flatten_next_reg_572(6),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(7),
      Q => indvar_flatten_next_reg_572(7),
      R => '0'
    );
\indvar_flatten_next_reg_572_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => indvar_flatten_next_fu_334_p2(8),
      Q => indvar_flatten_next_reg_572(8),
      R => '0'
    );
\indvar_flatten_reg_262[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => grp_func1_execute8_fu_66_ap_start_reg,
      I2 => ap_CS_fsm_state22,
      O => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(0),
      Q => indvar_flatten_reg_262(0),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(1),
      Q => indvar_flatten_reg_262(1),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(2),
      Q => indvar_flatten_reg_262(2),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(3),
      Q => indvar_flatten_reg_262(3),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(4),
      Q => indvar_flatten_reg_262(4),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(5),
      Q => indvar_flatten_reg_262(5),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(6),
      Q => indvar_flatten_reg_262(6),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(7),
      Q => indvar_flatten_reg_262(7),
      R => i_reg_273_0
    );
\indvar_flatten_reg_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => indvar_flatten_next_reg_572(8),
      Q => indvar_flatten_reg_262(8),
      R => i_reg_273_0
    );
\j_reg_284[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_8_reg_592(0),
      O => j_2_fu_564_p2(0)
    );
\j_reg_284[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_8_reg_592(0),
      I1 => tmp_8_reg_592(1),
      O => j_2_fu_564_p2(1)
    );
\j_reg_284[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_8_reg_592(0),
      I1 => tmp_8_reg_592(1),
      I2 => tmp_8_reg_592(2),
      O => j_2_fu_564_p2(2)
    );
\j_reg_284[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_8_reg_592(1),
      I1 => tmp_8_reg_592(0),
      I2 => tmp_8_reg_592(2),
      I3 => tmp_10_reg_596(0),
      O => j_2_fu_564_p2(3)
    );
\j_reg_284[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_8_reg_592(2),
      I1 => tmp_8_reg_592(0),
      I2 => tmp_8_reg_592(1),
      I3 => tmp_10_reg_596(0),
      I4 => tmp_10_reg_596(1),
      O => j_2_fu_564_p2(4)
    );
\j_reg_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => j_2_fu_564_p2(0),
      Q => j_reg_284(0),
      R => i_reg_273_0
    );
\j_reg_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => j_2_fu_564_p2(1),
      Q => j_reg_284(1),
      R => i_reg_273_0
    );
\j_reg_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => j_2_fu_564_p2(2),
      Q => j_reg_284(2),
      R => i_reg_273_0
    );
\j_reg_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => j_2_fu_564_p2(3),
      Q => j_reg_284(3),
      R => i_reg_273_0
    );
\j_reg_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => j_2_fu_564_p2(4),
      Q => j_reg_284(4),
      R => i_reg_273_0
    );
\k_9_1_reg_685[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[1]\,
      O => k_9_1_fu_521_p2(1)
    );
\k_9_1_reg_685[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[1]\,
      I1 => \k_reg_295_reg_n_4_[2]\,
      O => k_9_1_fu_521_p2(2)
    );
\k_9_1_reg_685[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[1]\,
      I1 => \k_reg_295_reg_n_4_[2]\,
      I2 => \k_reg_295_reg_n_4_[3]\,
      O => k_9_1_fu_521_p2(3)
    );
\k_9_1_reg_685[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_reg_651_reg_n_4_[0]\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter0,
      O => k_9_1_reg_6850
    );
\k_9_1_reg_685[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[2]\,
      I1 => \k_reg_295_reg_n_4_[1]\,
      I2 => \k_reg_295_reg_n_4_[3]\,
      I3 => \k_reg_295_reg_n_4_[4]\,
      O => k_9_1_fu_521_p2(4)
    );
\k_9_1_reg_685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_9_1_reg_6850,
      D => k_9_1_fu_521_p2(1),
      Q => k_9_1_reg_685(1),
      R => '0'
    );
\k_9_1_reg_685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_9_1_reg_6850,
      D => k_9_1_fu_521_p2(2),
      Q => k_9_1_reg_685(2),
      R => '0'
    );
\k_9_1_reg_685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_9_1_reg_6850,
      D => k_9_1_fu_521_p2(3),
      Q => k_9_1_reg_685(3),
      R => '0'
    );
\k_9_1_reg_685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_9_1_reg_6850,
      D => k_9_1_fu_521_p2(4),
      Q => k_9_1_reg_685(4),
      R => '0'
    );
\k_reg_295[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \^q\(0),
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => k_reg_295
    );
\k_reg_295[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => \exitcond_reg_651_reg_n_4_[0]\,
      I2 => \^q\(0),
      O => ap_phi_mux_k_phi_fu_299_p41
    );
\k_reg_295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_k_phi_fu_299_p41,
      D => k_9_1_reg_685(1),
      Q => \k_reg_295_reg_n_4_[1]\,
      R => k_reg_295
    );
\k_reg_295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_k_phi_fu_299_p41,
      D => k_9_1_reg_685(2),
      Q => \k_reg_295_reg_n_4_[2]\,
      R => k_reg_295
    );
\k_reg_295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_k_phi_fu_299_p41,
      D => k_9_1_reg_685(3),
      Q => \k_reg_295_reg_n_4_[3]\,
      R => k_reg_295
    );
\k_reg_295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_k_phi_fu_299_p41,
      D => k_9_1_reg_685(4),
      Q => \k_reg_295_reg_n_4_[4]\,
      R => k_reg_295
    );
kernel_2mm_wrappebkb_U42: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb
     port map (
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      ap_clk => ap_clk,
      buff1_reg(31 downto 0) => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(31 downto 0),
      ram_reg(14 downto 0) => ram_reg_10(14 downto 0)
    );
kernel_2mm_wrappebkb_U43: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappebkb_54
     port map (
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      ap_clk => ap_clk,
      ram_reg(14 downto 0) => ram_reg_9(14 downto 0),
      \tmp2_reg_710_reg[31]\(31 downto 0) => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(31 downto 0)
    );
kernel_2mm_wrappecud_U44: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_55
     port map (
      A(16 downto 0) => A(16 downto 0),
      \A_0_load_reg_705_reg[31]\(14 downto 0) => A_0_load_reg_705(31 downto 17),
      A_0_q0(16 downto 0) => A_0_q0(16 downto 0),
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(31 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage3,
      ap_clk => ap_clk,
      buff2_reg(31 downto 0) => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(31 downto 0),
      \tmp1_reg_700_reg[16]\(16 downto 0) => tmp1_reg_700(16 downto 0)
    );
kernel_2mm_wrappecud_U45: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_56
     port map (
      \A_1_load_reg_715_reg[31]\(31 downto 0) => A_1_load_reg_715(31 downto 0),
      B(16 downto 0) => B(16 downto 0),
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(31 downto 0),
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      \buff2_reg[16]\(16 downto 0) => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(16 downto 0),
      \tmp2_reg_710_reg[31]\(14 downto 0) => tmp2_reg_710(31 downto 17)
    );
\newIndex8_reg_655[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_9_1_reg_685(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \^q\(0),
      I4 => \k_reg_295_reg_n_4_[1]\,
      O => newIndex8_fu_466_p4(0)
    );
\newIndex8_reg_655[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => k_9_1_reg_685(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \k_reg_295_reg_n_4_[2]\,
      O => newIndex8_fu_466_p4(1)
    );
\newIndex8_reg_655[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_9_1_reg_685(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \^q\(0),
      I4 => \k_reg_295_reg_n_4_[3]\,
      O => newIndex8_fu_466_p4(2)
    );
\newIndex8_reg_655[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_condition_pp0_exit_iter0_state5,
      O => newIndex8_reg_6550
    );
\newIndex8_reg_655[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_9_1_reg_685(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \^q\(0),
      I4 => \k_reg_295_reg_n_4_[4]\,
      O => newIndex8_fu_466_p4(3)
    );
\newIndex8_reg_655_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => newIndex8_reg_655(0),
      Q => \^a_1_addr_reg_695_reg[7]_0\(0),
      R => '0'
    );
\newIndex8_reg_655_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => newIndex8_reg_655(1),
      Q => \^a_1_addr_reg_695_reg[7]_0\(1),
      R => '0'
    );
\newIndex8_reg_655_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => newIndex8_reg_655(2),
      Q => newIndex8_reg_655_pp0_iter1_reg(2),
      R => '0'
    );
\newIndex8_reg_655_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => newIndex8_reg_655(3),
      Q => newIndex8_reg_655_pp0_iter1_reg(3),
      R => '0'
    );
\newIndex8_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => newIndex8_fu_466_p4(0),
      Q => newIndex8_reg_655(0),
      R => '0'
    );
\newIndex8_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => newIndex8_fu_466_p4(1),
      Q => newIndex8_reg_655(1),
      R => '0'
    );
\newIndex8_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => newIndex8_fu_466_p4(2),
      Q => newIndex8_reg_655(2),
      R => '0'
    );
\newIndex8_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => newIndex8_fu_466_p4(3),
      Q => newIndex8_reg_655(3),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(23),
      O => DIADI(23)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(22),
      O => DIADI(22)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(21),
      O => DIADI(21)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(20),
      O => DIADI(20)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(19),
      O => DIADI(19)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(18),
      O => DIADI(18)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(17),
      O => DIADI(17)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(16),
      O => DIADI(16)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(15),
      O => DIADI(15)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(14),
      O => DIADI(14)
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00080008000800"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_8_reg_592(0),
      I2 => tmp_8_reg_592(1),
      I3 => tmp_8_reg_592(2),
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ram_reg_2(0)
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030002000200020"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_8_reg_592(1),
      I2 => tmp_8_reg_592(2),
      I3 => tmp_8_reg_592(0),
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ram_reg_3(0)
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00080008000800"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_8_reg_592(0),
      I2 => tmp_8_reg_592(2),
      I3 => tmp_8_reg_592(1),
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ram_reg_4(0)
    );
\ram_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F800"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => ap_CS_fsm_state4,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(2),
      O => ram_reg_6(0)
    );
\ram_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_CS_fsm_state3,
      O => func15_U0_tmp_7_ce0
    );
\ram_reg_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_CS_fsm_state4,
      O => func15_U0_tmp_1_ce0
    );
\ram_reg_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_CS_fsm_pp0_stage3,
      O => kernel_2mm_U0_A_0_ce0
    );
\ram_reg_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^q\(0),
      O => kernel_2mm_U0_A_1_ce0
    );
\ram_reg_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter0,
      O => kernel_2mm_U0_B_0_ce0
    );
\ram_reg_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      O => kernel_2mm_U0_B_1_ce0
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter4_reg_n_4,
      I3 => tmp_8_reg_592(0),
      I4 => tmp_8_reg_592(1),
      I5 => tmp_8_reg_592(2),
      O => WEA(0)
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000200020002000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_8_reg_592(0),
      I2 => tmp_8_reg_592(1),
      I3 => tmp_8_reg_592(2),
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ram_reg_1(0)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(13),
      O => DIADI(13)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(12),
      O => DIADI(12)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(11),
      O => DIADI(11)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(10),
      O => DIADI(10)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(9),
      O => DIADI(9)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(8),
      O => DIADI(8)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(7),
      O => DIADI(7)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(6),
      O => DIADI(6)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(5),
      O => DIADI(5)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(4),
      O => DIADI(4)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(31),
      O => DIADI(31)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAA808080"
    )
        port map (
      I0 => tmp_mid_execute_7_a_reg_646(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter4_reg_n_4,
      I4 => \^q\(0),
      I5 => tmp_18_fu_444_p2(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(30),
      O => DIADI(30)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(3),
      O => DIADI(3)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(2),
      O => DIADI(2)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(1),
      O => DIADI(1)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(0),
      O => DIADI(0)
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => ap_CS_fsm_state4,
      I3 => tmp_8_reg_592(1),
      I4 => tmp_8_reg_592(2),
      I5 => tmp_8_reg_592(0),
      O => ram_reg_7(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => tmp_mid_execute_7_a_reg_646(3),
      I1 => \tmp_mid_execute_2_address01__1\,
      I2 => tmp_mid2_v_reg_583(0),
      I3 => tmp_10_reg_596(1),
      I4 => tmp_mid2_v_reg_583(1),
      I5 => tmp_mid2_v_reg_583(2),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_4_n_4,
      CO(3 downto 1) => \NLW_ram_reg_i_3__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_i_3__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_i_3__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^a_1_addr_reg_695_reg[7]_0\(7 downto 6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp_16_reg_601(7 downto 6)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \exitcond_reg_651_reg_n_4_[0]\,
      O => ram_reg
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \exitcond_reg_651_reg_n_4_[0]\,
      O => ram_reg_0
    );
ram_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_4_n_4,
      CO(2) => ram_reg_i_4_n_5,
      CO(1) => ram_reg_i_4_n_6,
      CO(0) => ram_reg_i_4_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_16_reg_601(3 downto 2),
      O(3 downto 1) => \^a_1_addr_reg_695_reg[7]_0\(5 downto 3),
      O(0) => NLW_ram_reg_i_4_O_UNCONNECTED(0),
      S(3 downto 2) => tmp_16_reg_601(5 downto 4),
      S(1) => \ram_reg_i_7__1_n_4\,
      S(0) => \ram_reg_i_8__1_n_4\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(29),
      O => DIADI(29)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => tmp_mid_execute_7_a_reg_646(2),
      I1 => \tmp_mid_execute_2_address01__1\,
      I2 => tmp_10_reg_596(1),
      I3 => tmp_mid2_v_reg_583(0),
      I4 => tmp_mid2_v_reg_583(1),
      O => ADDRARDADDR(2)
    );
ram_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_16_reg_601(2),
      I1 => newIndex8_reg_655_pp0_iter1_reg(2),
      O => \^a_1_addr_reg_695_reg[7]_0\(2)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(28),
      O => DIADI(28)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AABFAABFAA80"
    )
        port map (
      I0 => tmp_mid_execute_7_a_reg_646(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^q\(1),
      I3 => \tmp_mid_execute_0_ce01__0\,
      I4 => tmp_10_reg_596(1),
      I5 => tmp_mid2_v_reg_583(0),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(27),
      O => DIADI(27)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAA808080"
    )
        port map (
      I0 => tmp_mid_execute_7_a_reg_646(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter4_reg_n_4,
      I4 => \^q\(0),
      I5 => tmp_10_reg_596(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030002000200020"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_8_reg_592(2),
      I2 => tmp_8_reg_592(1),
      I3 => tmp_8_reg_592(0),
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ram_reg_5(0)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(26),
      O => DIADI(26)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_16_reg_601(3),
      I1 => newIndex8_reg_655_pp0_iter1_reg(3),
      O => \ram_reg_i_7__1_n_4\
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(25),
      O => DIADI(25)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter4_reg_n_4,
      I3 => \^q\(0),
      O => \tmp_mid_execute_2_address01__1\
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_16_reg_601(2),
      I1 => newIndex8_reg_655_pp0_iter1_reg(2),
      O => \ram_reg_i_8__1_n_4\
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => \^q\(0),
      I2 => tmp_10_1_reg_770(24),
      O => DIADI(24)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => \tmp_mid_execute_0_ce01__0\
    );
\tmp1_reg_700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(0),
      Q => tmp1_reg_700(0),
      R => '0'
    );
\tmp1_reg_700_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(10),
      Q => tmp1_reg_700(10),
      R => '0'
    );
\tmp1_reg_700_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(11),
      Q => tmp1_reg_700(11),
      R => '0'
    );
\tmp1_reg_700_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(12),
      Q => tmp1_reg_700(12),
      R => '0'
    );
\tmp1_reg_700_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(13),
      Q => tmp1_reg_700(13),
      R => '0'
    );
\tmp1_reg_700_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(14),
      Q => tmp1_reg_700(14),
      R => '0'
    );
\tmp1_reg_700_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(15),
      Q => tmp1_reg_700(15),
      R => '0'
    );
\tmp1_reg_700_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(16),
      Q => tmp1_reg_700(16),
      R => '0'
    );
\tmp1_reg_700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(1),
      Q => tmp1_reg_700(1),
      R => '0'
    );
\tmp1_reg_700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(2),
      Q => tmp1_reg_700(2),
      R => '0'
    );
\tmp1_reg_700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(3),
      Q => tmp1_reg_700(3),
      R => '0'
    );
\tmp1_reg_700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(4),
      Q => tmp1_reg_700(4),
      R => '0'
    );
\tmp1_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(5),
      Q => tmp1_reg_700(5),
      R => '0'
    );
\tmp1_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(6),
      Q => tmp1_reg_700(6),
      R => '0'
    );
\tmp1_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(7),
      Q => tmp1_reg_700(7),
      R => '0'
    );
\tmp1_reg_700_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(8),
      Q => tmp1_reg_700(8),
      R => '0'
    );
\tmp1_reg_700_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg\(9),
      Q => tmp1_reg_700(9),
      R => '0'
    );
\tmp2_reg_710_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(17),
      Q => tmp2_reg_710(17),
      R => '0'
    );
\tmp2_reg_710_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(18),
      Q => tmp2_reg_710(18),
      R => '0'
    );
\tmp2_reg_710_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(19),
      Q => tmp2_reg_710(19),
      R => '0'
    );
\tmp2_reg_710_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(20),
      Q => tmp2_reg_710(20),
      R => '0'
    );
\tmp2_reg_710_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(21),
      Q => tmp2_reg_710(21),
      R => '0'
    );
\tmp2_reg_710_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(22),
      Q => tmp2_reg_710(22),
      R => '0'
    );
\tmp2_reg_710_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(23),
      Q => tmp2_reg_710(23),
      R => '0'
    );
\tmp2_reg_710_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(24),
      Q => tmp2_reg_710(24),
      R => '0'
    );
\tmp2_reg_710_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(25),
      Q => tmp2_reg_710(25),
      R => '0'
    );
\tmp2_reg_710_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(26),
      Q => tmp2_reg_710(26),
      R => '0'
    );
\tmp2_reg_710_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(27),
      Q => tmp2_reg_710(27),
      R => '0'
    );
\tmp2_reg_710_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(28),
      Q => tmp2_reg_710(28),
      R => '0'
    );
\tmp2_reg_710_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(29),
      Q => tmp2_reg_710(29),
      R => '0'
    );
\tmp2_reg_710_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(30),
      Q => tmp2_reg_710(30),
      R => '0'
    );
\tmp2_reg_710_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg_0\(31),
      Q => tmp2_reg_710(31),
      R => '0'
    );
\tmp_10_1_reg_770[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(10),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(10),
      I2 => tmp_9_reg_720(10),
      O => \tmp_10_1_reg_770[11]_i_2_n_4\
    );
\tmp_10_1_reg_770[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(9),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(9),
      I2 => tmp_9_reg_720(9),
      O => \tmp_10_1_reg_770[11]_i_3_n_4\
    );
\tmp_10_1_reg_770[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(8),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(8),
      I2 => tmp_9_reg_720(8),
      O => \tmp_10_1_reg_770[11]_i_4_n_4\
    );
\tmp_10_1_reg_770[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(7),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(7),
      I2 => tmp_9_reg_720(7),
      O => \tmp_10_1_reg_770[11]_i_5_n_4\
    );
\tmp_10_1_reg_770[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(11),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(11),
      I2 => tmp_9_reg_720(11),
      I3 => \tmp_10_1_reg_770[11]_i_2_n_4\,
      O => \tmp_10_1_reg_770[11]_i_6_n_4\
    );
\tmp_10_1_reg_770[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(10),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(10),
      I2 => tmp_9_reg_720(10),
      I3 => \tmp_10_1_reg_770[11]_i_3_n_4\,
      O => \tmp_10_1_reg_770[11]_i_7_n_4\
    );
\tmp_10_1_reg_770[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(9),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(9),
      I2 => tmp_9_reg_720(9),
      I3 => \tmp_10_1_reg_770[11]_i_4_n_4\,
      O => \tmp_10_1_reg_770[11]_i_8_n_4\
    );
\tmp_10_1_reg_770[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(8),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(8),
      I2 => tmp_9_reg_720(8),
      I3 => \tmp_10_1_reg_770[11]_i_5_n_4\,
      O => \tmp_10_1_reg_770[11]_i_9_n_4\
    );
\tmp_10_1_reg_770[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(14),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(14),
      I2 => tmp_9_reg_720(14),
      O => \tmp_10_1_reg_770[15]_i_2_n_4\
    );
\tmp_10_1_reg_770[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(13),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(13),
      I2 => tmp_9_reg_720(13),
      O => \tmp_10_1_reg_770[15]_i_3_n_4\
    );
\tmp_10_1_reg_770[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(12),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(12),
      I2 => tmp_9_reg_720(12),
      O => \tmp_10_1_reg_770[15]_i_4_n_4\
    );
\tmp_10_1_reg_770[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(11),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(11),
      I2 => tmp_9_reg_720(11),
      O => \tmp_10_1_reg_770[15]_i_5_n_4\
    );
\tmp_10_1_reg_770[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(15),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(15),
      I2 => tmp_9_reg_720(15),
      I3 => \tmp_10_1_reg_770[15]_i_2_n_4\,
      O => \tmp_10_1_reg_770[15]_i_6_n_4\
    );
\tmp_10_1_reg_770[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(14),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(14),
      I2 => tmp_9_reg_720(14),
      I3 => \tmp_10_1_reg_770[15]_i_3_n_4\,
      O => \tmp_10_1_reg_770[15]_i_7_n_4\
    );
\tmp_10_1_reg_770[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(13),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(13),
      I2 => tmp_9_reg_720(13),
      I3 => \tmp_10_1_reg_770[15]_i_4_n_4\,
      O => \tmp_10_1_reg_770[15]_i_8_n_4\
    );
\tmp_10_1_reg_770[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(12),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(12),
      I2 => tmp_9_reg_720(12),
      I3 => \tmp_10_1_reg_770[15]_i_5_n_4\,
      O => \tmp_10_1_reg_770[15]_i_9_n_4\
    );
\tmp_10_1_reg_770[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(18),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(18),
      I2 => tmp_9_reg_720(18),
      O => \tmp_10_1_reg_770[19]_i_2_n_4\
    );
\tmp_10_1_reg_770[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(17),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(17),
      I2 => tmp_9_reg_720(17),
      O => \tmp_10_1_reg_770[19]_i_3_n_4\
    );
\tmp_10_1_reg_770[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(16),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(16),
      I2 => tmp_9_reg_720(16),
      O => \tmp_10_1_reg_770[19]_i_4_n_4\
    );
\tmp_10_1_reg_770[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(15),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(15),
      I2 => tmp_9_reg_720(15),
      O => \tmp_10_1_reg_770[19]_i_5_n_4\
    );
\tmp_10_1_reg_770[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(19),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(19),
      I2 => tmp_9_reg_720(19),
      I3 => \tmp_10_1_reg_770[19]_i_2_n_4\,
      O => \tmp_10_1_reg_770[19]_i_6_n_4\
    );
\tmp_10_1_reg_770[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(18),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(18),
      I2 => tmp_9_reg_720(18),
      I3 => \tmp_10_1_reg_770[19]_i_3_n_4\,
      O => \tmp_10_1_reg_770[19]_i_7_n_4\
    );
\tmp_10_1_reg_770[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(17),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(17),
      I2 => tmp_9_reg_720(17),
      I3 => \tmp_10_1_reg_770[19]_i_4_n_4\,
      O => \tmp_10_1_reg_770[19]_i_8_n_4\
    );
\tmp_10_1_reg_770[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(16),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(16),
      I2 => tmp_9_reg_720(16),
      I3 => \tmp_10_1_reg_770[19]_i_5_n_4\,
      O => \tmp_10_1_reg_770[19]_i_9_n_4\
    );
\tmp_10_1_reg_770[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(22),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(22),
      I2 => tmp_9_reg_720(22),
      O => \tmp_10_1_reg_770[23]_i_2_n_4\
    );
\tmp_10_1_reg_770[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(21),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(21),
      I2 => tmp_9_reg_720(21),
      O => \tmp_10_1_reg_770[23]_i_3_n_4\
    );
\tmp_10_1_reg_770[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(20),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(20),
      I2 => tmp_9_reg_720(20),
      O => \tmp_10_1_reg_770[23]_i_4_n_4\
    );
\tmp_10_1_reg_770[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(19),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(19),
      I2 => tmp_9_reg_720(19),
      O => \tmp_10_1_reg_770[23]_i_5_n_4\
    );
\tmp_10_1_reg_770[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(23),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(23),
      I2 => tmp_9_reg_720(23),
      I3 => \tmp_10_1_reg_770[23]_i_2_n_4\,
      O => \tmp_10_1_reg_770[23]_i_6_n_4\
    );
\tmp_10_1_reg_770[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(22),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(22),
      I2 => tmp_9_reg_720(22),
      I3 => \tmp_10_1_reg_770[23]_i_3_n_4\,
      O => \tmp_10_1_reg_770[23]_i_7_n_4\
    );
\tmp_10_1_reg_770[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(21),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(21),
      I2 => tmp_9_reg_720(21),
      I3 => \tmp_10_1_reg_770[23]_i_4_n_4\,
      O => \tmp_10_1_reg_770[23]_i_8_n_4\
    );
\tmp_10_1_reg_770[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(20),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(20),
      I2 => tmp_9_reg_720(20),
      I3 => \tmp_10_1_reg_770[23]_i_5_n_4\,
      O => \tmp_10_1_reg_770[23]_i_9_n_4\
    );
\tmp_10_1_reg_770[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(26),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(26),
      I2 => tmp_9_reg_720(26),
      O => \tmp_10_1_reg_770[27]_i_2_n_4\
    );
\tmp_10_1_reg_770[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(25),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(25),
      I2 => tmp_9_reg_720(25),
      O => \tmp_10_1_reg_770[27]_i_3_n_4\
    );
\tmp_10_1_reg_770[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(24),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(24),
      I2 => tmp_9_reg_720(24),
      O => \tmp_10_1_reg_770[27]_i_4_n_4\
    );
\tmp_10_1_reg_770[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(23),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(23),
      I2 => tmp_9_reg_720(23),
      O => \tmp_10_1_reg_770[27]_i_5_n_4\
    );
\tmp_10_1_reg_770[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(27),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(27),
      I2 => tmp_9_reg_720(27),
      I3 => \tmp_10_1_reg_770[27]_i_2_n_4\,
      O => \tmp_10_1_reg_770[27]_i_6_n_4\
    );
\tmp_10_1_reg_770[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(26),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(26),
      I2 => tmp_9_reg_720(26),
      I3 => \tmp_10_1_reg_770[27]_i_3_n_4\,
      O => \tmp_10_1_reg_770[27]_i_7_n_4\
    );
\tmp_10_1_reg_770[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(25),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(25),
      I2 => tmp_9_reg_720(25),
      I3 => \tmp_10_1_reg_770[27]_i_4_n_4\,
      O => \tmp_10_1_reg_770[27]_i_8_n_4\
    );
\tmp_10_1_reg_770[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(24),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(24),
      I2 => tmp_9_reg_720(24),
      I3 => \tmp_10_1_reg_770[27]_i_5_n_4\,
      O => \tmp_10_1_reg_770[27]_i_9_n_4\
    );
\tmp_10_1_reg_770[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(29),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(29),
      I2 => tmp_9_reg_720(29),
      O => \tmp_10_1_reg_770[31]_i_2_n_4\
    );
\tmp_10_1_reg_770[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(28),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(28),
      I2 => tmp_9_reg_720(28),
      O => \tmp_10_1_reg_770[31]_i_3_n_4\
    );
\tmp_10_1_reg_770[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(27),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(27),
      I2 => tmp_9_reg_720(27),
      O => \tmp_10_1_reg_770[31]_i_4_n_4\
    );
\tmp_10_1_reg_770[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_9_reg_720(30),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(30),
      I2 => tmp_9_1_reg_765(30),
      I3 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(31),
      I4 => tmp_9_1_reg_765(31),
      I5 => tmp_9_reg_720(31),
      O => \tmp_10_1_reg_770[31]_i_5_n_4\
    );
\tmp_10_1_reg_770[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_10_1_reg_770[31]_i_2_n_4\,
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(30),
      I2 => tmp_9_1_reg_765(30),
      I3 => tmp_9_reg_720(30),
      O => \tmp_10_1_reg_770[31]_i_6_n_4\
    );
\tmp_10_1_reg_770[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(29),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(29),
      I2 => tmp_9_reg_720(29),
      I3 => \tmp_10_1_reg_770[31]_i_3_n_4\,
      O => \tmp_10_1_reg_770[31]_i_7_n_4\
    );
\tmp_10_1_reg_770[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(28),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(28),
      I2 => tmp_9_reg_720(28),
      I3 => \tmp_10_1_reg_770[31]_i_4_n_4\,
      O => \tmp_10_1_reg_770[31]_i_8_n_4\
    );
\tmp_10_1_reg_770[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(2),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(2),
      I2 => tmp_9_reg_720(2),
      O => \tmp_10_1_reg_770[3]_i_2_n_4\
    );
\tmp_10_1_reg_770[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(1),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(1),
      I2 => tmp_9_reg_720(1),
      O => \tmp_10_1_reg_770[3]_i_3_n_4\
    );
\tmp_10_1_reg_770[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(0),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(0),
      I2 => tmp_9_reg_720(0),
      O => \tmp_10_1_reg_770[3]_i_4_n_4\
    );
\tmp_10_1_reg_770[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(3),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(3),
      I2 => tmp_9_reg_720(3),
      I3 => \tmp_10_1_reg_770[3]_i_2_n_4\,
      O => \tmp_10_1_reg_770[3]_i_5_n_4\
    );
\tmp_10_1_reg_770[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(2),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(2),
      I2 => tmp_9_reg_720(2),
      I3 => \tmp_10_1_reg_770[3]_i_3_n_4\,
      O => \tmp_10_1_reg_770[3]_i_6_n_4\
    );
\tmp_10_1_reg_770[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(1),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(1),
      I2 => tmp_9_reg_720(1),
      I3 => \tmp_10_1_reg_770[3]_i_4_n_4\,
      O => \tmp_10_1_reg_770[3]_i_7_n_4\
    );
\tmp_10_1_reg_770[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_9_1_reg_765(0),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(0),
      I2 => tmp_9_reg_720(0),
      O => \tmp_10_1_reg_770[3]_i_8_n_4\
    );
\tmp_10_1_reg_770[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(6),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(6),
      I2 => tmp_9_reg_720(6),
      O => \tmp_10_1_reg_770[7]_i_2_n_4\
    );
\tmp_10_1_reg_770[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(5),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(5),
      I2 => tmp_9_reg_720(5),
      O => \tmp_10_1_reg_770[7]_i_3_n_4\
    );
\tmp_10_1_reg_770[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(4),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(4),
      I2 => tmp_9_reg_720(4),
      O => \tmp_10_1_reg_770[7]_i_4_n_4\
    );
\tmp_10_1_reg_770[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_9_1_reg_765(3),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(3),
      I2 => tmp_9_reg_720(3),
      O => \tmp_10_1_reg_770[7]_i_5_n_4\
    );
\tmp_10_1_reg_770[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(7),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(7),
      I2 => tmp_9_reg_720(7),
      I3 => \tmp_10_1_reg_770[7]_i_2_n_4\,
      O => \tmp_10_1_reg_770[7]_i_6_n_4\
    );
\tmp_10_1_reg_770[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(6),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(6),
      I2 => tmp_9_reg_720(6),
      I3 => \tmp_10_1_reg_770[7]_i_3_n_4\,
      O => \tmp_10_1_reg_770[7]_i_7_n_4\
    );
\tmp_10_1_reg_770[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(5),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(5),
      I2 => tmp_9_reg_720(5),
      I3 => \tmp_10_1_reg_770[7]_i_4_n_4\,
      O => \tmp_10_1_reg_770[7]_i_8_n_4\
    );
\tmp_10_1_reg_770[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_9_1_reg_765(4),
      I1 => ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307(4),
      I2 => tmp_9_reg_720(4),
      I3 => \tmp_10_1_reg_770[7]_i_5_n_4\,
      O => \tmp_10_1_reg_770[7]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(0),
      Q => tmp_10_1_reg_770(0),
      R => '0'
    );
\tmp_10_1_reg_770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(10),
      Q => tmp_10_1_reg_770(10),
      R => '0'
    );
\tmp_10_1_reg_770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(11),
      Q => tmp_10_1_reg_770(11),
      R => '0'
    );
\tmp_10_1_reg_770_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[7]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[11]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[11]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[11]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[11]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[11]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[11]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[11]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(11 downto 8),
      S(3) => \tmp_10_1_reg_770[11]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[11]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[11]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[11]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(12),
      Q => tmp_10_1_reg_770(12),
      R => '0'
    );
\tmp_10_1_reg_770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(13),
      Q => tmp_10_1_reg_770(13),
      R => '0'
    );
\tmp_10_1_reg_770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(14),
      Q => tmp_10_1_reg_770(14),
      R => '0'
    );
\tmp_10_1_reg_770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(15),
      Q => tmp_10_1_reg_770(15),
      R => '0'
    );
\tmp_10_1_reg_770_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[11]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[15]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[15]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[15]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[15]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[15]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[15]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[15]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(15 downto 12),
      S(3) => \tmp_10_1_reg_770[15]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[15]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[15]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[15]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(16),
      Q => tmp_10_1_reg_770(16),
      R => '0'
    );
\tmp_10_1_reg_770_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(17),
      Q => tmp_10_1_reg_770(17),
      R => '0'
    );
\tmp_10_1_reg_770_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(18),
      Q => tmp_10_1_reg_770(18),
      R => '0'
    );
\tmp_10_1_reg_770_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(19),
      Q => tmp_10_1_reg_770(19),
      R => '0'
    );
\tmp_10_1_reg_770_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[15]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[19]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[19]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[19]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[19]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[19]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[19]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[19]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(19 downto 16),
      S(3) => \tmp_10_1_reg_770[19]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[19]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[19]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[19]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(1),
      Q => tmp_10_1_reg_770(1),
      R => '0'
    );
\tmp_10_1_reg_770_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(20),
      Q => tmp_10_1_reg_770(20),
      R => '0'
    );
\tmp_10_1_reg_770_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(21),
      Q => tmp_10_1_reg_770(21),
      R => '0'
    );
\tmp_10_1_reg_770_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(22),
      Q => tmp_10_1_reg_770(22),
      R => '0'
    );
\tmp_10_1_reg_770_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(23),
      Q => tmp_10_1_reg_770(23),
      R => '0'
    );
\tmp_10_1_reg_770_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[19]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[23]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[23]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[23]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[23]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[23]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[23]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[23]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(23 downto 20),
      S(3) => \tmp_10_1_reg_770[23]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[23]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[23]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[23]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(24),
      Q => tmp_10_1_reg_770(24),
      R => '0'
    );
\tmp_10_1_reg_770_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(25),
      Q => tmp_10_1_reg_770(25),
      R => '0'
    );
\tmp_10_1_reg_770_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(26),
      Q => tmp_10_1_reg_770(26),
      R => '0'
    );
\tmp_10_1_reg_770_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(27),
      Q => tmp_10_1_reg_770(27),
      R => '0'
    );
\tmp_10_1_reg_770_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[23]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[27]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[27]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[27]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[27]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[27]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[27]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[27]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(27 downto 24),
      S(3) => \tmp_10_1_reg_770[27]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[27]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[27]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[27]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(28),
      Q => tmp_10_1_reg_770(28),
      R => '0'
    );
\tmp_10_1_reg_770_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(29),
      Q => tmp_10_1_reg_770(29),
      R => '0'
    );
\tmp_10_1_reg_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(2),
      Q => tmp_10_1_reg_770(2),
      R => '0'
    );
\tmp_10_1_reg_770_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(30),
      Q => tmp_10_1_reg_770(30),
      R => '0'
    );
\tmp_10_1_reg_770_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(31),
      Q => tmp_10_1_reg_770(31),
      R => '0'
    );
\tmp_10_1_reg_770_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[27]_i_1_n_4\,
      CO(3) => \NLW_tmp_10_1_reg_770_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_10_1_reg_770_reg[31]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[31]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_10_1_reg_770[31]_i_2_n_4\,
      DI(1) => \tmp_10_1_reg_770[31]_i_3_n_4\,
      DI(0) => \tmp_10_1_reg_770[31]_i_4_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(31 downto 28),
      S(3) => \tmp_10_1_reg_770[31]_i_5_n_4\,
      S(2) => \tmp_10_1_reg_770[31]_i_6_n_4\,
      S(1) => \tmp_10_1_reg_770[31]_i_7_n_4\,
      S(0) => \tmp_10_1_reg_770[31]_i_8_n_4\
    );
\tmp_10_1_reg_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(3),
      Q => tmp_10_1_reg_770(3),
      R => '0'
    );
\tmp_10_1_reg_770_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_1_reg_770_reg[3]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[3]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[3]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[3]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[3]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[3]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => tmp_10_1_fu_558_p2(3 downto 0),
      S(3) => \tmp_10_1_reg_770[3]_i_5_n_4\,
      S(2) => \tmp_10_1_reg_770[3]_i_6_n_4\,
      S(1) => \tmp_10_1_reg_770[3]_i_7_n_4\,
      S(0) => \tmp_10_1_reg_770[3]_i_8_n_4\
    );
\tmp_10_1_reg_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(4),
      Q => tmp_10_1_reg_770(4),
      R => '0'
    );
\tmp_10_1_reg_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(5),
      Q => tmp_10_1_reg_770(5),
      R => '0'
    );
\tmp_10_1_reg_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(6),
      Q => tmp_10_1_reg_770(6),
      R => '0'
    );
\tmp_10_1_reg_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(7),
      Q => tmp_10_1_reg_770(7),
      R => '0'
    );
\tmp_10_1_reg_770_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_770_reg[3]_i_1_n_4\,
      CO(3) => \tmp_10_1_reg_770_reg[7]_i_1_n_4\,
      CO(2) => \tmp_10_1_reg_770_reg[7]_i_1_n_5\,
      CO(1) => \tmp_10_1_reg_770_reg[7]_i_1_n_6\,
      CO(0) => \tmp_10_1_reg_770_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_10_1_reg_770[7]_i_2_n_4\,
      DI(2) => \tmp_10_1_reg_770[7]_i_3_n_4\,
      DI(1) => \tmp_10_1_reg_770[7]_i_4_n_4\,
      DI(0) => \tmp_10_1_reg_770[7]_i_5_n_4\,
      O(3 downto 0) => tmp_10_1_fu_558_p2(7 downto 4),
      S(3) => \tmp_10_1_reg_770[7]_i_6_n_4\,
      S(2) => \tmp_10_1_reg_770[7]_i_7_n_4\,
      S(1) => \tmp_10_1_reg_770[7]_i_8_n_4\,
      S(0) => \tmp_10_1_reg_770[7]_i_9_n_4\
    );
\tmp_10_1_reg_770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(8),
      Q => tmp_10_1_reg_770(8),
      R => '0'
    );
\tmp_10_1_reg_770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => tmp_10_1_fu_558_p2(9),
      Q => tmp_10_1_reg_770(9),
      R => '0'
    );
\tmp_10_reg_596[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => j_reg_284(0),
      I1 => j_reg_284(3),
      I2 => j_reg_284(4),
      I3 => j_reg_284(2),
      I4 => j_reg_284(1),
      I5 => j_mid2_reg_5770,
      O => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_10_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => j_reg_284(3),
      Q => tmp_10_reg_596(0),
      R => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_10_reg_596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => j_reg_284(4),
      Q => tmp_10_reg_596(1),
      R => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_16_reg_601[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(0),
      I1 => tmp_mid2_v_reg_583(1),
      O => \tmp_16_reg_601[3]_i_1_n_4\
    );
\tmp_16_reg_601[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(1),
      I1 => tmp_mid2_v_reg_583(2),
      I2 => tmp_mid2_v_reg_583(0),
      O => p_0_in(2)
    );
\tmp_16_reg_601[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(0),
      I1 => tmp_mid2_v_reg_583(2),
      I2 => tmp_mid2_v_reg_583(3),
      I3 => tmp_mid2_v_reg_583(1),
      O => p_0_in(3)
    );
\tmp_16_reg_601[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C8F70"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(0),
      I1 => tmp_mid2_v_reg_583(1),
      I2 => tmp_mid2_v_reg_583(3),
      I3 => tmp_mid2_v_reg_583(4),
      I4 => tmp_mid2_v_reg_583(2),
      O => p_0_in(4)
    );
\tmp_16_reg_601[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(1),
      I1 => tmp_mid2_v_reg_583(0),
      I2 => tmp_mid2_v_reg_583(2),
      I3 => tmp_mid2_v_reg_583(4),
      I4 => tmp_mid2_v_reg_583(3),
      O => \tmp_16_reg_601[7]_i_1_n_4\
    );
\tmp_16_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_mid2_v_reg_583(0),
      Q => tmp_16_reg_601(2),
      R => '0'
    );
\tmp_16_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_16_reg_601[3]_i_1_n_4\,
      Q => tmp_16_reg_601(3),
      R => '0'
    );
\tmp_16_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(2),
      Q => tmp_16_reg_601(4),
      R => '0'
    );
\tmp_16_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(3),
      Q => tmp_16_reg_601(5),
      R => '0'
    );
\tmp_16_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_0_in(4),
      Q => tmp_16_reg_601(6),
      R => '0'
    );
\tmp_16_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_16_reg_601[7]_i_1_n_4\,
      Q => tmp_16_reg_601(7),
      R => '0'
    );
\tmp_23_fu_506_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_fu_506_p2__0_carry_n_4\,
      CO(2) => \tmp_23_fu_506_p2__0_carry_n_5\,
      CO(1) => \tmp_23_fu_506_p2__0_carry_n_6\,
      CO(0) => \tmp_23_fu_506_p2__0_carry_n_7\,
      CYINIT => '0',
      DI(3) => tmp_mid_execute_7_a_reg_646(0),
      DI(2 downto 1) => tmp_cast_reg_606_reg(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_23_fu_506_p2(3 downto 0),
      S(3) => \tmp_23_fu_506_p2__0_carry_i_1_n_4\,
      S(2) => \tmp_23_fu_506_p2__0_carry_i_2_n_4\,
      S(1) => \tmp_23_fu_506_p2__0_carry_i_3_n_4\,
      S(0) => tmp_cast_reg_606_reg(0)
    );
\tmp_23_fu_506_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_fu_506_p2__0_carry_n_4\,
      CO(3) => \NLW_tmp_23_fu_506_p2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_23_fu_506_p2__0_carry__0_n_5\,
      CO(1) => \tmp_23_fu_506_p2__0_carry__0_n_6\,
      CO(0) => \tmp_23_fu_506_p2__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_23_fu_506_p2__0_carry__0_i_1_n_4\,
      DI(0) => \tmp_23_fu_506_p2__0_carry__0_i_2_n_4\,
      O(3 downto 0) => tmp_23_fu_506_p2(7 downto 4),
      S(3) => \tmp_23_fu_506_p2__0_carry__0_i_3_n_4\,
      S(2) => \tmp_23_fu_506_p2__0_carry__0_i_4_n_4\,
      S(1) => \tmp_23_fu_506_p2__0_carry__0_i_5_n_4\,
      S(0) => \tmp_23_fu_506_p2__0_carry__0_i_6_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAA2AA00000000"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[1]\,
      I1 => \^q\(0),
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => k_9_1_reg_685(1),
      I5 => tmp_cast_reg_606_reg(4),
      O => \tmp_23_fu_506_p2__0_carry__0_i_1_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656666666A66666"
    )
        port map (
      I0 => tmp_cast_reg_606_reg(4),
      I1 => \k_reg_295_reg_n_4_[1]\,
      I2 => \^q\(0),
      I3 => \exitcond_reg_651_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_4,
      I5 => k_9_1_reg_685(1),
      O => \tmp_23_fu_506_p2__0_carry__0_i_2_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_9_1_reg_685(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \^q\(0),
      I4 => \k_reg_295_reg_n_4_[4]\,
      O => \tmp_23_fu_506_p2__0_carry__0_i_3_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_9_1_reg_685(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => \^q\(0),
      I4 => \k_reg_295_reg_n_4_[3]\,
      O => \tmp_23_fu_506_p2__0_carry__0_i_4_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => tmp_cast_reg_606_reg(4),
      I1 => k_9_1_reg_685(1),
      I2 => \k_reg_295_reg_n_4_[1]\,
      I3 => \k_reg_295_reg_n_4_[2]\,
      I4 => ap_phi_mux_k_phi_fu_299_p41,
      I5 => k_9_1_reg_685(2),
      O => \tmp_23_fu_506_p2__0_carry__0_i_5_n_4\
    );
\tmp_23_fu_506_p2__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C33C5A5AC33C"
    )
        port map (
      I0 => k_9_1_reg_685(1),
      I1 => \k_reg_295_reg_n_4_[1]\,
      I2 => tmp_cast_reg_606_reg(4),
      I3 => \k_reg_295_reg_n_4_[4]\,
      I4 => ap_phi_mux_k_phi_fu_299_p41,
      I5 => k_9_1_reg_685(4),
      O => \tmp_23_fu_506_p2__0_carry__0_i_6_n_4\
    );
\tmp_23_fu_506_p2__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51555D55AEAAA2AA"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[3]\,
      I1 => \^q\(0),
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => k_9_1_reg_685(3),
      I5 => tmp_mid_execute_7_a_reg_646(0),
      O => \tmp_23_fu_506_p2__0_carry_i_1_n_4\
    );
\tmp_23_fu_506_p2__0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51555D55AEAAA2AA"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[2]\,
      I1 => \^q\(0),
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => k_9_1_reg_685(2),
      I5 => tmp_cast_reg_606_reg(2),
      O => \tmp_23_fu_506_p2__0_carry_i_2_n_4\
    );
\tmp_23_fu_506_p2__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51555D55AEAAA2AA"
    )
        port map (
      I0 => \k_reg_295_reg_n_4_[1]\,
      I1 => \^q\(0),
      I2 => \exitcond_reg_651_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => k_9_1_reg_685(1),
      I5 => tmp_cast_reg_606_reg(1),
      O => \tmp_23_fu_506_p2__0_carry_i_3_n_4\
    );
\tmp_23_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(0),
      Q => \^b_0_address0\(0),
      R => '0'
    );
\tmp_23_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(1),
      Q => \^b_0_address0\(1),
      R => '0'
    );
\tmp_23_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(2),
      Q => \^b_0_address0\(2),
      R => '0'
    );
\tmp_23_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(3),
      Q => \^b_0_address0\(3),
      R => '0'
    );
\tmp_23_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(4),
      Q => \^b_0_address0\(4),
      R => '0'
    );
\tmp_23_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(5),
      Q => \^b_0_address0\(5),
      R => '0'
    );
\tmp_23_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(6),
      Q => \^b_0_address0\(6),
      R => '0'
    );
\tmp_23_reg_660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => newIndex8_reg_6550,
      D => tmp_23_fu_506_p2(7),
      Q => \^b_0_address0\(7),
      R => '0'
    );
\tmp_8_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => j_reg_284(0),
      Q => tmp_8_reg_592(0),
      R => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_8_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => j_reg_284(1),
      Q => tmp_8_reg_592(1),
      R => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_8_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => j_reg_284(2),
      Q => tmp_8_reg_592(2),
      R => \tmp_10_reg_596[0]_i_1_n_4\
    );
\tmp_9_1_reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(0),
      Q => tmp_9_1_reg_765(0),
      R => '0'
    );
\tmp_9_1_reg_765_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(10),
      Q => tmp_9_1_reg_765(10),
      R => '0'
    );
\tmp_9_1_reg_765_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(11),
      Q => tmp_9_1_reg_765(11),
      R => '0'
    );
\tmp_9_1_reg_765_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(12),
      Q => tmp_9_1_reg_765(12),
      R => '0'
    );
\tmp_9_1_reg_765_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(13),
      Q => tmp_9_1_reg_765(13),
      R => '0'
    );
\tmp_9_1_reg_765_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(14),
      Q => tmp_9_1_reg_765(14),
      R => '0'
    );
\tmp_9_1_reg_765_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(15),
      Q => tmp_9_1_reg_765(15),
      R => '0'
    );
\tmp_9_1_reg_765_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(16),
      Q => tmp_9_1_reg_765(16),
      R => '0'
    );
\tmp_9_1_reg_765_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(17),
      Q => tmp_9_1_reg_765(17),
      R => '0'
    );
\tmp_9_1_reg_765_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(18),
      Q => tmp_9_1_reg_765(18),
      R => '0'
    );
\tmp_9_1_reg_765_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(19),
      Q => tmp_9_1_reg_765(19),
      R => '0'
    );
\tmp_9_1_reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(1),
      Q => tmp_9_1_reg_765(1),
      R => '0'
    );
\tmp_9_1_reg_765_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(20),
      Q => tmp_9_1_reg_765(20),
      R => '0'
    );
\tmp_9_1_reg_765_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(21),
      Q => tmp_9_1_reg_765(21),
      R => '0'
    );
\tmp_9_1_reg_765_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(22),
      Q => tmp_9_1_reg_765(22),
      R => '0'
    );
\tmp_9_1_reg_765_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(23),
      Q => tmp_9_1_reg_765(23),
      R => '0'
    );
\tmp_9_1_reg_765_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(24),
      Q => tmp_9_1_reg_765(24),
      R => '0'
    );
\tmp_9_1_reg_765_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(25),
      Q => tmp_9_1_reg_765(25),
      R => '0'
    );
\tmp_9_1_reg_765_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(26),
      Q => tmp_9_1_reg_765(26),
      R => '0'
    );
\tmp_9_1_reg_765_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(27),
      Q => tmp_9_1_reg_765(27),
      R => '0'
    );
\tmp_9_1_reg_765_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(28),
      Q => tmp_9_1_reg_765(28),
      R => '0'
    );
\tmp_9_1_reg_765_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(29),
      Q => tmp_9_1_reg_765(29),
      R => '0'
    );
\tmp_9_1_reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(2),
      Q => tmp_9_1_reg_765(2),
      R => '0'
    );
\tmp_9_1_reg_765_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(30),
      Q => tmp_9_1_reg_765(30),
      R => '0'
    );
\tmp_9_1_reg_765_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(31),
      Q => tmp_9_1_reg_765(31),
      R => '0'
    );
\tmp_9_1_reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(3),
      Q => tmp_9_1_reg_765(3),
      R => '0'
    );
\tmp_9_1_reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(4),
      Q => tmp_9_1_reg_765(4),
      R => '0'
    );
\tmp_9_1_reg_765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(5),
      Q => tmp_9_1_reg_765(5),
      R => '0'
    );
\tmp_9_1_reg_765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(6),
      Q => tmp_9_1_reg_765(6),
      R => '0'
    );
\tmp_9_1_reg_765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(7),
      Q => tmp_9_1_reg_765(7),
      R => '0'
    );
\tmp_9_1_reg_765_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(8),
      Q => tmp_9_1_reg_765(8),
      R => '0'
    );
\tmp_9_1_reg_765_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(9),
      Q => tmp_9_1_reg_765(9),
      R => '0'
    );
\tmp_9_reg_720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(0),
      Q => tmp_9_reg_720(0),
      R => '0'
    );
\tmp_9_reg_720_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(10),
      Q => tmp_9_reg_720(10),
      R => '0'
    );
\tmp_9_reg_720_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(11),
      Q => tmp_9_reg_720(11),
      R => '0'
    );
\tmp_9_reg_720_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(12),
      Q => tmp_9_reg_720(12),
      R => '0'
    );
\tmp_9_reg_720_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(13),
      Q => tmp_9_reg_720(13),
      R => '0'
    );
\tmp_9_reg_720_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(14),
      Q => tmp_9_reg_720(14),
      R => '0'
    );
\tmp_9_reg_720_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(15),
      Q => tmp_9_reg_720(15),
      R => '0'
    );
\tmp_9_reg_720_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(16),
      Q => tmp_9_reg_720(16),
      R => '0'
    );
\tmp_9_reg_720_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(17),
      Q => tmp_9_reg_720(17),
      R => '0'
    );
\tmp_9_reg_720_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(18),
      Q => tmp_9_reg_720(18),
      R => '0'
    );
\tmp_9_reg_720_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(19),
      Q => tmp_9_reg_720(19),
      R => '0'
    );
\tmp_9_reg_720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(1),
      Q => tmp_9_reg_720(1),
      R => '0'
    );
\tmp_9_reg_720_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(20),
      Q => tmp_9_reg_720(20),
      R => '0'
    );
\tmp_9_reg_720_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(21),
      Q => tmp_9_reg_720(21),
      R => '0'
    );
\tmp_9_reg_720_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(22),
      Q => tmp_9_reg_720(22),
      R => '0'
    );
\tmp_9_reg_720_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(23),
      Q => tmp_9_reg_720(23),
      R => '0'
    );
\tmp_9_reg_720_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(24),
      Q => tmp_9_reg_720(24),
      R => '0'
    );
\tmp_9_reg_720_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(25),
      Q => tmp_9_reg_720(25),
      R => '0'
    );
\tmp_9_reg_720_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(26),
      Q => tmp_9_reg_720(26),
      R => '0'
    );
\tmp_9_reg_720_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(27),
      Q => tmp_9_reg_720(27),
      R => '0'
    );
\tmp_9_reg_720_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(28),
      Q => tmp_9_reg_720(28),
      R => '0'
    );
\tmp_9_reg_720_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(29),
      Q => tmp_9_reg_720(29),
      R => '0'
    );
\tmp_9_reg_720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(2),
      Q => tmp_9_reg_720(2),
      R => '0'
    );
\tmp_9_reg_720_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(30),
      Q => tmp_9_reg_720(30),
      R => '0'
    );
\tmp_9_reg_720_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(31),
      Q => tmp_9_reg_720(31),
      R => '0'
    );
\tmp_9_reg_720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(3),
      Q => tmp_9_reg_720(3),
      R => '0'
    );
\tmp_9_reg_720_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(4),
      Q => tmp_9_reg_720(4),
      R => '0'
    );
\tmp_9_reg_720_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(5),
      Q => tmp_9_reg_720(5),
      R => '0'
    );
\tmp_9_reg_720_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(6),
      Q => tmp_9_reg_720(6),
      R => '0'
    );
\tmp_9_reg_720_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(7),
      Q => tmp_9_reg_720(7),
      R => '0'
    );
\tmp_9_reg_720_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(8),
      Q => tmp_9_reg_720(8),
      R => '0'
    );
\tmp_9_reg_720_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(9),
      Q => tmp_9_reg_720(9),
      R => '0'
    );
\tmp_cast_reg_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_8_reg_592(0),
      Q => tmp_cast_reg_606_reg(0),
      R => '0'
    );
\tmp_cast_reg_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_8_reg_592(1),
      Q => tmp_cast_reg_606_reg(1),
      R => '0'
    );
\tmp_cast_reg_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_8_reg_592(2),
      Q => tmp_cast_reg_606_reg(2),
      R => '0'
    );
\tmp_cast_reg_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_10_reg_596(1),
      Q => tmp_cast_reg_606_reg(4),
      R => '0'
    );
\tmp_mid2_v_reg_583[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00100000"
    )
        port map (
      I0 => j_reg_284(0),
      I1 => j_reg_284(3),
      I2 => j_reg_284(4),
      I3 => j_reg_284(2),
      I4 => j_reg_284(1),
      I5 => i_reg_273(0),
      O => tmp_mid2_v_fu_360_p3(0)
    );
\tmp_mid2_v_reg_583[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in_1,
      I1 => i_reg_273(0),
      I2 => i_reg_273(1),
      O => tmp_mid2_v_fu_360_p3(1)
    );
\tmp_mid2_v_reg_583[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_reg_273(0),
      I1 => p_0_in_1,
      I2 => i_reg_273(1),
      I3 => i_reg_273(2),
      O => tmp_mid2_v_fu_360_p3(2)
    );
\tmp_mid2_v_reg_583[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_reg_273(1),
      I1 => p_0_in_1,
      I2 => i_reg_273(0),
      I3 => i_reg_273(2),
      I4 => i_reg_273(3),
      O => tmp_mid2_v_fu_360_p3(3)
    );
\tmp_mid2_v_reg_583[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond_flatten_fu_328_p2,
      O => j_mid2_reg_5770
    );
\tmp_mid2_v_reg_583[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_reg_273(2),
      I1 => i_reg_273(0),
      I2 => p_0_in_1,
      I3 => i_reg_273(1),
      I4 => i_reg_273(3),
      I5 => i_reg_273(4),
      O => tmp_mid2_v_fu_360_p3(4)
    );
\tmp_mid2_v_reg_583[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => indvar_flatten_reg_262(5),
      I1 => \ap_CS_fsm[2]_i_4_n_4\,
      I2 => indvar_flatten_reg_262(1),
      I3 => indvar_flatten_reg_262(7),
      I4 => indvar_flatten_reg_262(0),
      I5 => indvar_flatten_reg_262(6),
      O => exitcond_flatten_fu_328_p2
    );
\tmp_mid2_v_reg_583[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => j_reg_284(1),
      I1 => j_reg_284(2),
      I2 => j_reg_284(4),
      I3 => j_reg_284(3),
      I4 => j_reg_284(0),
      O => p_0_in_1
    );
\tmp_mid2_v_reg_583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => tmp_mid2_v_fu_360_p3(0),
      Q => tmp_mid2_v_reg_583(0),
      R => '0'
    );
\tmp_mid2_v_reg_583_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => tmp_mid2_v_fu_360_p3(1),
      Q => tmp_mid2_v_reg_583(1),
      R => '0'
    );
\tmp_mid2_v_reg_583_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => tmp_mid2_v_fu_360_p3(2),
      Q => tmp_mid2_v_reg_583(2),
      R => '0'
    );
\tmp_mid2_v_reg_583_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => tmp_mid2_v_fu_360_p3(3),
      Q => tmp_mid2_v_reg_583(3),
      R => '0'
    );
\tmp_mid2_v_reg_583_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_5770,
      D => tmp_mid2_v_fu_360_p3(4),
      Q => tmp_mid2_v_reg_583(4),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_596(0),
      I1 => tmp_mid2_v_reg_583(0),
      O => \tmp_mid_execute_0_a_reg_611[0]_i_1_n_4\
    );
\tmp_mid_execute_0_a_reg_611[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(0),
      I1 => tmp_10_reg_596(0),
      I2 => tmp_mid2_v_reg_583(1),
      I3 => tmp_10_reg_596(1),
      O => tmp_57_cast_fu_438_p1(1)
    );
\tmp_mid_execute_0_a_reg_611[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718ECF30"
    )
        port map (
      I0 => tmp_10_reg_596(0),
      I1 => tmp_10_reg_596(1),
      I2 => tmp_mid2_v_reg_583(1),
      I3 => tmp_mid2_v_reg_583(2),
      I4 => tmp_mid2_v_reg_583(0),
      O => tmp_57_cast_fu_438_p1(2)
    );
\tmp_mid_execute_0_a_reg_611[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0580FAE0FF1F00"
    )
        port map (
      I0 => tmp_10_reg_596(1),
      I1 => tmp_10_reg_596(0),
      I2 => tmp_mid2_v_reg_583(0),
      I3 => tmp_mid2_v_reg_583(2),
      I4 => tmp_mid2_v_reg_583(3),
      I5 => tmp_mid2_v_reg_583(1),
      O => tmp_57_cast_fu_438_p1(3)
    );
\tmp_mid_execute_0_a_reg_611[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \tmp_mid_execute_0_a_reg_611[5]_i_2_n_4\,
      I1 => tmp_mid2_v_reg_583(4),
      I2 => tmp_mid2_v_reg_583(2),
      O => tmp_57_cast_fu_438_p1(4)
    );
\tmp_mid_execute_0_a_reg_611[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \tmp_mid_execute_0_a_reg_611[5]_i_2_n_4\,
      I1 => tmp_mid2_v_reg_583(2),
      I2 => tmp_mid2_v_reg_583(4),
      I3 => tmp_mid2_v_reg_583(3),
      O => \tmp_mid_execute_0_a_reg_611[5]_i_1_n_4\
    );
\tmp_mid_execute_0_a_reg_611[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5544444DDDDD5D5"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(3),
      I1 => tmp_mid2_v_reg_583(1),
      I2 => tmp_10_reg_596(1),
      I3 => tmp_10_reg_596(0),
      I4 => tmp_mid2_v_reg_583(0),
      I5 => tmp_mid2_v_reg_583(2),
      O => \tmp_mid_execute_0_a_reg_611[5]_i_2_n_4\
    );
\tmp_mid_execute_0_a_reg_611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_mid_execute_0_a_reg_611[0]_i_1_n_4\,
      Q => ram_reg_8(0),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_57_cast_fu_438_p1(1),
      Q => ram_reg_8(1),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_57_cast_fu_438_p1(2),
      Q => ram_reg_8(2),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_57_cast_fu_438_p1(3),
      Q => ram_reg_8(3),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_57_cast_fu_438_p1(4),
      Q => ram_reg_8(4),
      R => '0'
    );
\tmp_mid_execute_0_a_reg_611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_mid_execute_0_a_reg_611[5]_i_1_n_4\,
      Q => ram_reg_8(5),
      R => '0'
    );
\tmp_mid_execute_2_a_reg_621[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_reg_596(1),
      I1 => tmp_mid2_v_reg_583(0),
      O => tmp_18_fu_444_p2(1)
    );
\tmp_mid_execute_2_a_reg_621[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_10_reg_596(1),
      I1 => tmp_mid2_v_reg_583(0),
      I2 => tmp_mid2_v_reg_583(1),
      O => tmp_18_fu_444_p2(2)
    );
\tmp_mid_execute_2_a_reg_621[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(0),
      I1 => tmp_10_reg_596(1),
      I2 => tmp_mid2_v_reg_583(1),
      I3 => tmp_mid2_v_reg_583(2),
      O => tmp_18_fu_444_p2(3)
    );
\tmp_mid_execute_2_a_reg_621[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_mid2_v_reg_583(1),
      I1 => tmp_10_reg_596(1),
      I2 => tmp_mid2_v_reg_583(0),
      I3 => tmp_mid2_v_reg_583(2),
      I4 => tmp_mid2_v_reg_583(3),
      O => tmp_18_fu_444_p2(4)
    );
\tmp_mid_execute_2_a_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_10_reg_596(0),
      Q => tmp_mid_execute_7_a_reg_646(0),
      R => '0'
    );
\tmp_mid_execute_2_a_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_18_fu_444_p2(1),
      Q => tmp_mid_execute_7_a_reg_646(1),
      R => '0'
    );
\tmp_mid_execute_2_a_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_18_fu_444_p2(2),
      Q => tmp_mid_execute_7_a_reg_646(2),
      R => '0'
    );
\tmp_mid_execute_2_a_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_18_fu_444_p2(3),
      Q => tmp_mid_execute_7_a_reg_646(3),
      R => '0'
    );
\tmp_mid_execute_2_a_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => tmp_18_fu_444_p2(4),
      Q => tmp_mid_execute_7_a_reg_646(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_func24 is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC;
    D_output_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_2_addr_reg_778_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D_output_address0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    \buff0_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff0_reg_i_18 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buff0_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    kernel_2mm_U0_D_output_full_n : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    func24_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_func24;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_func24 is
  signal C_0_load_reg_753 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_1_load_reg_763 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_2_load_reg_847 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C_3_load_reg_857 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C_4_load_reg_867 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C_5_load_reg_877 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C_6_load_reg_827 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C_7_load_reg_837 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D_output_addr_reg_6630 : STD_LOGIC;
  signal \^d_output_d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_CS_fsm[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[19]_i_1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal \ap_done_reg_i_1__1_n_4\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal i_1_fu_359_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_1_reg_630 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_reg_309 : STD_LOGIC;
  signal \i_reg_309_reg_n_4_[4]\ : STD_LOGIC;
  signal j_1_fu_427_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_1_reg_653 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_reg_320 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal j_reg_3200 : STD_LOGIC;
  signal k_8_7_fu_571_p2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_8_7_reg_817 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal k_8_7_reg_8170 : STD_LOGIC;
  signal k_reg_332 : STD_LOGIC;
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal newIndex6_cast_fu_467_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_i_1__20_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_4\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_5\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_6\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_7\ : STD_LOGIC;
  signal ram_reg_i_4_n_4 : STD_LOGIC;
  signal ram_reg_i_5_n_4 : STD_LOGIC;
  signal sum1_reg_344 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum1_reg_344[31]_i_1_n_4\ : STD_LOGIC;
  signal sum_1_1_fu_553_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_1_1_reg_808[11]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[11]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[15]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[19]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[23]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[27]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[31]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[3]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808[7]_i_9_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sum_1_1_reg_808_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sum_1_7_fu_622_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_1_7_fu_622_p2__0_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__1_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__2_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__3_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__4_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_i_8_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__5_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry__6_n_7\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_1_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_2_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_3_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_4_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_5_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_6_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_i_7_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_n_4\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_n_5\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_n_6\ : STD_LOGIC;
  signal \sum_1_7_fu_622_p2__0_carry_n_7\ : STD_LOGIC;
  signal sum_reg_673 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp2_fu_605_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp2_reg_917 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp2_reg_917[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[11]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[11]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[11]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[15]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[15]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[15]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[19]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[19]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[19]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[23]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[23]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[23]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[23]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[27]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[27]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[27]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[27]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[31]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[31]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[31]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[31]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp2_reg_917_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp3_fu_613_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp3_reg_922 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp3_reg_922[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[11]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[15]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[19]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[23]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[27]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[31]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[3]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_6_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_7_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_8_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922[7]_i_9_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_922_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp5_fu_601_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp5_reg_912 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp5_reg_912[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[11]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[11]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[11]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[15]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[15]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[15]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[19]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[19]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[19]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[23]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[23]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[23]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[23]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[27]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[27]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[27]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[27]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[31]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[31]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[31]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[31]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[3]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[7]_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912[7]_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_reg_912_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_0_load_reg_748 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_11_fu_501_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \tmp_11_reg_683[3]_i_1_n_4\ : STD_LOGIC;
  signal tmp_12_fu_506_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_12_reg_688[4]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_12_reg_688[5]_i_2_n_4\ : STD_LOGIC;
  signal tmp_13_fu_511_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmp_13_reg_693[2]_i_1_n_4\ : STD_LOGIC;
  signal tmp_1_load_reg_758 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_17_reg_635 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \tmp_2_17_reg_635[8]_i_1_n_4\ : STD_LOGIC;
  signal \^tmp_2_addr_reg_778_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_2_load_reg_842 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_3_18_fu_395_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal tmp_3_load_reg_852 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_43_cast_reg_645 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \tmp_4_cast5_reg_678_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_4_load_reg_862 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_5_load_reg_872 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_6_1_reg_773 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_23_reg_768 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_2_reg_892 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_3_reg_897 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_4_reg_902 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_5_reg_907 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_6_reg_882 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_7_reg_887 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_load_reg_822 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_7_load_reg_832 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \NLW_ram_reg_i_1__20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_1__20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_1_1_reg_808_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_1_7_fu_622_p2__0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp2_reg_917_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp3_reg_922_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp5_reg_912_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair106";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \count[1]_i_2__29\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i_1_reg_630[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i_1_reg_630[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i_1_reg_630[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_1_reg_630[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \j_1_reg_653[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \j_1_reg_653[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \j_1_reg_653[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \j_1_reg_653[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \k_8_7_reg_817[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \k_8_7_reg_817[4]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sum1_reg_344[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sum1_reg_344[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sum1_reg_344[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sum1_reg_344[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sum1_reg_344[13]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum1_reg_344[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sum1_reg_344[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sum1_reg_344[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum1_reg_344[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sum1_reg_344[18]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sum1_reg_344[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sum1_reg_344[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sum1_reg_344[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sum1_reg_344[21]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sum1_reg_344[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sum1_reg_344[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sum1_reg_344[24]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum1_reg_344[25]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sum1_reg_344[26]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum1_reg_344[27]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum1_reg_344[28]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum1_reg_344[29]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum1_reg_344[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum1_reg_344[30]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum1_reg_344[31]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum1_reg_344[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum1_reg_344[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum1_reg_344[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum1_reg_344[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum1_reg_344[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sum1_reg_344[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sum1_reg_344[9]_i_1\ : label is "soft_lutpair104";
  attribute HLUTNM : string;
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_2\ : label is "lutpair70";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_3\ : label is "lutpair69";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_4\ : label is "lutpair68";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_5\ : label is "lutpair67";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_6\ : label is "lutpair71";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_7\ : label is "lutpair70";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_8\ : label is "lutpair69";
  attribute HLUTNM of \sum_1_1_reg_808[11]_i_9\ : label is "lutpair68";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_2\ : label is "lutpair74";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_3\ : label is "lutpair73";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_4\ : label is "lutpair72";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_5\ : label is "lutpair71";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_6\ : label is "lutpair75";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_7\ : label is "lutpair74";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_8\ : label is "lutpair73";
  attribute HLUTNM of \sum_1_1_reg_808[15]_i_9\ : label is "lutpair72";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_2\ : label is "lutpair78";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_3\ : label is "lutpair77";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_4\ : label is "lutpair76";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_5\ : label is "lutpair75";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_6\ : label is "lutpair79";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_7\ : label is "lutpair78";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_8\ : label is "lutpair77";
  attribute HLUTNM of \sum_1_1_reg_808[19]_i_9\ : label is "lutpair76";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_2\ : label is "lutpair82";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_3\ : label is "lutpair81";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_4\ : label is "lutpair80";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_5\ : label is "lutpair79";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_6\ : label is "lutpair83";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_7\ : label is "lutpair82";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_8\ : label is "lutpair81";
  attribute HLUTNM of \sum_1_1_reg_808[23]_i_9\ : label is "lutpair80";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_2\ : label is "lutpair86";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_3\ : label is "lutpair85";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_4\ : label is "lutpair84";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_5\ : label is "lutpair83";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_6\ : label is "lutpair87";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_7\ : label is "lutpair86";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_8\ : label is "lutpair85";
  attribute HLUTNM of \sum_1_1_reg_808[27]_i_9\ : label is "lutpair84";
  attribute HLUTNM of \sum_1_1_reg_808[31]_i_2\ : label is "lutpair89";
  attribute HLUTNM of \sum_1_1_reg_808[31]_i_3\ : label is "lutpair88";
  attribute HLUTNM of \sum_1_1_reg_808[31]_i_4\ : label is "lutpair87";
  attribute HLUTNM of \sum_1_1_reg_808[31]_i_7\ : label is "lutpair89";
  attribute HLUTNM of \sum_1_1_reg_808[31]_i_8\ : label is "lutpair88";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_2\ : label is "lutpair62";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_3\ : label is "lutpair61";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_4\ : label is "lutpair60";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_7\ : label is "lutpair61";
  attribute HLUTNM of \sum_1_1_reg_808[3]_i_8\ : label is "lutpair60";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_2\ : label is "lutpair66";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_3\ : label is "lutpair65";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_4\ : label is "lutpair64";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_6\ : label is "lutpair67";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_7\ : label is "lutpair66";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_8\ : label is "lutpair65";
  attribute HLUTNM of \sum_1_1_reg_808[7]_i_9\ : label is "lutpair64";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_1\ : label is "lutpair96";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_2\ : label is "lutpair95";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_3\ : label is "lutpair94";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_4\ : label is "lutpair93";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_5\ : label is "lutpair97";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_6\ : label is "lutpair96";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_7\ : label is "lutpair95";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__0_i_8\ : label is "lutpair94";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_1\ : label is "lutpair100";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_2\ : label is "lutpair99";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_3\ : label is "lutpair98";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_4\ : label is "lutpair97";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_5\ : label is "lutpair101";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_6\ : label is "lutpair100";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_7\ : label is "lutpair99";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__1_i_8\ : label is "lutpair98";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_1\ : label is "lutpair104";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_2\ : label is "lutpair103";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_3\ : label is "lutpair102";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_4\ : label is "lutpair101";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_5\ : label is "lutpair105";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_6\ : label is "lutpair104";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_7\ : label is "lutpair103";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__2_i_8\ : label is "lutpair102";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_1\ : label is "lutpair108";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_2\ : label is "lutpair107";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_3\ : label is "lutpair106";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_4\ : label is "lutpair105";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_5\ : label is "lutpair109";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_6\ : label is "lutpair108";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_7\ : label is "lutpair107";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__3_i_8\ : label is "lutpair106";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_1\ : label is "lutpair112";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_2\ : label is "lutpair111";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_3\ : label is "lutpair110";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_4\ : label is "lutpair109";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_5\ : label is "lutpair113";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_6\ : label is "lutpair112";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_7\ : label is "lutpair111";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__4_i_8\ : label is "lutpair110";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_1\ : label is "lutpair116";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_2\ : label is "lutpair115";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_3\ : label is "lutpair114";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_4\ : label is "lutpair113";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_5\ : label is "lutpair117";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_6\ : label is "lutpair116";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_7\ : label is "lutpair115";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__5_i_8\ : label is "lutpair114";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__6_i_1\ : label is "lutpair119";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__6_i_2\ : label is "lutpair118";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__6_i_3\ : label is "lutpair117";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__6_i_6\ : label is "lutpair119";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry__6_i_7\ : label is "lutpair118";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_1\ : label is "lutpair92";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_2\ : label is "lutpair91";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_3\ : label is "lutpair90";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_4\ : label is "lutpair93";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_5\ : label is "lutpair92";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_6\ : label is "lutpair91";
  attribute HLUTNM of \sum_1_7_fu_622_p2__0_carry_i_7\ : label is "lutpair90";
  attribute HLUTNM of \tmp3_reg_922[11]_i_2\ : label is "lutpair40";
  attribute HLUTNM of \tmp3_reg_922[11]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \tmp3_reg_922[11]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \tmp3_reg_922[11]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \tmp3_reg_922[11]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \tmp3_reg_922[11]_i_7\ : label is "lutpair40";
  attribute HLUTNM of \tmp3_reg_922[11]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \tmp3_reg_922[11]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \tmp3_reg_922[15]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \tmp3_reg_922[15]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \tmp3_reg_922[15]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \tmp3_reg_922[15]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \tmp3_reg_922[15]_i_6\ : label is "lutpair45";
  attribute HLUTNM of \tmp3_reg_922[15]_i_7\ : label is "lutpair44";
  attribute HLUTNM of \tmp3_reg_922[15]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \tmp3_reg_922[15]_i_9\ : label is "lutpair42";
  attribute HLUTNM of \tmp3_reg_922[19]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \tmp3_reg_922[19]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \tmp3_reg_922[19]_i_4\ : label is "lutpair46";
  attribute HLUTNM of \tmp3_reg_922[19]_i_5\ : label is "lutpair45";
  attribute HLUTNM of \tmp3_reg_922[19]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \tmp3_reg_922[19]_i_7\ : label is "lutpair48";
  attribute HLUTNM of \tmp3_reg_922[19]_i_8\ : label is "lutpair47";
  attribute HLUTNM of \tmp3_reg_922[19]_i_9\ : label is "lutpair46";
  attribute HLUTNM of \tmp3_reg_922[23]_i_2\ : label is "lutpair52";
  attribute HLUTNM of \tmp3_reg_922[23]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \tmp3_reg_922[23]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \tmp3_reg_922[23]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \tmp3_reg_922[23]_i_6\ : label is "lutpair53";
  attribute HLUTNM of \tmp3_reg_922[23]_i_7\ : label is "lutpair52";
  attribute HLUTNM of \tmp3_reg_922[23]_i_8\ : label is "lutpair51";
  attribute HLUTNM of \tmp3_reg_922[23]_i_9\ : label is "lutpair50";
  attribute HLUTNM of \tmp3_reg_922[27]_i_2\ : label is "lutpair56";
  attribute HLUTNM of \tmp3_reg_922[27]_i_3\ : label is "lutpair55";
  attribute HLUTNM of \tmp3_reg_922[27]_i_4\ : label is "lutpair54";
  attribute HLUTNM of \tmp3_reg_922[27]_i_5\ : label is "lutpair53";
  attribute HLUTNM of \tmp3_reg_922[27]_i_6\ : label is "lutpair57";
  attribute HLUTNM of \tmp3_reg_922[27]_i_7\ : label is "lutpair56";
  attribute HLUTNM of \tmp3_reg_922[27]_i_8\ : label is "lutpair55";
  attribute HLUTNM of \tmp3_reg_922[27]_i_9\ : label is "lutpair54";
  attribute HLUTNM of \tmp3_reg_922[31]_i_2\ : label is "lutpair59";
  attribute HLUTNM of \tmp3_reg_922[31]_i_3\ : label is "lutpair58";
  attribute HLUTNM of \tmp3_reg_922[31]_i_4\ : label is "lutpair57";
  attribute HLUTNM of \tmp3_reg_922[31]_i_7\ : label is "lutpair59";
  attribute HLUTNM of \tmp3_reg_922[31]_i_8\ : label is "lutpair58";
  attribute HLUTNM of \tmp3_reg_922[3]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \tmp3_reg_922[3]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \tmp3_reg_922[3]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \tmp3_reg_922[3]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \tmp3_reg_922[3]_i_6\ : label is "lutpair32";
  attribute HLUTNM of \tmp3_reg_922[3]_i_7\ : label is "lutpair31";
  attribute HLUTNM of \tmp3_reg_922[3]_i_8\ : label is "lutpair30";
  attribute HLUTNM of \tmp3_reg_922[7]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \tmp3_reg_922[7]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \tmp3_reg_922[7]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \tmp3_reg_922[7]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \tmp3_reg_922[7]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \tmp3_reg_922[7]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \tmp3_reg_922[7]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \tmp3_reg_922[7]_i_9\ : label is "lutpair34";
  attribute SOFT_HLUTNM of \tmp_11_reg_683[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_11_reg_683[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_11_reg_683[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_11_reg_683[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_12_reg_688[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_12_reg_688[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_12_reg_688[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_12_reg_688[4]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_13_reg_693[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_13_reg_693[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_13_reg_693[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_13_reg_693[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_2_17_reg_635[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_2_17_reg_635[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_2_17_reg_635[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_2_17_reg_635[8]_i_1\ : label is "soft_lutpair81";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  D_output_d0(31 downto 0) <= \^d_output_d0\(31 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  ram_reg(6 downto 0) <= \^ram_reg\(6 downto 0);
  \tmp_2_addr_reg_778_reg[4]_0\(4 downto 0) <= \^tmp_2_addr_reg_778_reg[4]_0\(4 downto 0);
\C_0_load_reg_753_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(0),
      Q => C_0_load_reg_753(17),
      R => '0'
    );
\C_0_load_reg_753_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(1),
      Q => C_0_load_reg_753(18),
      R => '0'
    );
\C_0_load_reg_753_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(2),
      Q => C_0_load_reg_753(19),
      R => '0'
    );
\C_0_load_reg_753_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(3),
      Q => C_0_load_reg_753(20),
      R => '0'
    );
\C_0_load_reg_753_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(4),
      Q => C_0_load_reg_753(21),
      R => '0'
    );
\C_0_load_reg_753_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(5),
      Q => C_0_load_reg_753(22),
      R => '0'
    );
\C_0_load_reg_753_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(6),
      Q => C_0_load_reg_753(23),
      R => '0'
    );
\C_0_load_reg_753_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(7),
      Q => C_0_load_reg_753(24),
      R => '0'
    );
\C_0_load_reg_753_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(8),
      Q => C_0_load_reg_753(25),
      R => '0'
    );
\C_0_load_reg_753_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(9),
      Q => C_0_load_reg_753(26),
      R => '0'
    );
\C_0_load_reg_753_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(10),
      Q => C_0_load_reg_753(27),
      R => '0'
    );
\C_0_load_reg_753_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(11),
      Q => C_0_load_reg_753(28),
      R => '0'
    );
\C_0_load_reg_753_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(12),
      Q => C_0_load_reg_753(29),
      R => '0'
    );
\C_0_load_reg_753_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(13),
      Q => C_0_load_reg_753(30),
      R => '0'
    );
\C_0_load_reg_753_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_4(14),
      Q => C_0_load_reg_753(31),
      R => '0'
    );
\C_1_load_reg_763_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(0),
      Q => C_1_load_reg_763(17),
      R => '0'
    );
\C_1_load_reg_763_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(1),
      Q => C_1_load_reg_763(18),
      R => '0'
    );
\C_1_load_reg_763_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(2),
      Q => C_1_load_reg_763(19),
      R => '0'
    );
\C_1_load_reg_763_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(3),
      Q => C_1_load_reg_763(20),
      R => '0'
    );
\C_1_load_reg_763_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(4),
      Q => C_1_load_reg_763(21),
      R => '0'
    );
\C_1_load_reg_763_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(5),
      Q => C_1_load_reg_763(22),
      R => '0'
    );
\C_1_load_reg_763_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(6),
      Q => C_1_load_reg_763(23),
      R => '0'
    );
\C_1_load_reg_763_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(7),
      Q => C_1_load_reg_763(24),
      R => '0'
    );
\C_1_load_reg_763_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(8),
      Q => C_1_load_reg_763(25),
      R => '0'
    );
\C_1_load_reg_763_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(9),
      Q => C_1_load_reg_763(26),
      R => '0'
    );
\C_1_load_reg_763_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(10),
      Q => C_1_load_reg_763(27),
      R => '0'
    );
\C_1_load_reg_763_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(11),
      Q => C_1_load_reg_763(28),
      R => '0'
    );
\C_1_load_reg_763_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(12),
      Q => C_1_load_reg_763(29),
      R => '0'
    );
\C_1_load_reg_763_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(13),
      Q => C_1_load_reg_763(30),
      R => '0'
    );
\C_1_load_reg_763_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_6(14),
      Q => C_1_load_reg_763(31),
      R => '0'
    );
\C_2_addr_reg_708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(0),
      Q => ram_reg_0(0),
      R => '0'
    );
\C_2_addr_reg_708_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(1),
      Q => ram_reg_0(1),
      R => '0'
    );
\C_2_addr_reg_708_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(2),
      Q => ram_reg_0(2),
      R => '0'
    );
\C_2_addr_reg_708_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(3),
      Q => ram_reg_0(3),
      R => '0'
    );
\C_2_addr_reg_708_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(4),
      Q => ram_reg_0(4),
      R => '0'
    );
\C_2_addr_reg_708_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \^ram_reg\(5),
      Q => ram_reg_0(5),
      R => '0'
    );
\C_2_load_reg_847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(0),
      Q => C_2_load_reg_847(0),
      R => '0'
    );
\C_2_load_reg_847_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(10),
      Q => C_2_load_reg_847(10),
      R => '0'
    );
\C_2_load_reg_847_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(11),
      Q => C_2_load_reg_847(11),
      R => '0'
    );
\C_2_load_reg_847_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(12),
      Q => C_2_load_reg_847(12),
      R => '0'
    );
\C_2_load_reg_847_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(13),
      Q => C_2_load_reg_847(13),
      R => '0'
    );
\C_2_load_reg_847_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(14),
      Q => C_2_load_reg_847(14),
      R => '0'
    );
\C_2_load_reg_847_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(15),
      Q => C_2_load_reg_847(15),
      R => '0'
    );
\C_2_load_reg_847_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(16),
      Q => C_2_load_reg_847(16),
      R => '0'
    );
\C_2_load_reg_847_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(17),
      Q => C_2_load_reg_847(17),
      R => '0'
    );
\C_2_load_reg_847_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(18),
      Q => C_2_load_reg_847(18),
      R => '0'
    );
\C_2_load_reg_847_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(19),
      Q => C_2_load_reg_847(19),
      R => '0'
    );
\C_2_load_reg_847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(1),
      Q => C_2_load_reg_847(1),
      R => '0'
    );
\C_2_load_reg_847_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(20),
      Q => C_2_load_reg_847(20),
      R => '0'
    );
\C_2_load_reg_847_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(21),
      Q => C_2_load_reg_847(21),
      R => '0'
    );
\C_2_load_reg_847_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(22),
      Q => C_2_load_reg_847(22),
      R => '0'
    );
\C_2_load_reg_847_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(23),
      Q => C_2_load_reg_847(23),
      R => '0'
    );
\C_2_load_reg_847_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(24),
      Q => C_2_load_reg_847(24),
      R => '0'
    );
\C_2_load_reg_847_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(25),
      Q => C_2_load_reg_847(25),
      R => '0'
    );
\C_2_load_reg_847_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(26),
      Q => C_2_load_reg_847(26),
      R => '0'
    );
\C_2_load_reg_847_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(27),
      Q => C_2_load_reg_847(27),
      R => '0'
    );
\C_2_load_reg_847_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(28),
      Q => C_2_load_reg_847(28),
      R => '0'
    );
\C_2_load_reg_847_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(29),
      Q => C_2_load_reg_847(29),
      R => '0'
    );
\C_2_load_reg_847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(2),
      Q => C_2_load_reg_847(2),
      R => '0'
    );
\C_2_load_reg_847_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(30),
      Q => C_2_load_reg_847(30),
      R => '0'
    );
\C_2_load_reg_847_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(31),
      Q => C_2_load_reg_847(31),
      R => '0'
    );
\C_2_load_reg_847_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(3),
      Q => C_2_load_reg_847(3),
      R => '0'
    );
\C_2_load_reg_847_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(4),
      Q => C_2_load_reg_847(4),
      R => '0'
    );
\C_2_load_reg_847_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(5),
      Q => C_2_load_reg_847(5),
      R => '0'
    );
\C_2_load_reg_847_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(6),
      Q => C_2_load_reg_847(6),
      R => '0'
    );
\C_2_load_reg_847_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(7),
      Q => C_2_load_reg_847(7),
      R => '0'
    );
\C_2_load_reg_847_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(8),
      Q => C_2_load_reg_847(8),
      R => '0'
    );
\C_2_load_reg_847_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_9(9),
      Q => C_2_load_reg_847(9),
      R => '0'
    );
\C_3_load_reg_857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(0),
      Q => C_3_load_reg_857(0),
      R => '0'
    );
\C_3_load_reg_857_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(10),
      Q => C_3_load_reg_857(10),
      R => '0'
    );
\C_3_load_reg_857_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(11),
      Q => C_3_load_reg_857(11),
      R => '0'
    );
\C_3_load_reg_857_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(12),
      Q => C_3_load_reg_857(12),
      R => '0'
    );
\C_3_load_reg_857_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(13),
      Q => C_3_load_reg_857(13),
      R => '0'
    );
\C_3_load_reg_857_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(14),
      Q => C_3_load_reg_857(14),
      R => '0'
    );
\C_3_load_reg_857_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(15),
      Q => C_3_load_reg_857(15),
      R => '0'
    );
\C_3_load_reg_857_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(16),
      Q => C_3_load_reg_857(16),
      R => '0'
    );
\C_3_load_reg_857_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(17),
      Q => C_3_load_reg_857(17),
      R => '0'
    );
\C_3_load_reg_857_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(18),
      Q => C_3_load_reg_857(18),
      R => '0'
    );
\C_3_load_reg_857_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(19),
      Q => C_3_load_reg_857(19),
      R => '0'
    );
\C_3_load_reg_857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(1),
      Q => C_3_load_reg_857(1),
      R => '0'
    );
\C_3_load_reg_857_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(20),
      Q => C_3_load_reg_857(20),
      R => '0'
    );
\C_3_load_reg_857_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(21),
      Q => C_3_load_reg_857(21),
      R => '0'
    );
\C_3_load_reg_857_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(22),
      Q => C_3_load_reg_857(22),
      R => '0'
    );
\C_3_load_reg_857_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(23),
      Q => C_3_load_reg_857(23),
      R => '0'
    );
\C_3_load_reg_857_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(24),
      Q => C_3_load_reg_857(24),
      R => '0'
    );
\C_3_load_reg_857_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(25),
      Q => C_3_load_reg_857(25),
      R => '0'
    );
\C_3_load_reg_857_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(26),
      Q => C_3_load_reg_857(26),
      R => '0'
    );
\C_3_load_reg_857_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(27),
      Q => C_3_load_reg_857(27),
      R => '0'
    );
\C_3_load_reg_857_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(28),
      Q => C_3_load_reg_857(28),
      R => '0'
    );
\C_3_load_reg_857_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(29),
      Q => C_3_load_reg_857(29),
      R => '0'
    );
\C_3_load_reg_857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(2),
      Q => C_3_load_reg_857(2),
      R => '0'
    );
\C_3_load_reg_857_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(30),
      Q => C_3_load_reg_857(30),
      R => '0'
    );
\C_3_load_reg_857_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(31),
      Q => C_3_load_reg_857(31),
      R => '0'
    );
\C_3_load_reg_857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(3),
      Q => C_3_load_reg_857(3),
      R => '0'
    );
\C_3_load_reg_857_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(4),
      Q => C_3_load_reg_857(4),
      R => '0'
    );
\C_3_load_reg_857_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(5),
      Q => C_3_load_reg_857(5),
      R => '0'
    );
\C_3_load_reg_857_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(6),
      Q => C_3_load_reg_857(6),
      R => '0'
    );
\C_3_load_reg_857_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(7),
      Q => C_3_load_reg_857(7),
      R => '0'
    );
\C_3_load_reg_857_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(8),
      Q => C_3_load_reg_857(8),
      R => '0'
    );
\C_3_load_reg_857_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_7(9),
      Q => C_3_load_reg_857(9),
      R => '0'
    );
\C_4_load_reg_867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(0),
      Q => C_4_load_reg_867(0),
      R => '0'
    );
\C_4_load_reg_867_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(10),
      Q => C_4_load_reg_867(10),
      R => '0'
    );
\C_4_load_reg_867_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(11),
      Q => C_4_load_reg_867(11),
      R => '0'
    );
\C_4_load_reg_867_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(12),
      Q => C_4_load_reg_867(12),
      R => '0'
    );
\C_4_load_reg_867_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(13),
      Q => C_4_load_reg_867(13),
      R => '0'
    );
\C_4_load_reg_867_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(14),
      Q => C_4_load_reg_867(14),
      R => '0'
    );
\C_4_load_reg_867_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(15),
      Q => C_4_load_reg_867(15),
      R => '0'
    );
\C_4_load_reg_867_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(16),
      Q => C_4_load_reg_867(16),
      R => '0'
    );
\C_4_load_reg_867_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(17),
      Q => C_4_load_reg_867(17),
      R => '0'
    );
\C_4_load_reg_867_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(18),
      Q => C_4_load_reg_867(18),
      R => '0'
    );
\C_4_load_reg_867_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(19),
      Q => C_4_load_reg_867(19),
      R => '0'
    );
\C_4_load_reg_867_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(1),
      Q => C_4_load_reg_867(1),
      R => '0'
    );
\C_4_load_reg_867_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(20),
      Q => C_4_load_reg_867(20),
      R => '0'
    );
\C_4_load_reg_867_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(21),
      Q => C_4_load_reg_867(21),
      R => '0'
    );
\C_4_load_reg_867_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(22),
      Q => C_4_load_reg_867(22),
      R => '0'
    );
\C_4_load_reg_867_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(23),
      Q => C_4_load_reg_867(23),
      R => '0'
    );
\C_4_load_reg_867_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(24),
      Q => C_4_load_reg_867(24),
      R => '0'
    );
\C_4_load_reg_867_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(25),
      Q => C_4_load_reg_867(25),
      R => '0'
    );
\C_4_load_reg_867_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(26),
      Q => C_4_load_reg_867(26),
      R => '0'
    );
\C_4_load_reg_867_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(27),
      Q => C_4_load_reg_867(27),
      R => '0'
    );
\C_4_load_reg_867_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(28),
      Q => C_4_load_reg_867(28),
      R => '0'
    );
\C_4_load_reg_867_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(29),
      Q => C_4_load_reg_867(29),
      R => '0'
    );
\C_4_load_reg_867_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(2),
      Q => C_4_load_reg_867(2),
      R => '0'
    );
\C_4_load_reg_867_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(30),
      Q => C_4_load_reg_867(30),
      R => '0'
    );
\C_4_load_reg_867_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(31),
      Q => C_4_load_reg_867(31),
      R => '0'
    );
\C_4_load_reg_867_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(3),
      Q => C_4_load_reg_867(3),
      R => '0'
    );
\C_4_load_reg_867_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(4),
      Q => C_4_load_reg_867(4),
      R => '0'
    );
\C_4_load_reg_867_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(5),
      Q => C_4_load_reg_867(5),
      R => '0'
    );
\C_4_load_reg_867_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(6),
      Q => C_4_load_reg_867(6),
      R => '0'
    );
\C_4_load_reg_867_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(7),
      Q => C_4_load_reg_867(7),
      R => '0'
    );
\C_4_load_reg_867_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(8),
      Q => C_4_load_reg_867(8),
      R => '0'
    );
\C_4_load_reg_867_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_13(9),
      Q => C_4_load_reg_867(9),
      R => '0'
    );
\C_5_load_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(0),
      Q => C_5_load_reg_877(0),
      R => '0'
    );
\C_5_load_reg_877_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(10),
      Q => C_5_load_reg_877(10),
      R => '0'
    );
\C_5_load_reg_877_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(11),
      Q => C_5_load_reg_877(11),
      R => '0'
    );
\C_5_load_reg_877_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(12),
      Q => C_5_load_reg_877(12),
      R => '0'
    );
\C_5_load_reg_877_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(13),
      Q => C_5_load_reg_877(13),
      R => '0'
    );
\C_5_load_reg_877_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(14),
      Q => C_5_load_reg_877(14),
      R => '0'
    );
\C_5_load_reg_877_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(15),
      Q => C_5_load_reg_877(15),
      R => '0'
    );
\C_5_load_reg_877_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(16),
      Q => C_5_load_reg_877(16),
      R => '0'
    );
\C_5_load_reg_877_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(17),
      Q => C_5_load_reg_877(17),
      R => '0'
    );
\C_5_load_reg_877_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(18),
      Q => C_5_load_reg_877(18),
      R => '0'
    );
\C_5_load_reg_877_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(19),
      Q => C_5_load_reg_877(19),
      R => '0'
    );
\C_5_load_reg_877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(1),
      Q => C_5_load_reg_877(1),
      R => '0'
    );
\C_5_load_reg_877_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(20),
      Q => C_5_load_reg_877(20),
      R => '0'
    );
\C_5_load_reg_877_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(21),
      Q => C_5_load_reg_877(21),
      R => '0'
    );
\C_5_load_reg_877_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(22),
      Q => C_5_load_reg_877(22),
      R => '0'
    );
\C_5_load_reg_877_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(23),
      Q => C_5_load_reg_877(23),
      R => '0'
    );
\C_5_load_reg_877_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(24),
      Q => C_5_load_reg_877(24),
      R => '0'
    );
\C_5_load_reg_877_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(25),
      Q => C_5_load_reg_877(25),
      R => '0'
    );
\C_5_load_reg_877_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(26),
      Q => C_5_load_reg_877(26),
      R => '0'
    );
\C_5_load_reg_877_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(27),
      Q => C_5_load_reg_877(27),
      R => '0'
    );
\C_5_load_reg_877_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(28),
      Q => C_5_load_reg_877(28),
      R => '0'
    );
\C_5_load_reg_877_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(29),
      Q => C_5_load_reg_877(29),
      R => '0'
    );
\C_5_load_reg_877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(2),
      Q => C_5_load_reg_877(2),
      R => '0'
    );
\C_5_load_reg_877_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(30),
      Q => C_5_load_reg_877(30),
      R => '0'
    );
\C_5_load_reg_877_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(31),
      Q => C_5_load_reg_877(31),
      R => '0'
    );
\C_5_load_reg_877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(3),
      Q => C_5_load_reg_877(3),
      R => '0'
    );
\C_5_load_reg_877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(4),
      Q => C_5_load_reg_877(4),
      R => '0'
    );
\C_5_load_reg_877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(5),
      Q => C_5_load_reg_877(5),
      R => '0'
    );
\C_5_load_reg_877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(6),
      Q => C_5_load_reg_877(6),
      R => '0'
    );
\C_5_load_reg_877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(7),
      Q => C_5_load_reg_877(7),
      R => '0'
    );
\C_5_load_reg_877_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(8),
      Q => C_5_load_reg_877(8),
      R => '0'
    );
\C_5_load_reg_877_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_11(9),
      Q => C_5_load_reg_877(9),
      R => '0'
    );
\C_6_load_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(0),
      Q => C_6_load_reg_827(0),
      R => '0'
    );
\C_6_load_reg_827_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(10),
      Q => C_6_load_reg_827(10),
      R => '0'
    );
\C_6_load_reg_827_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(11),
      Q => C_6_load_reg_827(11),
      R => '0'
    );
\C_6_load_reg_827_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(12),
      Q => C_6_load_reg_827(12),
      R => '0'
    );
\C_6_load_reg_827_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(13),
      Q => C_6_load_reg_827(13),
      R => '0'
    );
\C_6_load_reg_827_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(14),
      Q => C_6_load_reg_827(14),
      R => '0'
    );
\C_6_load_reg_827_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(15),
      Q => C_6_load_reg_827(15),
      R => '0'
    );
\C_6_load_reg_827_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(16),
      Q => C_6_load_reg_827(16),
      R => '0'
    );
\C_6_load_reg_827_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(17),
      Q => C_6_load_reg_827(17),
      R => '0'
    );
\C_6_load_reg_827_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(18),
      Q => C_6_load_reg_827(18),
      R => '0'
    );
\C_6_load_reg_827_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(19),
      Q => C_6_load_reg_827(19),
      R => '0'
    );
\C_6_load_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(1),
      Q => C_6_load_reg_827(1),
      R => '0'
    );
\C_6_load_reg_827_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(20),
      Q => C_6_load_reg_827(20),
      R => '0'
    );
\C_6_load_reg_827_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(21),
      Q => C_6_load_reg_827(21),
      R => '0'
    );
\C_6_load_reg_827_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(22),
      Q => C_6_load_reg_827(22),
      R => '0'
    );
\C_6_load_reg_827_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(23),
      Q => C_6_load_reg_827(23),
      R => '0'
    );
\C_6_load_reg_827_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(24),
      Q => C_6_load_reg_827(24),
      R => '0'
    );
\C_6_load_reg_827_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(25),
      Q => C_6_load_reg_827(25),
      R => '0'
    );
\C_6_load_reg_827_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(26),
      Q => C_6_load_reg_827(26),
      R => '0'
    );
\C_6_load_reg_827_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(27),
      Q => C_6_load_reg_827(27),
      R => '0'
    );
\C_6_load_reg_827_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(28),
      Q => C_6_load_reg_827(28),
      R => '0'
    );
\C_6_load_reg_827_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(29),
      Q => C_6_load_reg_827(29),
      R => '0'
    );
\C_6_load_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(2),
      Q => C_6_load_reg_827(2),
      R => '0'
    );
\C_6_load_reg_827_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(30),
      Q => C_6_load_reg_827(30),
      R => '0'
    );
\C_6_load_reg_827_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(31),
      Q => C_6_load_reg_827(31),
      R => '0'
    );
\C_6_load_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(3),
      Q => C_6_load_reg_827(3),
      R => '0'
    );
\C_6_load_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(4),
      Q => C_6_load_reg_827(4),
      R => '0'
    );
\C_6_load_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(5),
      Q => C_6_load_reg_827(5),
      R => '0'
    );
\C_6_load_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(6),
      Q => C_6_load_reg_827(6),
      R => '0'
    );
\C_6_load_reg_827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(7),
      Q => C_6_load_reg_827(7),
      R => '0'
    );
\C_6_load_reg_827_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(8),
      Q => C_6_load_reg_827(8),
      R => '0'
    );
\C_6_load_reg_827_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_17(9),
      Q => C_6_load_reg_827(9),
      R => '0'
    );
\C_7_load_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(0),
      Q => C_7_load_reg_837(0),
      R => '0'
    );
\C_7_load_reg_837_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(10),
      Q => C_7_load_reg_837(10),
      R => '0'
    );
\C_7_load_reg_837_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(11),
      Q => C_7_load_reg_837(11),
      R => '0'
    );
\C_7_load_reg_837_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(12),
      Q => C_7_load_reg_837(12),
      R => '0'
    );
\C_7_load_reg_837_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(13),
      Q => C_7_load_reg_837(13),
      R => '0'
    );
\C_7_load_reg_837_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(14),
      Q => C_7_load_reg_837(14),
      R => '0'
    );
\C_7_load_reg_837_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(15),
      Q => C_7_load_reg_837(15),
      R => '0'
    );
\C_7_load_reg_837_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(16),
      Q => C_7_load_reg_837(16),
      R => '0'
    );
\C_7_load_reg_837_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(17),
      Q => C_7_load_reg_837(17),
      R => '0'
    );
\C_7_load_reg_837_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(18),
      Q => C_7_load_reg_837(18),
      R => '0'
    );
\C_7_load_reg_837_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(19),
      Q => C_7_load_reg_837(19),
      R => '0'
    );
\C_7_load_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(1),
      Q => C_7_load_reg_837(1),
      R => '0'
    );
\C_7_load_reg_837_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(20),
      Q => C_7_load_reg_837(20),
      R => '0'
    );
\C_7_load_reg_837_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(21),
      Q => C_7_load_reg_837(21),
      R => '0'
    );
\C_7_load_reg_837_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(22),
      Q => C_7_load_reg_837(22),
      R => '0'
    );
\C_7_load_reg_837_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(23),
      Q => C_7_load_reg_837(23),
      R => '0'
    );
\C_7_load_reg_837_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(24),
      Q => C_7_load_reg_837(24),
      R => '0'
    );
\C_7_load_reg_837_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(25),
      Q => C_7_load_reg_837(25),
      R => '0'
    );
\C_7_load_reg_837_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(26),
      Q => C_7_load_reg_837(26),
      R => '0'
    );
\C_7_load_reg_837_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(27),
      Q => C_7_load_reg_837(27),
      R => '0'
    );
\C_7_load_reg_837_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(28),
      Q => C_7_load_reg_837(28),
      R => '0'
    );
\C_7_load_reg_837_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(29),
      Q => C_7_load_reg_837(29),
      R => '0'
    );
\C_7_load_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(2),
      Q => C_7_load_reg_837(2),
      R => '0'
    );
\C_7_load_reg_837_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(30),
      Q => C_7_load_reg_837(30),
      R => '0'
    );
\C_7_load_reg_837_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(31),
      Q => C_7_load_reg_837(31),
      R => '0'
    );
\C_7_load_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(3),
      Q => C_7_load_reg_837(3),
      R => '0'
    );
\C_7_load_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(4),
      Q => C_7_load_reg_837(4),
      R => '0'
    );
\C_7_load_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(5),
      Q => C_7_load_reg_837(5),
      R => '0'
    );
\C_7_load_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(6),
      Q => C_7_load_reg_837(6),
      R => '0'
    );
\C_7_load_reg_837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(7),
      Q => C_7_load_reg_837(7),
      R => '0'
    );
\C_7_load_reg_837_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(8),
      Q => C_7_load_reg_837(8),
      R => '0'
    );
\C_7_load_reg_837_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_15(9),
      Q => C_7_load_reg_837(9),
      R => '0'
    );
\D_output_addr_reg_663[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => j_reg_320(3),
      I4 => \^d\(2),
      I5 => j_reg_320(4),
      O => D_output_addr_reg_6630
    );
\D_output_addr_reg_663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(0),
      Q => D_output_address0(0),
      R => '0'
    );
\D_output_addr_reg_663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(1),
      Q => D_output_address0(1),
      R => '0'
    );
\D_output_addr_reg_663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(2),
      Q => D_output_address0(2),
      R => '0'
    );
\D_output_addr_reg_663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(3),
      Q => D_output_address0(3),
      R => '0'
    );
\D_output_addr_reg_663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(4),
      Q => D_output_address0(4),
      R => '0'
    );
\D_output_addr_reg_663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(5),
      Q => D_output_address0(5),
      R => '0'
    );
\D_output_addr_reg_663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(6),
      Q => D_output_address0(6),
      R => '0'
    );
\D_output_addr_reg_663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(7),
      Q => D_output_address0(7),
      R => '0'
    );
\D_output_addr_reg_663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => D_output_addr_reg_6630,
      D => \^d\(8),
      Q => D_output_address0(8),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A2F7"
    )
        port map (
      I0 => \^q\(0),
      I1 => func24_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm[0]_i_2__1_n_4\,
      I4 => \ap_CS_fsm[0]_i_3_n_4\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => ap_CS_fsm_state27,
      I2 => \^q\(8),
      I3 => \^q\(1),
      I4 => \ap_CS_fsm[0]_i_4_n_4\,
      I5 => \ap_CS_fsm[0]_i_5_n_4\,
      O => \ap_CS_fsm[0]_i_2__1_n_4\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_6_n_4\,
      I1 => \ap_CS_fsm_reg_n_4_[16]\,
      I2 => ap_CS_fsm_state18,
      I3 => \ap_CS_fsm_reg_n_4_[14]\,
      I4 => \ap_CS_fsm_reg_n_4_[15]\,
      I5 => \ap_CS_fsm[0]_i_7_n_4\,
      O => \ap_CS_fsm[0]_i_3_n_4\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ap_CS_fsm_reg_n_4_[21]\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \ap_CS_fsm[0]_i_4_n_4\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state25,
      I1 => ap_CS_fsm_state26,
      I2 => \ap_CS_fsm_reg_n_4_[22]\,
      I3 => \ap_CS_fsm_reg_n_4_[23]\,
      O => \ap_CS_fsm[0]_i_5_n_4\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ap_CS_fsm_reg_n_4_[13]\,
      I2 => ap_CS_fsm_state11,
      I3 => \^q\(3),
      O => \ap_CS_fsm[0]_i_6_n_4\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_8_n_4\,
      I1 => \^q\(2),
      I2 => \^ap_done_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_4_[5]\,
      I4 => \ap_CS_fsm_reg_n_4_[4]\,
      O => \ap_CS_fsm[0]_i_7_n_4\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state10,
      I2 => \ap_CS_fsm_reg_n_4_[6]\,
      I3 => \ap_CS_fsm_reg_n_4_[7]\,
      O => \ap_CS_fsm[0]_i_8_n_4\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state28,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(5),
      I1 => newIndex6_cast_fu_467_p1(0),
      I2 => newIndex6_cast_fu_467_p1(1),
      O => \ap_CS_fsm[19]_i_1_n_4\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D080808"
    )
        port map (
      I0 => \^q\(0),
      I1 => func24_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \^q\(1),
      I4 => ap_NS_fsm10_out,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(5),
      I1 => newIndex6_cast_fu_467_p1(0),
      I2 => newIndex6_cast_fu_467_p1(1),
      O => ap_NS_fsm(28)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_3_18_fu_395_p3(2),
      I2 => tmp_3_18_fu_395_p3(5),
      I3 => tmp_3_18_fu_395_p3(3),
      I4 => tmp_3_18_fu_395_p3(4),
      I5 => \i_reg_309_reg_n_4_[4]\,
      O => \^ap_done_reg_reg_0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => j_reg_320(4),
      I1 => \^d\(2),
      I2 => j_reg_320(3),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => \^q\(1),
      O => \ap_CS_fsm[3]_i_1__1_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(4),
      Q => \ap_CS_fsm_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[13]\,
      Q => \ap_CS_fsm_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[14]\,
      Q => \ap_CS_fsm_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[15]\,
      Q => \ap_CS_fsm_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[16]\,
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state18,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[19]_i_1_n_4\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(6),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(7),
      Q => \ap_CS_fsm_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[21]\,
      Q => \ap_CS_fsm_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[22]\,
      Q => \ap_CS_fsm_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[23]\,
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state25,
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state26,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state27,
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__1_n_4\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => \ap_CS_fsm_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[4]\,
      Q => \ap_CS_fsm_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[5]\,
      Q => \ap_CS_fsm_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[6]\,
      Q => \ap_CS_fsm_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[7]\,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_rst_n,
      I3 => kernel_2mm_U0_D_output_full_n,
      O => \ap_done_reg_i_1__1_n_4\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__1_n_4\,
      Q => \^ap_cs_fsm_reg[1]_0\,
      R => '0'
    );
\count[1]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => kernel_2mm_U0_D_output_full_n,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \^ap_done_reg_reg_0\,
      O => push_buf
    );
\i_1_reg_630[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(2),
      O => i_1_fu_359_p2(0)
    );
\i_1_reg_630[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(2),
      I1 => tmp_3_18_fu_395_p3(3),
      O => i_1_fu_359_p2(1)
    );
\i_1_reg_630[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(2),
      I1 => tmp_3_18_fu_395_p3(3),
      I2 => tmp_3_18_fu_395_p3(4),
      O => i_1_fu_359_p2(2)
    );
\i_1_reg_630[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(3),
      I1 => tmp_3_18_fu_395_p3(2),
      I2 => tmp_3_18_fu_395_p3(4),
      I3 => tmp_3_18_fu_395_p3(5),
      O => i_1_fu_359_p2(3)
    );
\i_1_reg_630[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(4),
      I1 => tmp_3_18_fu_395_p3(2),
      I2 => tmp_3_18_fu_395_p3(3),
      I3 => tmp_3_18_fu_395_p3(5),
      I4 => \i_reg_309_reg_n_4_[4]\,
      O => i_1_fu_359_p2(4)
    );
\i_1_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_359_p2(0),
      Q => i_1_reg_630(0),
      R => '0'
    );
\i_1_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_359_p2(1),
      Q => i_1_reg_630(1),
      R => '0'
    );
\i_1_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_359_p2(2),
      Q => i_1_reg_630(2),
      R => '0'
    );
\i_1_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_359_p2(3),
      Q => i_1_reg_630(3),
      R => '0'
    );
\i_1_reg_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_359_p2(4),
      Q => i_1_reg_630(4),
      R => '0'
    );
\i_reg_309[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => func24_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => ap_NS_fsm10_out,
      O => i_reg_309
    );
\i_reg_309[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => j_reg_320(3),
      I4 => \^d\(2),
      I5 => j_reg_320(4),
      O => ap_NS_fsm10_out
    );
\i_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => i_1_reg_630(0),
      Q => tmp_3_18_fu_395_p3(2),
      R => i_reg_309
    );
\i_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => i_1_reg_630(1),
      Q => tmp_3_18_fu_395_p3(3),
      R => i_reg_309
    );
\i_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => i_1_reg_630(2),
      Q => tmp_3_18_fu_395_p3(4),
      R => i_reg_309
    );
\i_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => i_1_reg_630(3),
      Q => tmp_3_18_fu_395_p3(5),
      R => i_reg_309
    );
\i_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => i_1_reg_630(4),
      Q => \i_reg_309_reg_n_4_[4]\,
      R => i_reg_309
    );
\iptr[0]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => kernel_2mm_U0_D_output_full_n,
      I3 => ADDRARDADDR(0),
      O => \iptr_reg[0]\
    );
\j_1_reg_653[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => j_1_fu_427_p2(0)
    );
\j_1_reg_653[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => j_1_fu_427_p2(1)
    );
\j_1_reg_653[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => j_1_fu_427_p2(2)
    );
\j_1_reg_653[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => j_reg_320(3),
      O => j_1_fu_427_p2(3)
    );
\j_1_reg_653[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => j_reg_320(3),
      I4 => j_reg_320(4),
      O => j_1_fu_427_p2(4)
    );
\j_1_reg_653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => j_1_fu_427_p2(0),
      Q => j_1_reg_653(0),
      R => '0'
    );
\j_1_reg_653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => j_1_fu_427_p2(1),
      Q => j_1_reg_653(1),
      R => '0'
    );
\j_1_reg_653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => j_1_fu_427_p2(2),
      Q => j_1_reg_653(2),
      R => '0'
    );
\j_1_reg_653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => j_1_fu_427_p2(3),
      Q => j_1_reg_653(3),
      R => '0'
    );
\j_1_reg_653_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => j_1_fu_427_p2(4),
      Q => j_1_reg_653(4),
      R => '0'
    );
\j_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(8),
      D => j_1_reg_653(0),
      Q => \^d\(0),
      R => j_reg_3200
    );
\j_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(8),
      D => j_1_reg_653(1),
      Q => \^d\(1),
      R => j_reg_3200
    );
\j_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(8),
      D => j_1_reg_653(2),
      Q => \^d\(2),
      R => j_reg_3200
    );
\j_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(8),
      D => j_1_reg_653(3),
      Q => j_reg_320(3),
      R => j_reg_3200
    );
\j_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(8),
      D => j_1_reg_653(4),
      Q => j_reg_320(4),
      R => j_reg_3200
    );
\k_8_7_reg_817[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(0),
      O => k_8_7_fu_571_p2(3)
    );
\k_8_7_reg_817[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(5),
      I1 => newIndex6_cast_fu_467_p1(1),
      I2 => newIndex6_cast_fu_467_p1(0),
      O => k_8_7_reg_8170
    );
\k_8_7_reg_817[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(0),
      I1 => newIndex6_cast_fu_467_p1(1),
      O => k_8_7_fu_571_p2(4)
    );
\k_8_7_reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_8_7_reg_8170,
      D => k_8_7_fu_571_p2(3),
      Q => k_8_7_reg_817(3),
      R => '0'
    );
\k_8_7_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_8_7_reg_8170,
      D => k_8_7_fu_571_p2(4),
      Q => k_8_7_reg_817(4),
      R => '0'
    );
\k_reg_332[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state28,
      O => k_reg_332
    );
\k_reg_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => k_8_7_reg_817(3),
      Q => newIndex6_cast_fu_467_p1(0),
      R => k_reg_332
    );
\k_reg_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state28,
      D => k_8_7_reg_817(4),
      Q => newIndex6_cast_fu_467_p1(1),
      R => k_reg_332
    );
kernel_2mm_wrappecud_U91: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud
     port map (
      \C_0_load_reg_753_reg[31]\(14 downto 0) => C_0_load_reg_753(31 downto 17),
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(31 downto 0),
      Q(31 downto 0) => tmp_0_load_reg_748(31 downto 0),
      ap_clk => ap_clk,
      buff0_reg_i_18(16 downto 0) => buff0_reg_i_18(16 downto 0),
      \buff0_reg_i_1__1\(16 downto 0) => \buff0_reg_i_1__1\(16 downto 0),
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0)
    );
kernel_2mm_wrappecud_U92: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_40
     port map (
      \C_1_load_reg_763_reg[31]\(14 downto 0) => C_1_load_reg_763(31 downto 17),
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(31 downto 0),
      Q(31 downto 0) => tmp_1_load_reg_758(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__0\(16 downto 0) => \buff0_reg_i_18__0\(16 downto 0),
      \buff0_reg_i_1__2\(16 downto 0) => \buff0_reg_i_1__2\(16 downto 0),
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0)
    );
kernel_2mm_wrappecud_U93: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_41
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(31 downto 0),
      Q(31 downto 0) => C_6_load_reg_827(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__6\(16 downto 0) => \buff0_reg_i_18__6\(16 downto 0),
      \buff0_reg_i_1__8\(16 downto 0) => \buff0_reg_i_1__8\(16 downto 0),
      \buff1_reg_i_1__7\(16 downto 0) => \buff1_reg_i_1__7\(16 downto 0),
      \tmp_6_load_reg_822_reg[31]\(14 downto 0) => tmp_6_load_reg_822(31 downto 17)
    );
kernel_2mm_wrappecud_U94: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_42
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(31 downto 0),
      Q(31 downto 0) => C_7_load_reg_837(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__5\(16 downto 0) => \buff0_reg_i_18__5\(16 downto 0),
      \buff0_reg_i_1__7\(16 downto 0) => \buff0_reg_i_1__7\(16 downto 0),
      \buff1_reg_i_1__6\(16 downto 0) => \buff1_reg_i_1__6\(16 downto 0),
      \tmp_7_load_reg_832_reg[31]\(14 downto 0) => tmp_7_load_reg_832(31 downto 17)
    );
kernel_2mm_wrappecud_U95: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_43
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(31 downto 0),
      Q(31 downto 0) => C_2_load_reg_847(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__2\(16 downto 0) => \buff0_reg_i_18__2\(16 downto 0),
      \buff0_reg_i_1__4\(16 downto 0) => \buff0_reg_i_1__4\(16 downto 0),
      \buff1_reg_i_1__3\(16 downto 0) => \buff1_reg_i_1__3\(16 downto 0),
      \tmp_2_load_reg_842_reg[31]\(14 downto 0) => tmp_2_load_reg_842(31 downto 17)
    );
kernel_2mm_wrappecud_U96: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_44
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(31 downto 0),
      Q(31 downto 0) => C_3_load_reg_857(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__1\(16 downto 0) => \buff0_reg_i_18__1\(16 downto 0),
      \buff0_reg_i_1__3\(16 downto 0) => \buff0_reg_i_1__3\(16 downto 0),
      \buff1_reg_i_1__2\(16 downto 0) => \buff1_reg_i_1__2\(16 downto 0),
      \tmp_3_load_reg_852_reg[31]\(14 downto 0) => tmp_3_load_reg_852(31 downto 17)
    );
kernel_2mm_wrappecud_U97: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_45
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(31 downto 0),
      Q(31 downto 0) => C_4_load_reg_867(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__4\(16 downto 0) => \buff0_reg_i_18__4\(16 downto 0),
      \buff0_reg_i_1__6\(16 downto 0) => \buff0_reg_i_1__6\(16 downto 0),
      \buff1_reg_i_1__5\(16 downto 0) => \buff1_reg_i_1__5\(16 downto 0),
      \tmp_4_load_reg_862_reg[31]\(14 downto 0) => tmp_4_load_reg_862(31 downto 17)
    );
kernel_2mm_wrappecud_U98: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappecud_46
     port map (
      D(31 downto 0) => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(31 downto 0),
      Q(31 downto 0) => C_5_load_reg_877(31 downto 0),
      ap_clk => ap_clk,
      \buff0_reg_i_18__3\(16 downto 0) => \buff0_reg_i_18__3\(16 downto 0),
      \buff0_reg_i_1__5\(16 downto 0) => \buff0_reg_i_1__5\(16 downto 0),
      \buff1_reg_i_1__4\(16 downto 0) => \buff1_reg_i_1__4\(16 downto 0),
      \tmp_5_load_reg_872_reg[31]\(14 downto 0) => tmp_5_load_reg_872(31 downto 17)
    );
kernel_2mm_wrappedEe_U90: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappedEe
     port map (
      D(31 downto 0) => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      ap_clk => ap_clk
    );
\ram_reg_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_2__3_n_4\,
      CO(3 downto 1) => \NLW_ram_reg_i_1__20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_i_1__20_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_i_1__20_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(8 downto 7),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp_2_17_reg_635(8 downto 7)
    );
\ram_reg_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_2__3_n_4\,
      CO(2) => \ram_reg_i_2__3_n_5\,
      CO(1) => \ram_reg_i_2__3_n_6\,
      CO(0) => \ram_reg_i_2__3_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_2_17_reg_635(4 downto 3),
      O(3 downto 1) => \^d\(6 downto 4),
      O(0) => \NLW_ram_reg_i_2__3_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_2_17_reg_635(6 downto 5),
      S(1) => ram_reg_i_4_n_4,
      S(0) => ram_reg_i_5_n_4
    );
ram_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => j_reg_320(3),
      O => \^d\(3)
    );
ram_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_17_reg_635(4),
      I1 => j_reg_320(4),
      O => ram_reg_i_4_n_4
    );
ram_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => j_reg_320(3),
      O => ram_reg_i_5_n_4
    );
\sum1_reg_344[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(0),
      I1 => sum_reg_673(0),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(0)
    );
\sum1_reg_344[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(10),
      I1 => sum_reg_673(10),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(10)
    );
\sum1_reg_344[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(11),
      I1 => sum_reg_673(11),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(11)
    );
\sum1_reg_344[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(12),
      I1 => sum_reg_673(12),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(12)
    );
\sum1_reg_344[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(13),
      I1 => sum_reg_673(13),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(13)
    );
\sum1_reg_344[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(14),
      I1 => sum_reg_673(14),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(14)
    );
\sum1_reg_344[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(15),
      I1 => sum_reg_673(15),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(15)
    );
\sum1_reg_344[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(16),
      I1 => sum_reg_673(16),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(16)
    );
\sum1_reg_344[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(17),
      I1 => sum_reg_673(17),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(17)
    );
\sum1_reg_344[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(18),
      I1 => sum_reg_673(18),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(18)
    );
\sum1_reg_344[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(19),
      I1 => sum_reg_673(19),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(19)
    );
\sum1_reg_344[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(1),
      I1 => sum_reg_673(1),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(1)
    );
\sum1_reg_344[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(20),
      I1 => sum_reg_673(20),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(20)
    );
\sum1_reg_344[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(21),
      I1 => sum_reg_673(21),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(21)
    );
\sum1_reg_344[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(22),
      I1 => sum_reg_673(22),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(22)
    );
\sum1_reg_344[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(23),
      I1 => sum_reg_673(23),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(23)
    );
\sum1_reg_344[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(24),
      I1 => sum_reg_673(24),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(24)
    );
\sum1_reg_344[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(25),
      I1 => sum_reg_673(25),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(25)
    );
\sum1_reg_344[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(26),
      I1 => sum_reg_673(26),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(26)
    );
\sum1_reg_344[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(27),
      I1 => sum_reg_673(27),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(27)
    );
\sum1_reg_344[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(28),
      I1 => sum_reg_673(28),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(28)
    );
\sum1_reg_344[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(29),
      I1 => sum_reg_673(29),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(29)
    );
\sum1_reg_344[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(2),
      I1 => sum_reg_673(2),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(2)
    );
\sum1_reg_344[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(30),
      I1 => sum_reg_673(30),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(30)
    );
\sum1_reg_344[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => ap_CS_fsm_state10,
      O => \sum1_reg_344[31]_i_1_n_4\
    );
\sum1_reg_344[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(31),
      I1 => sum_reg_673(31),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(31)
    );
\sum1_reg_344[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(3),
      I1 => sum_reg_673(3),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(3)
    );
\sum1_reg_344[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(4),
      I1 => sum_reg_673(4),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(4)
    );
\sum1_reg_344[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(5),
      I1 => sum_reg_673(5),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(5)
    );
\sum1_reg_344[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(6),
      I1 => sum_reg_673(6),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(6)
    );
\sum1_reg_344[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(7),
      I1 => sum_reg_673(7),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(7)
    );
\sum1_reg_344[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(8),
      I1 => sum_reg_673(8),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(8)
    );
\sum1_reg_344[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_1_7_fu_622_p2(9),
      I1 => sum_reg_673(9),
      I2 => ap_CS_fsm_state28,
      O => p_1_in(9)
    );
\sum1_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(0),
      Q => sum1_reg_344(0),
      R => '0'
    );
\sum1_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(10),
      Q => sum1_reg_344(10),
      R => '0'
    );
\sum1_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(11),
      Q => sum1_reg_344(11),
      R => '0'
    );
\sum1_reg_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(12),
      Q => sum1_reg_344(12),
      R => '0'
    );
\sum1_reg_344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(13),
      Q => sum1_reg_344(13),
      R => '0'
    );
\sum1_reg_344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(14),
      Q => sum1_reg_344(14),
      R => '0'
    );
\sum1_reg_344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(15),
      Q => sum1_reg_344(15),
      R => '0'
    );
\sum1_reg_344_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(16),
      Q => sum1_reg_344(16),
      R => '0'
    );
\sum1_reg_344_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(17),
      Q => sum1_reg_344(17),
      R => '0'
    );
\sum1_reg_344_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(18),
      Q => sum1_reg_344(18),
      R => '0'
    );
\sum1_reg_344_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(19),
      Q => sum1_reg_344(19),
      R => '0'
    );
\sum1_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(1),
      Q => sum1_reg_344(1),
      R => '0'
    );
\sum1_reg_344_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(20),
      Q => sum1_reg_344(20),
      R => '0'
    );
\sum1_reg_344_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(21),
      Q => sum1_reg_344(21),
      R => '0'
    );
\sum1_reg_344_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(22),
      Q => sum1_reg_344(22),
      R => '0'
    );
\sum1_reg_344_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(23),
      Q => sum1_reg_344(23),
      R => '0'
    );
\sum1_reg_344_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(24),
      Q => sum1_reg_344(24),
      R => '0'
    );
\sum1_reg_344_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(25),
      Q => sum1_reg_344(25),
      R => '0'
    );
\sum1_reg_344_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(26),
      Q => sum1_reg_344(26),
      R => '0'
    );
\sum1_reg_344_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(27),
      Q => sum1_reg_344(27),
      R => '0'
    );
\sum1_reg_344_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(28),
      Q => sum1_reg_344(28),
      R => '0'
    );
\sum1_reg_344_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(29),
      Q => sum1_reg_344(29),
      R => '0'
    );
\sum1_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(2),
      Q => sum1_reg_344(2),
      R => '0'
    );
\sum1_reg_344_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(30),
      Q => sum1_reg_344(30),
      R => '0'
    );
\sum1_reg_344_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(31),
      Q => sum1_reg_344(31),
      R => '0'
    );
\sum1_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(3),
      Q => sum1_reg_344(3),
      R => '0'
    );
\sum1_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(4),
      Q => sum1_reg_344(4),
      R => '0'
    );
\sum1_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(5),
      Q => sum1_reg_344(5),
      R => '0'
    );
\sum1_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(6),
      Q => sum1_reg_344(6),
      R => '0'
    );
\sum1_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(7),
      Q => sum1_reg_344(7),
      R => '0'
    );
\sum1_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(8),
      Q => sum1_reg_344(8),
      R => '0'
    );
\sum1_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sum1_reg_344[31]_i_1_n_4\,
      D => p_1_in(9),
      Q => sum1_reg_344(9),
      R => '0'
    );
\sum_1_1_reg_808[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(10),
      I1 => tmp_6_1_reg_773(10),
      I2 => sum1_reg_344(10),
      O => \sum_1_1_reg_808[11]_i_2_n_4\
    );
\sum_1_1_reg_808[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(9),
      I1 => tmp_6_1_reg_773(9),
      I2 => sum1_reg_344(9),
      O => \sum_1_1_reg_808[11]_i_3_n_4\
    );
\sum_1_1_reg_808[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(8),
      I1 => tmp_6_1_reg_773(8),
      I2 => sum1_reg_344(8),
      O => \sum_1_1_reg_808[11]_i_4_n_4\
    );
\sum_1_1_reg_808[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(7),
      I1 => tmp_6_1_reg_773(7),
      I2 => sum1_reg_344(7),
      O => \sum_1_1_reg_808[11]_i_5_n_4\
    );
\sum_1_1_reg_808[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(11),
      I1 => tmp_6_1_reg_773(11),
      I2 => sum1_reg_344(11),
      I3 => \sum_1_1_reg_808[11]_i_2_n_4\,
      O => \sum_1_1_reg_808[11]_i_6_n_4\
    );
\sum_1_1_reg_808[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(10),
      I1 => tmp_6_1_reg_773(10),
      I2 => sum1_reg_344(10),
      I3 => \sum_1_1_reg_808[11]_i_3_n_4\,
      O => \sum_1_1_reg_808[11]_i_7_n_4\
    );
\sum_1_1_reg_808[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(9),
      I1 => tmp_6_1_reg_773(9),
      I2 => sum1_reg_344(9),
      I3 => \sum_1_1_reg_808[11]_i_4_n_4\,
      O => \sum_1_1_reg_808[11]_i_8_n_4\
    );
\sum_1_1_reg_808[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(8),
      I1 => tmp_6_1_reg_773(8),
      I2 => sum1_reg_344(8),
      I3 => \sum_1_1_reg_808[11]_i_5_n_4\,
      O => \sum_1_1_reg_808[11]_i_9_n_4\
    );
\sum_1_1_reg_808[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(14),
      I1 => tmp_6_1_reg_773(14),
      I2 => sum1_reg_344(14),
      O => \sum_1_1_reg_808[15]_i_2_n_4\
    );
\sum_1_1_reg_808[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(13),
      I1 => tmp_6_1_reg_773(13),
      I2 => sum1_reg_344(13),
      O => \sum_1_1_reg_808[15]_i_3_n_4\
    );
\sum_1_1_reg_808[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(12),
      I1 => tmp_6_1_reg_773(12),
      I2 => sum1_reg_344(12),
      O => \sum_1_1_reg_808[15]_i_4_n_4\
    );
\sum_1_1_reg_808[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(11),
      I1 => tmp_6_1_reg_773(11),
      I2 => sum1_reg_344(11),
      O => \sum_1_1_reg_808[15]_i_5_n_4\
    );
\sum_1_1_reg_808[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(15),
      I1 => tmp_6_1_reg_773(15),
      I2 => sum1_reg_344(15),
      I3 => \sum_1_1_reg_808[15]_i_2_n_4\,
      O => \sum_1_1_reg_808[15]_i_6_n_4\
    );
\sum_1_1_reg_808[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(14),
      I1 => tmp_6_1_reg_773(14),
      I2 => sum1_reg_344(14),
      I3 => \sum_1_1_reg_808[15]_i_3_n_4\,
      O => \sum_1_1_reg_808[15]_i_7_n_4\
    );
\sum_1_1_reg_808[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(13),
      I1 => tmp_6_1_reg_773(13),
      I2 => sum1_reg_344(13),
      I3 => \sum_1_1_reg_808[15]_i_4_n_4\,
      O => \sum_1_1_reg_808[15]_i_8_n_4\
    );
\sum_1_1_reg_808[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(12),
      I1 => tmp_6_1_reg_773(12),
      I2 => sum1_reg_344(12),
      I3 => \sum_1_1_reg_808[15]_i_5_n_4\,
      O => \sum_1_1_reg_808[15]_i_9_n_4\
    );
\sum_1_1_reg_808[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(18),
      I1 => tmp_6_1_reg_773(18),
      I2 => sum1_reg_344(18),
      O => \sum_1_1_reg_808[19]_i_2_n_4\
    );
\sum_1_1_reg_808[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(17),
      I1 => tmp_6_1_reg_773(17),
      I2 => sum1_reg_344(17),
      O => \sum_1_1_reg_808[19]_i_3_n_4\
    );
\sum_1_1_reg_808[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(16),
      I1 => tmp_6_1_reg_773(16),
      I2 => sum1_reg_344(16),
      O => \sum_1_1_reg_808[19]_i_4_n_4\
    );
\sum_1_1_reg_808[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(15),
      I1 => tmp_6_1_reg_773(15),
      I2 => sum1_reg_344(15),
      O => \sum_1_1_reg_808[19]_i_5_n_4\
    );
\sum_1_1_reg_808[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(19),
      I1 => tmp_6_1_reg_773(19),
      I2 => sum1_reg_344(19),
      I3 => \sum_1_1_reg_808[19]_i_2_n_4\,
      O => \sum_1_1_reg_808[19]_i_6_n_4\
    );
\sum_1_1_reg_808[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(18),
      I1 => tmp_6_1_reg_773(18),
      I2 => sum1_reg_344(18),
      I3 => \sum_1_1_reg_808[19]_i_3_n_4\,
      O => \sum_1_1_reg_808[19]_i_7_n_4\
    );
\sum_1_1_reg_808[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(17),
      I1 => tmp_6_1_reg_773(17),
      I2 => sum1_reg_344(17),
      I3 => \sum_1_1_reg_808[19]_i_4_n_4\,
      O => \sum_1_1_reg_808[19]_i_8_n_4\
    );
\sum_1_1_reg_808[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(16),
      I1 => tmp_6_1_reg_773(16),
      I2 => sum1_reg_344(16),
      I3 => \sum_1_1_reg_808[19]_i_5_n_4\,
      O => \sum_1_1_reg_808[19]_i_9_n_4\
    );
\sum_1_1_reg_808[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(22),
      I1 => tmp_6_1_reg_773(22),
      I2 => sum1_reg_344(22),
      O => \sum_1_1_reg_808[23]_i_2_n_4\
    );
\sum_1_1_reg_808[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(21),
      I1 => tmp_6_1_reg_773(21),
      I2 => sum1_reg_344(21),
      O => \sum_1_1_reg_808[23]_i_3_n_4\
    );
\sum_1_1_reg_808[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(20),
      I1 => tmp_6_1_reg_773(20),
      I2 => sum1_reg_344(20),
      O => \sum_1_1_reg_808[23]_i_4_n_4\
    );
\sum_1_1_reg_808[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(19),
      I1 => tmp_6_1_reg_773(19),
      I2 => sum1_reg_344(19),
      O => \sum_1_1_reg_808[23]_i_5_n_4\
    );
\sum_1_1_reg_808[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(23),
      I1 => tmp_6_1_reg_773(23),
      I2 => sum1_reg_344(23),
      I3 => \sum_1_1_reg_808[23]_i_2_n_4\,
      O => \sum_1_1_reg_808[23]_i_6_n_4\
    );
\sum_1_1_reg_808[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(22),
      I1 => tmp_6_1_reg_773(22),
      I2 => sum1_reg_344(22),
      I3 => \sum_1_1_reg_808[23]_i_3_n_4\,
      O => \sum_1_1_reg_808[23]_i_7_n_4\
    );
\sum_1_1_reg_808[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(21),
      I1 => tmp_6_1_reg_773(21),
      I2 => sum1_reg_344(21),
      I3 => \sum_1_1_reg_808[23]_i_4_n_4\,
      O => \sum_1_1_reg_808[23]_i_8_n_4\
    );
\sum_1_1_reg_808[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(20),
      I1 => tmp_6_1_reg_773(20),
      I2 => sum1_reg_344(20),
      I3 => \sum_1_1_reg_808[23]_i_5_n_4\,
      O => \sum_1_1_reg_808[23]_i_9_n_4\
    );
\sum_1_1_reg_808[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(26),
      I1 => tmp_6_1_reg_773(26),
      I2 => sum1_reg_344(26),
      O => \sum_1_1_reg_808[27]_i_2_n_4\
    );
\sum_1_1_reg_808[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(25),
      I1 => tmp_6_1_reg_773(25),
      I2 => sum1_reg_344(25),
      O => \sum_1_1_reg_808[27]_i_3_n_4\
    );
\sum_1_1_reg_808[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(24),
      I1 => tmp_6_1_reg_773(24),
      I2 => sum1_reg_344(24),
      O => \sum_1_1_reg_808[27]_i_4_n_4\
    );
\sum_1_1_reg_808[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(23),
      I1 => tmp_6_1_reg_773(23),
      I2 => sum1_reg_344(23),
      O => \sum_1_1_reg_808[27]_i_5_n_4\
    );
\sum_1_1_reg_808[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(27),
      I1 => tmp_6_1_reg_773(27),
      I2 => sum1_reg_344(27),
      I3 => \sum_1_1_reg_808[27]_i_2_n_4\,
      O => \sum_1_1_reg_808[27]_i_6_n_4\
    );
\sum_1_1_reg_808[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(26),
      I1 => tmp_6_1_reg_773(26),
      I2 => sum1_reg_344(26),
      I3 => \sum_1_1_reg_808[27]_i_3_n_4\,
      O => \sum_1_1_reg_808[27]_i_7_n_4\
    );
\sum_1_1_reg_808[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(25),
      I1 => tmp_6_1_reg_773(25),
      I2 => sum1_reg_344(25),
      I3 => \sum_1_1_reg_808[27]_i_4_n_4\,
      O => \sum_1_1_reg_808[27]_i_8_n_4\
    );
\sum_1_1_reg_808[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(24),
      I1 => tmp_6_1_reg_773(24),
      I2 => sum1_reg_344(24),
      I3 => \sum_1_1_reg_808[27]_i_5_n_4\,
      O => \sum_1_1_reg_808[27]_i_9_n_4\
    );
\sum_1_1_reg_808[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(29),
      I1 => tmp_6_1_reg_773(29),
      I2 => sum1_reg_344(29),
      O => \sum_1_1_reg_808[31]_i_2_n_4\
    );
\sum_1_1_reg_808[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(28),
      I1 => tmp_6_1_reg_773(28),
      I2 => sum1_reg_344(28),
      O => \sum_1_1_reg_808[31]_i_3_n_4\
    );
\sum_1_1_reg_808[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(27),
      I1 => tmp_6_1_reg_773(27),
      I2 => sum1_reg_344(27),
      O => \sum_1_1_reg_808[31]_i_4_n_4\
    );
\sum_1_1_reg_808[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => sum1_reg_344(30),
      I1 => tmp_6_1_reg_773(30),
      I2 => tmp_6_23_reg_768(30),
      I3 => tmp_6_1_reg_773(31),
      I4 => tmp_6_23_reg_768(31),
      I5 => sum1_reg_344(31),
      O => \sum_1_1_reg_808[31]_i_5_n_4\
    );
\sum_1_1_reg_808[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sum_1_1_reg_808[31]_i_2_n_4\,
      I1 => tmp_6_1_reg_773(30),
      I2 => tmp_6_23_reg_768(30),
      I3 => sum1_reg_344(30),
      O => \sum_1_1_reg_808[31]_i_6_n_4\
    );
\sum_1_1_reg_808[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(29),
      I1 => tmp_6_1_reg_773(29),
      I2 => sum1_reg_344(29),
      I3 => \sum_1_1_reg_808[31]_i_3_n_4\,
      O => \sum_1_1_reg_808[31]_i_7_n_4\
    );
\sum_1_1_reg_808[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(28),
      I1 => tmp_6_1_reg_773(28),
      I2 => sum1_reg_344(28),
      I3 => \sum_1_1_reg_808[31]_i_4_n_4\,
      O => \sum_1_1_reg_808[31]_i_8_n_4\
    );
\sum_1_1_reg_808[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(2),
      I1 => tmp_6_1_reg_773(2),
      I2 => sum1_reg_344(2),
      O => \sum_1_1_reg_808[3]_i_2_n_4\
    );
\sum_1_1_reg_808[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(1),
      I1 => tmp_6_1_reg_773(1),
      I2 => sum1_reg_344(1),
      O => \sum_1_1_reg_808[3]_i_3_n_4\
    );
\sum_1_1_reg_808[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(0),
      I1 => tmp_6_1_reg_773(0),
      I2 => sum1_reg_344(0),
      O => \sum_1_1_reg_808[3]_i_4_n_4\
    );
\sum_1_1_reg_808[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(3),
      I1 => tmp_6_1_reg_773(3),
      I2 => sum1_reg_344(3),
      I3 => \sum_1_1_reg_808[3]_i_2_n_4\,
      O => \sum_1_1_reg_808[3]_i_5_n_4\
    );
\sum_1_1_reg_808[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(2),
      I1 => tmp_6_1_reg_773(2),
      I2 => sum1_reg_344(2),
      I3 => \sum_1_1_reg_808[3]_i_3_n_4\,
      O => \sum_1_1_reg_808[3]_i_6_n_4\
    );
\sum_1_1_reg_808[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(1),
      I1 => tmp_6_1_reg_773(1),
      I2 => sum1_reg_344(1),
      I3 => \sum_1_1_reg_808[3]_i_4_n_4\,
      O => \sum_1_1_reg_808[3]_i_7_n_4\
    );
\sum_1_1_reg_808[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_6_23_reg_768(0),
      I1 => tmp_6_1_reg_773(0),
      I2 => sum1_reg_344(0),
      O => \sum_1_1_reg_808[3]_i_8_n_4\
    );
\sum_1_1_reg_808[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(6),
      I1 => tmp_6_1_reg_773(6),
      I2 => sum1_reg_344(6),
      O => \sum_1_1_reg_808[7]_i_2_n_4\
    );
\sum_1_1_reg_808[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(5),
      I1 => tmp_6_1_reg_773(5),
      I2 => sum1_reg_344(5),
      O => \sum_1_1_reg_808[7]_i_3_n_4\
    );
\sum_1_1_reg_808[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(4),
      I1 => tmp_6_1_reg_773(4),
      I2 => sum1_reg_344(4),
      O => \sum_1_1_reg_808[7]_i_4_n_4\
    );
\sum_1_1_reg_808[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_23_reg_768(3),
      I1 => tmp_6_1_reg_773(3),
      I2 => sum1_reg_344(3),
      O => \sum_1_1_reg_808[7]_i_5_n_4\
    );
\sum_1_1_reg_808[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(7),
      I1 => tmp_6_1_reg_773(7),
      I2 => sum1_reg_344(7),
      I3 => \sum_1_1_reg_808[7]_i_2_n_4\,
      O => \sum_1_1_reg_808[7]_i_6_n_4\
    );
\sum_1_1_reg_808[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(6),
      I1 => tmp_6_1_reg_773(6),
      I2 => sum1_reg_344(6),
      I3 => \sum_1_1_reg_808[7]_i_3_n_4\,
      O => \sum_1_1_reg_808[7]_i_7_n_4\
    );
\sum_1_1_reg_808[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(5),
      I1 => tmp_6_1_reg_773(5),
      I2 => sum1_reg_344(5),
      I3 => \sum_1_1_reg_808[7]_i_4_n_4\,
      O => \sum_1_1_reg_808[7]_i_8_n_4\
    );
\sum_1_1_reg_808[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_23_reg_768(4),
      I1 => tmp_6_1_reg_773(4),
      I2 => sum1_reg_344(4),
      I3 => \sum_1_1_reg_808[7]_i_5_n_4\,
      O => \sum_1_1_reg_808[7]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(0),
      Q => \^d_output_d0\(0),
      R => '0'
    );
\sum_1_1_reg_808_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(10),
      Q => \^d_output_d0\(10),
      R => '0'
    );
\sum_1_1_reg_808_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(11),
      Q => \^d_output_d0\(11),
      R => '0'
    );
\sum_1_1_reg_808_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[7]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[11]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[11]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[11]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[11]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[11]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[11]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[11]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(11 downto 8),
      S(3) => \sum_1_1_reg_808[11]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[11]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[11]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[11]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(12),
      Q => \^d_output_d0\(12),
      R => '0'
    );
\sum_1_1_reg_808_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(13),
      Q => \^d_output_d0\(13),
      R => '0'
    );
\sum_1_1_reg_808_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(14),
      Q => \^d_output_d0\(14),
      R => '0'
    );
\sum_1_1_reg_808_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(15),
      Q => \^d_output_d0\(15),
      R => '0'
    );
\sum_1_1_reg_808_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[11]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[15]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[15]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[15]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[15]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[15]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[15]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[15]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(15 downto 12),
      S(3) => \sum_1_1_reg_808[15]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[15]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[15]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[15]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(16),
      Q => \^d_output_d0\(16),
      R => '0'
    );
\sum_1_1_reg_808_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(17),
      Q => \^d_output_d0\(17),
      R => '0'
    );
\sum_1_1_reg_808_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(18),
      Q => \^d_output_d0\(18),
      R => '0'
    );
\sum_1_1_reg_808_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(19),
      Q => \^d_output_d0\(19),
      R => '0'
    );
\sum_1_1_reg_808_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[15]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[19]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[19]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[19]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[19]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[19]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[19]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[19]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(19 downto 16),
      S(3) => \sum_1_1_reg_808[19]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[19]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[19]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[19]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(1),
      Q => \^d_output_d0\(1),
      R => '0'
    );
\sum_1_1_reg_808_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(20),
      Q => \^d_output_d0\(20),
      R => '0'
    );
\sum_1_1_reg_808_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(21),
      Q => \^d_output_d0\(21),
      R => '0'
    );
\sum_1_1_reg_808_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(22),
      Q => \^d_output_d0\(22),
      R => '0'
    );
\sum_1_1_reg_808_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(23),
      Q => \^d_output_d0\(23),
      R => '0'
    );
\sum_1_1_reg_808_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[19]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[23]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[23]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[23]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[23]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[23]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[23]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[23]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(23 downto 20),
      S(3) => \sum_1_1_reg_808[23]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[23]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[23]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[23]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(24),
      Q => \^d_output_d0\(24),
      R => '0'
    );
\sum_1_1_reg_808_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(25),
      Q => \^d_output_d0\(25),
      R => '0'
    );
\sum_1_1_reg_808_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(26),
      Q => \^d_output_d0\(26),
      R => '0'
    );
\sum_1_1_reg_808_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(27),
      Q => \^d_output_d0\(27),
      R => '0'
    );
\sum_1_1_reg_808_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[23]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[27]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[27]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[27]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[27]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[27]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[27]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[27]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(27 downto 24),
      S(3) => \sum_1_1_reg_808[27]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[27]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[27]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[27]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(28),
      Q => \^d_output_d0\(28),
      R => '0'
    );
\sum_1_1_reg_808_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(29),
      Q => \^d_output_d0\(29),
      R => '0'
    );
\sum_1_1_reg_808_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(2),
      Q => \^d_output_d0\(2),
      R => '0'
    );
\sum_1_1_reg_808_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(30),
      Q => \^d_output_d0\(30),
      R => '0'
    );
\sum_1_1_reg_808_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(31),
      Q => \^d_output_d0\(31),
      R => '0'
    );
\sum_1_1_reg_808_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[27]_i_1_n_4\,
      CO(3) => \NLW_sum_1_1_reg_808_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_1_1_reg_808_reg[31]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[31]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sum_1_1_reg_808[31]_i_2_n_4\,
      DI(1) => \sum_1_1_reg_808[31]_i_3_n_4\,
      DI(0) => \sum_1_1_reg_808[31]_i_4_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(31 downto 28),
      S(3) => \sum_1_1_reg_808[31]_i_5_n_4\,
      S(2) => \sum_1_1_reg_808[31]_i_6_n_4\,
      S(1) => \sum_1_1_reg_808[31]_i_7_n_4\,
      S(0) => \sum_1_1_reg_808[31]_i_8_n_4\
    );
\sum_1_1_reg_808_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(3),
      Q => \^d_output_d0\(3),
      R => '0'
    );
\sum_1_1_reg_808_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_1_1_reg_808_reg[3]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[3]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[3]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[3]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[3]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[3]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => sum_1_1_fu_553_p2(3 downto 0),
      S(3) => \sum_1_1_reg_808[3]_i_5_n_4\,
      S(2) => \sum_1_1_reg_808[3]_i_6_n_4\,
      S(1) => \sum_1_1_reg_808[3]_i_7_n_4\,
      S(0) => \sum_1_1_reg_808[3]_i_8_n_4\
    );
\sum_1_1_reg_808_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(4),
      Q => \^d_output_d0\(4),
      R => '0'
    );
\sum_1_1_reg_808_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(5),
      Q => \^d_output_d0\(5),
      R => '0'
    );
\sum_1_1_reg_808_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(6),
      Q => \^d_output_d0\(6),
      R => '0'
    );
\sum_1_1_reg_808_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(7),
      Q => \^d_output_d0\(7),
      R => '0'
    );
\sum_1_1_reg_808_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_1_reg_808_reg[3]_i_1_n_4\,
      CO(3) => \sum_1_1_reg_808_reg[7]_i_1_n_4\,
      CO(2) => \sum_1_1_reg_808_reg[7]_i_1_n_5\,
      CO(1) => \sum_1_1_reg_808_reg[7]_i_1_n_6\,
      CO(0) => \sum_1_1_reg_808_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_1_reg_808[7]_i_2_n_4\,
      DI(2) => \sum_1_1_reg_808[7]_i_3_n_4\,
      DI(1) => \sum_1_1_reg_808[7]_i_4_n_4\,
      DI(0) => \sum_1_1_reg_808[7]_i_5_n_4\,
      O(3 downto 0) => sum_1_1_fu_553_p2(7 downto 4),
      S(3) => \sum_1_1_reg_808[7]_i_6_n_4\,
      S(2) => \sum_1_1_reg_808[7]_i_7_n_4\,
      S(1) => \sum_1_1_reg_808[7]_i_8_n_4\,
      S(0) => \sum_1_1_reg_808[7]_i_9_n_4\
    );
\sum_1_1_reg_808_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(8),
      Q => \^d_output_d0\(8),
      R => '0'
    );
\sum_1_1_reg_808_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => sum_1_1_fu_553_p2(9),
      Q => \^d_output_d0\(9),
      R => '0'
    );
\sum_1_7_fu_622_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_1_7_fu_622_p2__0_carry_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry_i_3_n_4\,
      DI(0) => '0',
      O(3 downto 0) => sum_1_7_fu_622_p2(3 downto 0),
      S(3) => \sum_1_7_fu_622_p2__0_carry_i_4_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry_i_5_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry_i_6_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__0_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__0_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__0_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__0_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__0_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__0_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__0_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(7 downto 4),
      S(3) => \sum_1_7_fu_622_p2__0_carry__0_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__0_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__0_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__0_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(6),
      I1 => tmp2_reg_917(6),
      I2 => tmp3_reg_922(6),
      O => \sum_1_7_fu_622_p2__0_carry__0_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(5),
      I1 => tmp2_reg_917(5),
      I2 => tmp3_reg_922(5),
      O => \sum_1_7_fu_622_p2__0_carry__0_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(4),
      I1 => tmp2_reg_917(4),
      I2 => tmp3_reg_922(4),
      O => \sum_1_7_fu_622_p2__0_carry__0_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(3),
      I1 => tmp2_reg_917(3),
      I2 => tmp3_reg_922(3),
      O => \sum_1_7_fu_622_p2__0_carry__0_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(7),
      I1 => tmp2_reg_917(7),
      I2 => tmp3_reg_922(7),
      I3 => \sum_1_7_fu_622_p2__0_carry__0_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__0_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(6),
      I1 => tmp2_reg_917(6),
      I2 => tmp3_reg_922(6),
      I3 => \sum_1_7_fu_622_p2__0_carry__0_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__0_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(5),
      I1 => tmp2_reg_917(5),
      I2 => tmp3_reg_922(5),
      I3 => \sum_1_7_fu_622_p2__0_carry__0_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__0_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(4),
      I1 => tmp2_reg_917(4),
      I2 => tmp3_reg_922(4),
      I3 => \sum_1_7_fu_622_p2__0_carry__0_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__0_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__0_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__1_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__1_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__1_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__1_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__1_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__1_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__1_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__1_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(11 downto 8),
      S(3) => \sum_1_7_fu_622_p2__0_carry__1_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__1_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__1_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__1_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(10),
      I1 => tmp2_reg_917(10),
      I2 => tmp3_reg_922(10),
      O => \sum_1_7_fu_622_p2__0_carry__1_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(9),
      I1 => tmp2_reg_917(9),
      I2 => tmp3_reg_922(9),
      O => \sum_1_7_fu_622_p2__0_carry__1_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(8),
      I1 => tmp2_reg_917(8),
      I2 => tmp3_reg_922(8),
      O => \sum_1_7_fu_622_p2__0_carry__1_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(7),
      I1 => tmp2_reg_917(7),
      I2 => tmp3_reg_922(7),
      O => \sum_1_7_fu_622_p2__0_carry__1_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(11),
      I1 => tmp2_reg_917(11),
      I2 => tmp3_reg_922(11),
      I3 => \sum_1_7_fu_622_p2__0_carry__1_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__1_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(10),
      I1 => tmp2_reg_917(10),
      I2 => tmp3_reg_922(10),
      I3 => \sum_1_7_fu_622_p2__0_carry__1_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__1_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(9),
      I1 => tmp2_reg_917(9),
      I2 => tmp3_reg_922(9),
      I3 => \sum_1_7_fu_622_p2__0_carry__1_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__1_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(8),
      I1 => tmp2_reg_917(8),
      I2 => tmp3_reg_922(8),
      I3 => \sum_1_7_fu_622_p2__0_carry__1_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__1_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__1_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__2_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__2_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__2_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__2_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__2_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__2_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__2_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__2_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(15 downto 12),
      S(3) => \sum_1_7_fu_622_p2__0_carry__2_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__2_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__2_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__2_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(14),
      I1 => tmp2_reg_917(14),
      I2 => tmp3_reg_922(14),
      O => \sum_1_7_fu_622_p2__0_carry__2_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(13),
      I1 => tmp2_reg_917(13),
      I2 => tmp3_reg_922(13),
      O => \sum_1_7_fu_622_p2__0_carry__2_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(12),
      I1 => tmp2_reg_917(12),
      I2 => tmp3_reg_922(12),
      O => \sum_1_7_fu_622_p2__0_carry__2_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(11),
      I1 => tmp2_reg_917(11),
      I2 => tmp3_reg_922(11),
      O => \sum_1_7_fu_622_p2__0_carry__2_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(15),
      I1 => tmp2_reg_917(15),
      I2 => tmp3_reg_922(15),
      I3 => \sum_1_7_fu_622_p2__0_carry__2_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__2_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(14),
      I1 => tmp2_reg_917(14),
      I2 => tmp3_reg_922(14),
      I3 => \sum_1_7_fu_622_p2__0_carry__2_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__2_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(13),
      I1 => tmp2_reg_917(13),
      I2 => tmp3_reg_922(13),
      I3 => \sum_1_7_fu_622_p2__0_carry__2_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__2_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(12),
      I1 => tmp2_reg_917(12),
      I2 => tmp3_reg_922(12),
      I3 => \sum_1_7_fu_622_p2__0_carry__2_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__2_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__2_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__3_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__3_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__3_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__3_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__3_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__3_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__3_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__3_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(19 downto 16),
      S(3) => \sum_1_7_fu_622_p2__0_carry__3_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__3_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__3_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__3_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(18),
      I1 => tmp2_reg_917(18),
      I2 => tmp3_reg_922(18),
      O => \sum_1_7_fu_622_p2__0_carry__3_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(17),
      I1 => tmp2_reg_917(17),
      I2 => tmp3_reg_922(17),
      O => \sum_1_7_fu_622_p2__0_carry__3_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(16),
      I1 => tmp2_reg_917(16),
      I2 => tmp3_reg_922(16),
      O => \sum_1_7_fu_622_p2__0_carry__3_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(15),
      I1 => tmp2_reg_917(15),
      I2 => tmp3_reg_922(15),
      O => \sum_1_7_fu_622_p2__0_carry__3_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(19),
      I1 => tmp2_reg_917(19),
      I2 => tmp3_reg_922(19),
      I3 => \sum_1_7_fu_622_p2__0_carry__3_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__3_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(18),
      I1 => tmp2_reg_917(18),
      I2 => tmp3_reg_922(18),
      I3 => \sum_1_7_fu_622_p2__0_carry__3_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__3_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(17),
      I1 => tmp2_reg_917(17),
      I2 => tmp3_reg_922(17),
      I3 => \sum_1_7_fu_622_p2__0_carry__3_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__3_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(16),
      I1 => tmp2_reg_917(16),
      I2 => tmp3_reg_922(16),
      I3 => \sum_1_7_fu_622_p2__0_carry__3_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__3_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__3_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__4_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__4_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__4_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__4_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__4_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__4_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__4_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__4_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(23 downto 20),
      S(3) => \sum_1_7_fu_622_p2__0_carry__4_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__4_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__4_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__4_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(22),
      I1 => tmp2_reg_917(22),
      I2 => tmp3_reg_922(22),
      O => \sum_1_7_fu_622_p2__0_carry__4_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(21),
      I1 => tmp2_reg_917(21),
      I2 => tmp3_reg_922(21),
      O => \sum_1_7_fu_622_p2__0_carry__4_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(20),
      I1 => tmp2_reg_917(20),
      I2 => tmp3_reg_922(20),
      O => \sum_1_7_fu_622_p2__0_carry__4_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(19),
      I1 => tmp2_reg_917(19),
      I2 => tmp3_reg_922(19),
      O => \sum_1_7_fu_622_p2__0_carry__4_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(23),
      I1 => tmp2_reg_917(23),
      I2 => tmp3_reg_922(23),
      I3 => \sum_1_7_fu_622_p2__0_carry__4_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__4_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(22),
      I1 => tmp2_reg_917(22),
      I2 => tmp3_reg_922(22),
      I3 => \sum_1_7_fu_622_p2__0_carry__4_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__4_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(21),
      I1 => tmp2_reg_917(21),
      I2 => tmp3_reg_922(21),
      I3 => \sum_1_7_fu_622_p2__0_carry__4_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__4_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(20),
      I1 => tmp2_reg_917(20),
      I2 => tmp3_reg_922(20),
      I3 => \sum_1_7_fu_622_p2__0_carry__4_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__4_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__4_n_4\,
      CO(3) => \sum_1_7_fu_622_p2__0_carry__5_n_4\,
      CO(2) => \sum_1_7_fu_622_p2__0_carry__5_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__5_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__5_n_7\,
      CYINIT => '0',
      DI(3) => \sum_1_7_fu_622_p2__0_carry__5_i_1_n_4\,
      DI(2) => \sum_1_7_fu_622_p2__0_carry__5_i_2_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__5_i_3_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__5_i_4_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(27 downto 24),
      S(3) => \sum_1_7_fu_622_p2__0_carry__5_i_5_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__5_i_6_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__5_i_7_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__5_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(26),
      I1 => tmp2_reg_917(26),
      I2 => tmp3_reg_922(26),
      O => \sum_1_7_fu_622_p2__0_carry__5_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(25),
      I1 => tmp2_reg_917(25),
      I2 => tmp3_reg_922(25),
      O => \sum_1_7_fu_622_p2__0_carry__5_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(24),
      I1 => tmp2_reg_917(24),
      I2 => tmp3_reg_922(24),
      O => \sum_1_7_fu_622_p2__0_carry__5_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(23),
      I1 => tmp2_reg_917(23),
      I2 => tmp3_reg_922(23),
      O => \sum_1_7_fu_622_p2__0_carry__5_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(27),
      I1 => tmp2_reg_917(27),
      I2 => tmp3_reg_922(27),
      I3 => \sum_1_7_fu_622_p2__0_carry__5_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__5_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(26),
      I1 => tmp2_reg_917(26),
      I2 => tmp3_reg_922(26),
      I3 => \sum_1_7_fu_622_p2__0_carry__5_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__5_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(25),
      I1 => tmp2_reg_917(25),
      I2 => tmp3_reg_922(25),
      I3 => \sum_1_7_fu_622_p2__0_carry__5_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__5_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(24),
      I1 => tmp2_reg_917(24),
      I2 => tmp3_reg_922(24),
      I3 => \sum_1_7_fu_622_p2__0_carry__5_i_4_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__5_i_8_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_7_fu_622_p2__0_carry__5_n_4\,
      CO(3) => \NLW_sum_1_7_fu_622_p2__0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sum_1_7_fu_622_p2__0_carry__6_n_5\,
      CO(1) => \sum_1_7_fu_622_p2__0_carry__6_n_6\,
      CO(0) => \sum_1_7_fu_622_p2__0_carry__6_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sum_1_7_fu_622_p2__0_carry__6_i_1_n_4\,
      DI(1) => \sum_1_7_fu_622_p2__0_carry__6_i_2_n_4\,
      DI(0) => \sum_1_7_fu_622_p2__0_carry__6_i_3_n_4\,
      O(3 downto 0) => sum_1_7_fu_622_p2(31 downto 28),
      S(3) => \sum_1_7_fu_622_p2__0_carry__6_i_4_n_4\,
      S(2) => \sum_1_7_fu_622_p2__0_carry__6_i_5_n_4\,
      S(1) => \sum_1_7_fu_622_p2__0_carry__6_i_6_n_4\,
      S(0) => \sum_1_7_fu_622_p2__0_carry__6_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(29),
      I1 => tmp2_reg_917(29),
      I2 => tmp3_reg_922(29),
      O => \sum_1_7_fu_622_p2__0_carry__6_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(28),
      I1 => tmp2_reg_917(28),
      I2 => tmp3_reg_922(28),
      O => \sum_1_7_fu_622_p2__0_carry__6_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(27),
      I1 => tmp2_reg_917(27),
      I2 => tmp3_reg_922(27),
      O => \sum_1_7_fu_622_p2__0_carry__6_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp3_reg_922(30),
      I1 => tmp2_reg_917(30),
      I2 => \^d_output_d0\(30),
      I3 => tmp2_reg_917(31),
      I4 => \^d_output_d0\(31),
      I5 => tmp3_reg_922(31),
      O => \sum_1_7_fu_622_p2__0_carry__6_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sum_1_7_fu_622_p2__0_carry__6_i_1_n_4\,
      I1 => tmp2_reg_917(30),
      I2 => \^d_output_d0\(30),
      I3 => tmp3_reg_922(30),
      O => \sum_1_7_fu_622_p2__0_carry__6_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(29),
      I1 => tmp2_reg_917(29),
      I2 => tmp3_reg_922(29),
      I3 => \sum_1_7_fu_622_p2__0_carry__6_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__6_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(28),
      I1 => tmp2_reg_917(28),
      I2 => tmp3_reg_922(28),
      I3 => \sum_1_7_fu_622_p2__0_carry__6_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry__6_i_7_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(2),
      I1 => tmp2_reg_917(2),
      I2 => tmp3_reg_922(2),
      O => \sum_1_7_fu_622_p2__0_carry_i_1_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(1),
      I1 => tmp2_reg_917(1),
      I2 => tmp3_reg_922(1),
      O => \sum_1_7_fu_622_p2__0_carry_i_2_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^d_output_d0\(0),
      I1 => tmp2_reg_917(0),
      I2 => tmp3_reg_922(0),
      O => \sum_1_7_fu_622_p2__0_carry_i_3_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(3),
      I1 => tmp2_reg_917(3),
      I2 => tmp3_reg_922(3),
      I3 => \sum_1_7_fu_622_p2__0_carry_i_1_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry_i_4_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(2),
      I1 => tmp2_reg_917(2),
      I2 => tmp3_reg_922(2),
      I3 => \sum_1_7_fu_622_p2__0_carry_i_2_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry_i_5_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d_output_d0\(1),
      I1 => tmp2_reg_917(1),
      I2 => tmp3_reg_922(1),
      I3 => \sum_1_7_fu_622_p2__0_carry_i_3_n_4\,
      O => \sum_1_7_fu_622_p2__0_carry_i_6_n_4\
    );
\sum_1_7_fu_622_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^d_output_d0\(0),
      I1 => tmp2_reg_917(0),
      I2 => tmp3_reg_922(0),
      O => \sum_1_7_fu_622_p2__0_carry_i_7_n_4\
    );
\sum_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(0),
      Q => sum_reg_673(0),
      R => '0'
    );
\sum_reg_673_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(10),
      Q => sum_reg_673(10),
      R => '0'
    );
\sum_reg_673_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(11),
      Q => sum_reg_673(11),
      R => '0'
    );
\sum_reg_673_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(12),
      Q => sum_reg_673(12),
      R => '0'
    );
\sum_reg_673_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(13),
      Q => sum_reg_673(13),
      R => '0'
    );
\sum_reg_673_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(14),
      Q => sum_reg_673(14),
      R => '0'
    );
\sum_reg_673_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(15),
      Q => sum_reg_673(15),
      R => '0'
    );
\sum_reg_673_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(16),
      Q => sum_reg_673(16),
      R => '0'
    );
\sum_reg_673_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(17),
      Q => sum_reg_673(17),
      R => '0'
    );
\sum_reg_673_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(18),
      Q => sum_reg_673(18),
      R => '0'
    );
\sum_reg_673_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(19),
      Q => sum_reg_673(19),
      R => '0'
    );
\sum_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(1),
      Q => sum_reg_673(1),
      R => '0'
    );
\sum_reg_673_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(20),
      Q => sum_reg_673(20),
      R => '0'
    );
\sum_reg_673_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(21),
      Q => sum_reg_673(21),
      R => '0'
    );
\sum_reg_673_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(22),
      Q => sum_reg_673(22),
      R => '0'
    );
\sum_reg_673_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(23),
      Q => sum_reg_673(23),
      R => '0'
    );
\sum_reg_673_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(24),
      Q => sum_reg_673(24),
      R => '0'
    );
\sum_reg_673_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(25),
      Q => sum_reg_673(25),
      R => '0'
    );
\sum_reg_673_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(26),
      Q => sum_reg_673(26),
      R => '0'
    );
\sum_reg_673_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(27),
      Q => sum_reg_673(27),
      R => '0'
    );
\sum_reg_673_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(28),
      Q => sum_reg_673(28),
      R => '0'
    );
\sum_reg_673_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(29),
      Q => sum_reg_673(29),
      R => '0'
    );
\sum_reg_673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(2),
      Q => sum_reg_673(2),
      R => '0'
    );
\sum_reg_673_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(30),
      Q => sum_reg_673(30),
      R => '0'
    );
\sum_reg_673_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(31),
      Q => sum_reg_673(31),
      R => '0'
    );
\sum_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(3),
      Q => sum_reg_673(3),
      R => '0'
    );
\sum_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(4),
      Q => sum_reg_673(4),
      R => '0'
    );
\sum_reg_673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(5),
      Q => sum_reg_673(5),
      R => '0'
    );
\sum_reg_673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(6),
      Q => sum_reg_673(6),
      R => '0'
    );
\sum_reg_673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(7),
      Q => sum_reg_673(7),
      R => '0'
    );
\sum_reg_673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(8),
      Q => sum_reg_673(8),
      R => '0'
    );
\sum_reg_673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => \kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg\(9),
      Q => sum_reg_673(9),
      R => '0'
    );
\tmp2_reg_917[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(11),
      I1 => tmp_6_3_reg_897(11),
      O => \tmp2_reg_917[11]_i_2_n_4\
    );
\tmp2_reg_917[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(10),
      I1 => tmp_6_3_reg_897(10),
      O => \tmp2_reg_917[11]_i_3_n_4\
    );
\tmp2_reg_917[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(9),
      I1 => tmp_6_3_reg_897(9),
      O => \tmp2_reg_917[11]_i_4_n_4\
    );
\tmp2_reg_917[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(8),
      I1 => tmp_6_3_reg_897(8),
      O => \tmp2_reg_917[11]_i_5_n_4\
    );
\tmp2_reg_917[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(15),
      I1 => tmp_6_3_reg_897(15),
      O => \tmp2_reg_917[15]_i_2_n_4\
    );
\tmp2_reg_917[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(14),
      I1 => tmp_6_3_reg_897(14),
      O => \tmp2_reg_917[15]_i_3_n_4\
    );
\tmp2_reg_917[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(13),
      I1 => tmp_6_3_reg_897(13),
      O => \tmp2_reg_917[15]_i_4_n_4\
    );
\tmp2_reg_917[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(12),
      I1 => tmp_6_3_reg_897(12),
      O => \tmp2_reg_917[15]_i_5_n_4\
    );
\tmp2_reg_917[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(19),
      I1 => tmp_6_3_reg_897(19),
      O => \tmp2_reg_917[19]_i_2_n_4\
    );
\tmp2_reg_917[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(18),
      I1 => tmp_6_3_reg_897(18),
      O => \tmp2_reg_917[19]_i_3_n_4\
    );
\tmp2_reg_917[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(17),
      I1 => tmp_6_3_reg_897(17),
      O => \tmp2_reg_917[19]_i_4_n_4\
    );
\tmp2_reg_917[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(16),
      I1 => tmp_6_3_reg_897(16),
      O => \tmp2_reg_917[19]_i_5_n_4\
    );
\tmp2_reg_917[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(23),
      I1 => tmp_6_3_reg_897(23),
      O => \tmp2_reg_917[23]_i_2_n_4\
    );
\tmp2_reg_917[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(22),
      I1 => tmp_6_3_reg_897(22),
      O => \tmp2_reg_917[23]_i_3_n_4\
    );
\tmp2_reg_917[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(21),
      I1 => tmp_6_3_reg_897(21),
      O => \tmp2_reg_917[23]_i_4_n_4\
    );
\tmp2_reg_917[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(20),
      I1 => tmp_6_3_reg_897(20),
      O => \tmp2_reg_917[23]_i_5_n_4\
    );
\tmp2_reg_917[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(27),
      I1 => tmp_6_3_reg_897(27),
      O => \tmp2_reg_917[27]_i_2_n_4\
    );
\tmp2_reg_917[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(26),
      I1 => tmp_6_3_reg_897(26),
      O => \tmp2_reg_917[27]_i_3_n_4\
    );
\tmp2_reg_917[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(25),
      I1 => tmp_6_3_reg_897(25),
      O => \tmp2_reg_917[27]_i_4_n_4\
    );
\tmp2_reg_917[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(24),
      I1 => tmp_6_3_reg_897(24),
      O => \tmp2_reg_917[27]_i_5_n_4\
    );
\tmp2_reg_917[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(31),
      I1 => tmp_6_3_reg_897(31),
      O => \tmp2_reg_917[31]_i_2_n_4\
    );
\tmp2_reg_917[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(30),
      I1 => tmp_6_3_reg_897(30),
      O => \tmp2_reg_917[31]_i_3_n_4\
    );
\tmp2_reg_917[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(29),
      I1 => tmp_6_3_reg_897(29),
      O => \tmp2_reg_917[31]_i_4_n_4\
    );
\tmp2_reg_917[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(28),
      I1 => tmp_6_3_reg_897(28),
      O => \tmp2_reg_917[31]_i_5_n_4\
    );
\tmp2_reg_917[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(3),
      I1 => tmp_6_3_reg_897(3),
      O => \tmp2_reg_917[3]_i_2_n_4\
    );
\tmp2_reg_917[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(2),
      I1 => tmp_6_3_reg_897(2),
      O => \tmp2_reg_917[3]_i_3_n_4\
    );
\tmp2_reg_917[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(1),
      I1 => tmp_6_3_reg_897(1),
      O => \tmp2_reg_917[3]_i_4_n_4\
    );
\tmp2_reg_917[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(0),
      I1 => tmp_6_3_reg_897(0),
      O => \tmp2_reg_917[3]_i_5_n_4\
    );
\tmp2_reg_917[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(7),
      I1 => tmp_6_3_reg_897(7),
      O => \tmp2_reg_917[7]_i_2_n_4\
    );
\tmp2_reg_917[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(6),
      I1 => tmp_6_3_reg_897(6),
      O => \tmp2_reg_917[7]_i_3_n_4\
    );
\tmp2_reg_917[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(5),
      I1 => tmp_6_3_reg_897(5),
      O => \tmp2_reg_917[7]_i_4_n_4\
    );
\tmp2_reg_917[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_2_reg_892(4),
      I1 => tmp_6_3_reg_897(4),
      O => \tmp2_reg_917[7]_i_5_n_4\
    );
\tmp2_reg_917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(0),
      Q => tmp2_reg_917(0),
      R => '0'
    );
\tmp2_reg_917_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(10),
      Q => tmp2_reg_917(10),
      R => '0'
    );
\tmp2_reg_917_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(11),
      Q => tmp2_reg_917(11),
      R => '0'
    );
\tmp2_reg_917_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[7]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[11]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[11]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[11]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(11 downto 8),
      O(3 downto 0) => tmp2_fu_605_p2(11 downto 8),
      S(3) => \tmp2_reg_917[11]_i_2_n_4\,
      S(2) => \tmp2_reg_917[11]_i_3_n_4\,
      S(1) => \tmp2_reg_917[11]_i_4_n_4\,
      S(0) => \tmp2_reg_917[11]_i_5_n_4\
    );
\tmp2_reg_917_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(12),
      Q => tmp2_reg_917(12),
      R => '0'
    );
\tmp2_reg_917_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(13),
      Q => tmp2_reg_917(13),
      R => '0'
    );
\tmp2_reg_917_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(14),
      Q => tmp2_reg_917(14),
      R => '0'
    );
\tmp2_reg_917_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(15),
      Q => tmp2_reg_917(15),
      R => '0'
    );
\tmp2_reg_917_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[11]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[15]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[15]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[15]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(15 downto 12),
      O(3 downto 0) => tmp2_fu_605_p2(15 downto 12),
      S(3) => \tmp2_reg_917[15]_i_2_n_4\,
      S(2) => \tmp2_reg_917[15]_i_3_n_4\,
      S(1) => \tmp2_reg_917[15]_i_4_n_4\,
      S(0) => \tmp2_reg_917[15]_i_5_n_4\
    );
\tmp2_reg_917_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(16),
      Q => tmp2_reg_917(16),
      R => '0'
    );
\tmp2_reg_917_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(17),
      Q => tmp2_reg_917(17),
      R => '0'
    );
\tmp2_reg_917_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(18),
      Q => tmp2_reg_917(18),
      R => '0'
    );
\tmp2_reg_917_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(19),
      Q => tmp2_reg_917(19),
      R => '0'
    );
\tmp2_reg_917_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[15]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[19]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[19]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[19]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(19 downto 16),
      O(3 downto 0) => tmp2_fu_605_p2(19 downto 16),
      S(3) => \tmp2_reg_917[19]_i_2_n_4\,
      S(2) => \tmp2_reg_917[19]_i_3_n_4\,
      S(1) => \tmp2_reg_917[19]_i_4_n_4\,
      S(0) => \tmp2_reg_917[19]_i_5_n_4\
    );
\tmp2_reg_917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(1),
      Q => tmp2_reg_917(1),
      R => '0'
    );
\tmp2_reg_917_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(20),
      Q => tmp2_reg_917(20),
      R => '0'
    );
\tmp2_reg_917_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(21),
      Q => tmp2_reg_917(21),
      R => '0'
    );
\tmp2_reg_917_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(22),
      Q => tmp2_reg_917(22),
      R => '0'
    );
\tmp2_reg_917_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(23),
      Q => tmp2_reg_917(23),
      R => '0'
    );
\tmp2_reg_917_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[19]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[23]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[23]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[23]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(23 downto 20),
      O(3 downto 0) => tmp2_fu_605_p2(23 downto 20),
      S(3) => \tmp2_reg_917[23]_i_2_n_4\,
      S(2) => \tmp2_reg_917[23]_i_3_n_4\,
      S(1) => \tmp2_reg_917[23]_i_4_n_4\,
      S(0) => \tmp2_reg_917[23]_i_5_n_4\
    );
\tmp2_reg_917_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(24),
      Q => tmp2_reg_917(24),
      R => '0'
    );
\tmp2_reg_917_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(25),
      Q => tmp2_reg_917(25),
      R => '0'
    );
\tmp2_reg_917_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(26),
      Q => tmp2_reg_917(26),
      R => '0'
    );
\tmp2_reg_917_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(27),
      Q => tmp2_reg_917(27),
      R => '0'
    );
\tmp2_reg_917_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[23]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[27]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[27]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[27]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(27 downto 24),
      O(3 downto 0) => tmp2_fu_605_p2(27 downto 24),
      S(3) => \tmp2_reg_917[27]_i_2_n_4\,
      S(2) => \tmp2_reg_917[27]_i_3_n_4\,
      S(1) => \tmp2_reg_917[27]_i_4_n_4\,
      S(0) => \tmp2_reg_917[27]_i_5_n_4\
    );
\tmp2_reg_917_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(28),
      Q => tmp2_reg_917(28),
      R => '0'
    );
\tmp2_reg_917_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(29),
      Q => tmp2_reg_917(29),
      R => '0'
    );
\tmp2_reg_917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(2),
      Q => tmp2_reg_917(2),
      R => '0'
    );
\tmp2_reg_917_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(30),
      Q => tmp2_reg_917(30),
      R => '0'
    );
\tmp2_reg_917_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(31),
      Q => tmp2_reg_917(31),
      R => '0'
    );
\tmp2_reg_917_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[27]_i_1_n_4\,
      CO(3) => \NLW_tmp2_reg_917_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp2_reg_917_reg[31]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[31]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_6_2_reg_892(30 downto 28),
      O(3 downto 0) => tmp2_fu_605_p2(31 downto 28),
      S(3) => \tmp2_reg_917[31]_i_2_n_4\,
      S(2) => \tmp2_reg_917[31]_i_3_n_4\,
      S(1) => \tmp2_reg_917[31]_i_4_n_4\,
      S(0) => \tmp2_reg_917[31]_i_5_n_4\
    );
\tmp2_reg_917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(3),
      Q => tmp2_reg_917(3),
      R => '0'
    );
\tmp2_reg_917_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp2_reg_917_reg[3]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[3]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[3]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(3 downto 0),
      O(3 downto 0) => tmp2_fu_605_p2(3 downto 0),
      S(3) => \tmp2_reg_917[3]_i_2_n_4\,
      S(2) => \tmp2_reg_917[3]_i_3_n_4\,
      S(1) => \tmp2_reg_917[3]_i_4_n_4\,
      S(0) => \tmp2_reg_917[3]_i_5_n_4\
    );
\tmp2_reg_917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(4),
      Q => tmp2_reg_917(4),
      R => '0'
    );
\tmp2_reg_917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(5),
      Q => tmp2_reg_917(5),
      R => '0'
    );
\tmp2_reg_917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(6),
      Q => tmp2_reg_917(6),
      R => '0'
    );
\tmp2_reg_917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(7),
      Q => tmp2_reg_917(7),
      R => '0'
    );
\tmp2_reg_917_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_917_reg[3]_i_1_n_4\,
      CO(3) => \tmp2_reg_917_reg[7]_i_1_n_4\,
      CO(2) => \tmp2_reg_917_reg[7]_i_1_n_5\,
      CO(1) => \tmp2_reg_917_reg[7]_i_1_n_6\,
      CO(0) => \tmp2_reg_917_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_2_reg_892(7 downto 4),
      O(3 downto 0) => tmp2_fu_605_p2(7 downto 4),
      S(3) => \tmp2_reg_917[7]_i_2_n_4\,
      S(2) => \tmp2_reg_917[7]_i_3_n_4\,
      S(1) => \tmp2_reg_917[7]_i_4_n_4\,
      S(0) => \tmp2_reg_917[7]_i_5_n_4\
    );
\tmp2_reg_917_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(8),
      Q => tmp2_reg_917(8),
      R => '0'
    );
\tmp2_reg_917_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp2_fu_605_p2(9),
      Q => tmp2_reg_917(9),
      R => '0'
    );
\tmp3_reg_922[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(10),
      I1 => tmp_6_4_reg_902(10),
      I2 => tmp5_reg_912(10),
      O => \tmp3_reg_922[11]_i_2_n_4\
    );
\tmp3_reg_922[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(9),
      I1 => tmp_6_4_reg_902(9),
      I2 => tmp5_reg_912(9),
      O => \tmp3_reg_922[11]_i_3_n_4\
    );
\tmp3_reg_922[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(8),
      I1 => tmp_6_4_reg_902(8),
      I2 => tmp5_reg_912(8),
      O => \tmp3_reg_922[11]_i_4_n_4\
    );
\tmp3_reg_922[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(7),
      I1 => tmp_6_4_reg_902(7),
      I2 => tmp5_reg_912(7),
      O => \tmp3_reg_922[11]_i_5_n_4\
    );
\tmp3_reg_922[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(11),
      I1 => tmp_6_4_reg_902(11),
      I2 => tmp5_reg_912(11),
      I3 => \tmp3_reg_922[11]_i_2_n_4\,
      O => \tmp3_reg_922[11]_i_6_n_4\
    );
\tmp3_reg_922[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(10),
      I1 => tmp_6_4_reg_902(10),
      I2 => tmp5_reg_912(10),
      I3 => \tmp3_reg_922[11]_i_3_n_4\,
      O => \tmp3_reg_922[11]_i_7_n_4\
    );
\tmp3_reg_922[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(9),
      I1 => tmp_6_4_reg_902(9),
      I2 => tmp5_reg_912(9),
      I3 => \tmp3_reg_922[11]_i_4_n_4\,
      O => \tmp3_reg_922[11]_i_8_n_4\
    );
\tmp3_reg_922[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(8),
      I1 => tmp_6_4_reg_902(8),
      I2 => tmp5_reg_912(8),
      I3 => \tmp3_reg_922[11]_i_5_n_4\,
      O => \tmp3_reg_922[11]_i_9_n_4\
    );
\tmp3_reg_922[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(14),
      I1 => tmp_6_4_reg_902(14),
      I2 => tmp5_reg_912(14),
      O => \tmp3_reg_922[15]_i_2_n_4\
    );
\tmp3_reg_922[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(13),
      I1 => tmp_6_4_reg_902(13),
      I2 => tmp5_reg_912(13),
      O => \tmp3_reg_922[15]_i_3_n_4\
    );
\tmp3_reg_922[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(12),
      I1 => tmp_6_4_reg_902(12),
      I2 => tmp5_reg_912(12),
      O => \tmp3_reg_922[15]_i_4_n_4\
    );
\tmp3_reg_922[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(11),
      I1 => tmp_6_4_reg_902(11),
      I2 => tmp5_reg_912(11),
      O => \tmp3_reg_922[15]_i_5_n_4\
    );
\tmp3_reg_922[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(15),
      I1 => tmp_6_4_reg_902(15),
      I2 => tmp5_reg_912(15),
      I3 => \tmp3_reg_922[15]_i_2_n_4\,
      O => \tmp3_reg_922[15]_i_6_n_4\
    );
\tmp3_reg_922[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(14),
      I1 => tmp_6_4_reg_902(14),
      I2 => tmp5_reg_912(14),
      I3 => \tmp3_reg_922[15]_i_3_n_4\,
      O => \tmp3_reg_922[15]_i_7_n_4\
    );
\tmp3_reg_922[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(13),
      I1 => tmp_6_4_reg_902(13),
      I2 => tmp5_reg_912(13),
      I3 => \tmp3_reg_922[15]_i_4_n_4\,
      O => \tmp3_reg_922[15]_i_8_n_4\
    );
\tmp3_reg_922[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(12),
      I1 => tmp_6_4_reg_902(12),
      I2 => tmp5_reg_912(12),
      I3 => \tmp3_reg_922[15]_i_5_n_4\,
      O => \tmp3_reg_922[15]_i_9_n_4\
    );
\tmp3_reg_922[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(18),
      I1 => tmp_6_4_reg_902(18),
      I2 => tmp5_reg_912(18),
      O => \tmp3_reg_922[19]_i_2_n_4\
    );
\tmp3_reg_922[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(17),
      I1 => tmp_6_4_reg_902(17),
      I2 => tmp5_reg_912(17),
      O => \tmp3_reg_922[19]_i_3_n_4\
    );
\tmp3_reg_922[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(16),
      I1 => tmp_6_4_reg_902(16),
      I2 => tmp5_reg_912(16),
      O => \tmp3_reg_922[19]_i_4_n_4\
    );
\tmp3_reg_922[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(15),
      I1 => tmp_6_4_reg_902(15),
      I2 => tmp5_reg_912(15),
      O => \tmp3_reg_922[19]_i_5_n_4\
    );
\tmp3_reg_922[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(19),
      I1 => tmp_6_4_reg_902(19),
      I2 => tmp5_reg_912(19),
      I3 => \tmp3_reg_922[19]_i_2_n_4\,
      O => \tmp3_reg_922[19]_i_6_n_4\
    );
\tmp3_reg_922[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(18),
      I1 => tmp_6_4_reg_902(18),
      I2 => tmp5_reg_912(18),
      I3 => \tmp3_reg_922[19]_i_3_n_4\,
      O => \tmp3_reg_922[19]_i_7_n_4\
    );
\tmp3_reg_922[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(17),
      I1 => tmp_6_4_reg_902(17),
      I2 => tmp5_reg_912(17),
      I3 => \tmp3_reg_922[19]_i_4_n_4\,
      O => \tmp3_reg_922[19]_i_8_n_4\
    );
\tmp3_reg_922[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(16),
      I1 => tmp_6_4_reg_902(16),
      I2 => tmp5_reg_912(16),
      I3 => \tmp3_reg_922[19]_i_5_n_4\,
      O => \tmp3_reg_922[19]_i_9_n_4\
    );
\tmp3_reg_922[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(22),
      I1 => tmp_6_4_reg_902(22),
      I2 => tmp5_reg_912(22),
      O => \tmp3_reg_922[23]_i_2_n_4\
    );
\tmp3_reg_922[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(21),
      I1 => tmp_6_4_reg_902(21),
      I2 => tmp5_reg_912(21),
      O => \tmp3_reg_922[23]_i_3_n_4\
    );
\tmp3_reg_922[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(20),
      I1 => tmp_6_4_reg_902(20),
      I2 => tmp5_reg_912(20),
      O => \tmp3_reg_922[23]_i_4_n_4\
    );
\tmp3_reg_922[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(19),
      I1 => tmp_6_4_reg_902(19),
      I2 => tmp5_reg_912(19),
      O => \tmp3_reg_922[23]_i_5_n_4\
    );
\tmp3_reg_922[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(23),
      I1 => tmp_6_4_reg_902(23),
      I2 => tmp5_reg_912(23),
      I3 => \tmp3_reg_922[23]_i_2_n_4\,
      O => \tmp3_reg_922[23]_i_6_n_4\
    );
\tmp3_reg_922[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(22),
      I1 => tmp_6_4_reg_902(22),
      I2 => tmp5_reg_912(22),
      I3 => \tmp3_reg_922[23]_i_3_n_4\,
      O => \tmp3_reg_922[23]_i_7_n_4\
    );
\tmp3_reg_922[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(21),
      I1 => tmp_6_4_reg_902(21),
      I2 => tmp5_reg_912(21),
      I3 => \tmp3_reg_922[23]_i_4_n_4\,
      O => \tmp3_reg_922[23]_i_8_n_4\
    );
\tmp3_reg_922[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(20),
      I1 => tmp_6_4_reg_902(20),
      I2 => tmp5_reg_912(20),
      I3 => \tmp3_reg_922[23]_i_5_n_4\,
      O => \tmp3_reg_922[23]_i_9_n_4\
    );
\tmp3_reg_922[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(26),
      I1 => tmp_6_4_reg_902(26),
      I2 => tmp5_reg_912(26),
      O => \tmp3_reg_922[27]_i_2_n_4\
    );
\tmp3_reg_922[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(25),
      I1 => tmp_6_4_reg_902(25),
      I2 => tmp5_reg_912(25),
      O => \tmp3_reg_922[27]_i_3_n_4\
    );
\tmp3_reg_922[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(24),
      I1 => tmp_6_4_reg_902(24),
      I2 => tmp5_reg_912(24),
      O => \tmp3_reg_922[27]_i_4_n_4\
    );
\tmp3_reg_922[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(23),
      I1 => tmp_6_4_reg_902(23),
      I2 => tmp5_reg_912(23),
      O => \tmp3_reg_922[27]_i_5_n_4\
    );
\tmp3_reg_922[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(27),
      I1 => tmp_6_4_reg_902(27),
      I2 => tmp5_reg_912(27),
      I3 => \tmp3_reg_922[27]_i_2_n_4\,
      O => \tmp3_reg_922[27]_i_6_n_4\
    );
\tmp3_reg_922[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(26),
      I1 => tmp_6_4_reg_902(26),
      I2 => tmp5_reg_912(26),
      I3 => \tmp3_reg_922[27]_i_3_n_4\,
      O => \tmp3_reg_922[27]_i_7_n_4\
    );
\tmp3_reg_922[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(25),
      I1 => tmp_6_4_reg_902(25),
      I2 => tmp5_reg_912(25),
      I3 => \tmp3_reg_922[27]_i_4_n_4\,
      O => \tmp3_reg_922[27]_i_8_n_4\
    );
\tmp3_reg_922[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(24),
      I1 => tmp_6_4_reg_902(24),
      I2 => tmp5_reg_912(24),
      I3 => \tmp3_reg_922[27]_i_5_n_4\,
      O => \tmp3_reg_922[27]_i_9_n_4\
    );
\tmp3_reg_922[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(29),
      I1 => tmp_6_4_reg_902(29),
      I2 => tmp5_reg_912(29),
      O => \tmp3_reg_922[31]_i_2_n_4\
    );
\tmp3_reg_922[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(28),
      I1 => tmp_6_4_reg_902(28),
      I2 => tmp5_reg_912(28),
      O => \tmp3_reg_922[31]_i_3_n_4\
    );
\tmp3_reg_922[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(27),
      I1 => tmp_6_4_reg_902(27),
      I2 => tmp5_reg_912(27),
      O => \tmp3_reg_922[31]_i_4_n_4\
    );
\tmp3_reg_922[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp5_reg_912(30),
      I1 => tmp_6_4_reg_902(30),
      I2 => tmp_6_5_reg_907(30),
      I3 => tmp_6_4_reg_902(31),
      I4 => tmp_6_5_reg_907(31),
      I5 => tmp5_reg_912(31),
      O => \tmp3_reg_922[31]_i_5_n_4\
    );
\tmp3_reg_922[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp3_reg_922[31]_i_2_n_4\,
      I1 => tmp_6_4_reg_902(30),
      I2 => tmp_6_5_reg_907(30),
      I3 => tmp5_reg_912(30),
      O => \tmp3_reg_922[31]_i_6_n_4\
    );
\tmp3_reg_922[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(29),
      I1 => tmp_6_4_reg_902(29),
      I2 => tmp5_reg_912(29),
      I3 => \tmp3_reg_922[31]_i_3_n_4\,
      O => \tmp3_reg_922[31]_i_7_n_4\
    );
\tmp3_reg_922[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(28),
      I1 => tmp_6_4_reg_902(28),
      I2 => tmp5_reg_912(28),
      I3 => \tmp3_reg_922[31]_i_4_n_4\,
      O => \tmp3_reg_922[31]_i_8_n_4\
    );
\tmp3_reg_922[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(2),
      I1 => tmp_6_4_reg_902(2),
      I2 => tmp5_reg_912(2),
      O => \tmp3_reg_922[3]_i_2_n_4\
    );
\tmp3_reg_922[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(1),
      I1 => tmp_6_4_reg_902(1),
      I2 => tmp5_reg_912(1),
      O => \tmp3_reg_922[3]_i_3_n_4\
    );
\tmp3_reg_922[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(0),
      I1 => tmp_6_4_reg_902(0),
      I2 => tmp5_reg_912(0),
      O => \tmp3_reg_922[3]_i_4_n_4\
    );
\tmp3_reg_922[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(3),
      I1 => tmp_6_4_reg_902(3),
      I2 => tmp5_reg_912(3),
      I3 => \tmp3_reg_922[3]_i_2_n_4\,
      O => \tmp3_reg_922[3]_i_5_n_4\
    );
\tmp3_reg_922[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(2),
      I1 => tmp_6_4_reg_902(2),
      I2 => tmp5_reg_912(2),
      I3 => \tmp3_reg_922[3]_i_3_n_4\,
      O => \tmp3_reg_922[3]_i_6_n_4\
    );
\tmp3_reg_922[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(1),
      I1 => tmp_6_4_reg_902(1),
      I2 => tmp5_reg_912(1),
      I3 => \tmp3_reg_922[3]_i_4_n_4\,
      O => \tmp3_reg_922[3]_i_7_n_4\
    );
\tmp3_reg_922[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_6_5_reg_907(0),
      I1 => tmp_6_4_reg_902(0),
      I2 => tmp5_reg_912(0),
      O => \tmp3_reg_922[3]_i_8_n_4\
    );
\tmp3_reg_922[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(6),
      I1 => tmp_6_4_reg_902(6),
      I2 => tmp5_reg_912(6),
      O => \tmp3_reg_922[7]_i_2_n_4\
    );
\tmp3_reg_922[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(5),
      I1 => tmp_6_4_reg_902(5),
      I2 => tmp5_reg_912(5),
      O => \tmp3_reg_922[7]_i_3_n_4\
    );
\tmp3_reg_922[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(4),
      I1 => tmp_6_4_reg_902(4),
      I2 => tmp5_reg_912(4),
      O => \tmp3_reg_922[7]_i_4_n_4\
    );
\tmp3_reg_922[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_6_5_reg_907(3),
      I1 => tmp_6_4_reg_902(3),
      I2 => tmp5_reg_912(3),
      O => \tmp3_reg_922[7]_i_5_n_4\
    );
\tmp3_reg_922[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(7),
      I1 => tmp_6_4_reg_902(7),
      I2 => tmp5_reg_912(7),
      I3 => \tmp3_reg_922[7]_i_2_n_4\,
      O => \tmp3_reg_922[7]_i_6_n_4\
    );
\tmp3_reg_922[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(6),
      I1 => tmp_6_4_reg_902(6),
      I2 => tmp5_reg_912(6),
      I3 => \tmp3_reg_922[7]_i_3_n_4\,
      O => \tmp3_reg_922[7]_i_7_n_4\
    );
\tmp3_reg_922[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(5),
      I1 => tmp_6_4_reg_902(5),
      I2 => tmp5_reg_912(5),
      I3 => \tmp3_reg_922[7]_i_4_n_4\,
      O => \tmp3_reg_922[7]_i_8_n_4\
    );
\tmp3_reg_922[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_6_5_reg_907(4),
      I1 => tmp_6_4_reg_902(4),
      I2 => tmp5_reg_912(4),
      I3 => \tmp3_reg_922[7]_i_5_n_4\,
      O => \tmp3_reg_922[7]_i_9_n_4\
    );
\tmp3_reg_922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(0),
      Q => tmp3_reg_922(0),
      R => '0'
    );
\tmp3_reg_922_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(10),
      Q => tmp3_reg_922(10),
      R => '0'
    );
\tmp3_reg_922_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(11),
      Q => tmp3_reg_922(11),
      R => '0'
    );
\tmp3_reg_922_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[7]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[11]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[11]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[11]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[11]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[11]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[11]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[11]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(11 downto 8),
      S(3) => \tmp3_reg_922[11]_i_6_n_4\,
      S(2) => \tmp3_reg_922[11]_i_7_n_4\,
      S(1) => \tmp3_reg_922[11]_i_8_n_4\,
      S(0) => \tmp3_reg_922[11]_i_9_n_4\
    );
\tmp3_reg_922_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(12),
      Q => tmp3_reg_922(12),
      R => '0'
    );
\tmp3_reg_922_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(13),
      Q => tmp3_reg_922(13),
      R => '0'
    );
\tmp3_reg_922_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(14),
      Q => tmp3_reg_922(14),
      R => '0'
    );
\tmp3_reg_922_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(15),
      Q => tmp3_reg_922(15),
      R => '0'
    );
\tmp3_reg_922_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[11]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[15]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[15]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[15]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[15]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[15]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[15]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[15]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(15 downto 12),
      S(3) => \tmp3_reg_922[15]_i_6_n_4\,
      S(2) => \tmp3_reg_922[15]_i_7_n_4\,
      S(1) => \tmp3_reg_922[15]_i_8_n_4\,
      S(0) => \tmp3_reg_922[15]_i_9_n_4\
    );
\tmp3_reg_922_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(16),
      Q => tmp3_reg_922(16),
      R => '0'
    );
\tmp3_reg_922_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(17),
      Q => tmp3_reg_922(17),
      R => '0'
    );
\tmp3_reg_922_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(18),
      Q => tmp3_reg_922(18),
      R => '0'
    );
\tmp3_reg_922_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(19),
      Q => tmp3_reg_922(19),
      R => '0'
    );
\tmp3_reg_922_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[15]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[19]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[19]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[19]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[19]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[19]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[19]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[19]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(19 downto 16),
      S(3) => \tmp3_reg_922[19]_i_6_n_4\,
      S(2) => \tmp3_reg_922[19]_i_7_n_4\,
      S(1) => \tmp3_reg_922[19]_i_8_n_4\,
      S(0) => \tmp3_reg_922[19]_i_9_n_4\
    );
\tmp3_reg_922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(1),
      Q => tmp3_reg_922(1),
      R => '0'
    );
\tmp3_reg_922_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(20),
      Q => tmp3_reg_922(20),
      R => '0'
    );
\tmp3_reg_922_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(21),
      Q => tmp3_reg_922(21),
      R => '0'
    );
\tmp3_reg_922_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(22),
      Q => tmp3_reg_922(22),
      R => '0'
    );
\tmp3_reg_922_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(23),
      Q => tmp3_reg_922(23),
      R => '0'
    );
\tmp3_reg_922_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[19]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[23]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[23]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[23]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[23]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[23]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[23]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[23]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(23 downto 20),
      S(3) => \tmp3_reg_922[23]_i_6_n_4\,
      S(2) => \tmp3_reg_922[23]_i_7_n_4\,
      S(1) => \tmp3_reg_922[23]_i_8_n_4\,
      S(0) => \tmp3_reg_922[23]_i_9_n_4\
    );
\tmp3_reg_922_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(24),
      Q => tmp3_reg_922(24),
      R => '0'
    );
\tmp3_reg_922_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(25),
      Q => tmp3_reg_922(25),
      R => '0'
    );
\tmp3_reg_922_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(26),
      Q => tmp3_reg_922(26),
      R => '0'
    );
\tmp3_reg_922_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(27),
      Q => tmp3_reg_922(27),
      R => '0'
    );
\tmp3_reg_922_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[23]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[27]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[27]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[27]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[27]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[27]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[27]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[27]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(27 downto 24),
      S(3) => \tmp3_reg_922[27]_i_6_n_4\,
      S(2) => \tmp3_reg_922[27]_i_7_n_4\,
      S(1) => \tmp3_reg_922[27]_i_8_n_4\,
      S(0) => \tmp3_reg_922[27]_i_9_n_4\
    );
\tmp3_reg_922_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(28),
      Q => tmp3_reg_922(28),
      R => '0'
    );
\tmp3_reg_922_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(29),
      Q => tmp3_reg_922(29),
      R => '0'
    );
\tmp3_reg_922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(2),
      Q => tmp3_reg_922(2),
      R => '0'
    );
\tmp3_reg_922_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(30),
      Q => tmp3_reg_922(30),
      R => '0'
    );
\tmp3_reg_922_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(31),
      Q => tmp3_reg_922(31),
      R => '0'
    );
\tmp3_reg_922_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[27]_i_1_n_4\,
      CO(3) => \NLW_tmp3_reg_922_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp3_reg_922_reg[31]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[31]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp3_reg_922[31]_i_2_n_4\,
      DI(1) => \tmp3_reg_922[31]_i_3_n_4\,
      DI(0) => \tmp3_reg_922[31]_i_4_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(31 downto 28),
      S(3) => \tmp3_reg_922[31]_i_5_n_4\,
      S(2) => \tmp3_reg_922[31]_i_6_n_4\,
      S(1) => \tmp3_reg_922[31]_i_7_n_4\,
      S(0) => \tmp3_reg_922[31]_i_8_n_4\
    );
\tmp3_reg_922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(3),
      Q => tmp3_reg_922(3),
      R => '0'
    );
\tmp3_reg_922_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_922_reg[3]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[3]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[3]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[3]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[3]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[3]_i_4_n_4\,
      DI(0) => '0',
      O(3 downto 0) => tmp3_fu_613_p2(3 downto 0),
      S(3) => \tmp3_reg_922[3]_i_5_n_4\,
      S(2) => \tmp3_reg_922[3]_i_6_n_4\,
      S(1) => \tmp3_reg_922[3]_i_7_n_4\,
      S(0) => \tmp3_reg_922[3]_i_8_n_4\
    );
\tmp3_reg_922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(4),
      Q => tmp3_reg_922(4),
      R => '0'
    );
\tmp3_reg_922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(5),
      Q => tmp3_reg_922(5),
      R => '0'
    );
\tmp3_reg_922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(6),
      Q => tmp3_reg_922(6),
      R => '0'
    );
\tmp3_reg_922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(7),
      Q => tmp3_reg_922(7),
      R => '0'
    );
\tmp3_reg_922_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_922_reg[3]_i_1_n_4\,
      CO(3) => \tmp3_reg_922_reg[7]_i_1_n_4\,
      CO(2) => \tmp3_reg_922_reg[7]_i_1_n_5\,
      CO(1) => \tmp3_reg_922_reg[7]_i_1_n_6\,
      CO(0) => \tmp3_reg_922_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_922[7]_i_2_n_4\,
      DI(2) => \tmp3_reg_922[7]_i_3_n_4\,
      DI(1) => \tmp3_reg_922[7]_i_4_n_4\,
      DI(0) => \tmp3_reg_922[7]_i_5_n_4\,
      O(3 downto 0) => tmp3_fu_613_p2(7 downto 4),
      S(3) => \tmp3_reg_922[7]_i_6_n_4\,
      S(2) => \tmp3_reg_922[7]_i_7_n_4\,
      S(1) => \tmp3_reg_922[7]_i_8_n_4\,
      S(0) => \tmp3_reg_922[7]_i_9_n_4\
    );
\tmp3_reg_922_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(8),
      Q => tmp3_reg_922(8),
      R => '0'
    );
\tmp3_reg_922_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => tmp3_fu_613_p2(9),
      Q => tmp3_reg_922(9),
      R => '0'
    );
\tmp5_reg_912[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(11),
      I1 => tmp_6_7_reg_887(11),
      O => \tmp5_reg_912[11]_i_2_n_4\
    );
\tmp5_reg_912[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(10),
      I1 => tmp_6_7_reg_887(10),
      O => \tmp5_reg_912[11]_i_3_n_4\
    );
\tmp5_reg_912[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(9),
      I1 => tmp_6_7_reg_887(9),
      O => \tmp5_reg_912[11]_i_4_n_4\
    );
\tmp5_reg_912[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(8),
      I1 => tmp_6_7_reg_887(8),
      O => \tmp5_reg_912[11]_i_5_n_4\
    );
\tmp5_reg_912[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(15),
      I1 => tmp_6_7_reg_887(15),
      O => \tmp5_reg_912[15]_i_2_n_4\
    );
\tmp5_reg_912[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(14),
      I1 => tmp_6_7_reg_887(14),
      O => \tmp5_reg_912[15]_i_3_n_4\
    );
\tmp5_reg_912[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(13),
      I1 => tmp_6_7_reg_887(13),
      O => \tmp5_reg_912[15]_i_4_n_4\
    );
\tmp5_reg_912[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(12),
      I1 => tmp_6_7_reg_887(12),
      O => \tmp5_reg_912[15]_i_5_n_4\
    );
\tmp5_reg_912[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(19),
      I1 => tmp_6_7_reg_887(19),
      O => \tmp5_reg_912[19]_i_2_n_4\
    );
\tmp5_reg_912[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(18),
      I1 => tmp_6_7_reg_887(18),
      O => \tmp5_reg_912[19]_i_3_n_4\
    );
\tmp5_reg_912[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(17),
      I1 => tmp_6_7_reg_887(17),
      O => \tmp5_reg_912[19]_i_4_n_4\
    );
\tmp5_reg_912[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(16),
      I1 => tmp_6_7_reg_887(16),
      O => \tmp5_reg_912[19]_i_5_n_4\
    );
\tmp5_reg_912[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(23),
      I1 => tmp_6_7_reg_887(23),
      O => \tmp5_reg_912[23]_i_2_n_4\
    );
\tmp5_reg_912[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(22),
      I1 => tmp_6_7_reg_887(22),
      O => \tmp5_reg_912[23]_i_3_n_4\
    );
\tmp5_reg_912[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(21),
      I1 => tmp_6_7_reg_887(21),
      O => \tmp5_reg_912[23]_i_4_n_4\
    );
\tmp5_reg_912[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(20),
      I1 => tmp_6_7_reg_887(20),
      O => \tmp5_reg_912[23]_i_5_n_4\
    );
\tmp5_reg_912[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(27),
      I1 => tmp_6_7_reg_887(27),
      O => \tmp5_reg_912[27]_i_2_n_4\
    );
\tmp5_reg_912[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(26),
      I1 => tmp_6_7_reg_887(26),
      O => \tmp5_reg_912[27]_i_3_n_4\
    );
\tmp5_reg_912[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(25),
      I1 => tmp_6_7_reg_887(25),
      O => \tmp5_reg_912[27]_i_4_n_4\
    );
\tmp5_reg_912[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(24),
      I1 => tmp_6_7_reg_887(24),
      O => \tmp5_reg_912[27]_i_5_n_4\
    );
\tmp5_reg_912[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(31),
      I1 => tmp_6_7_reg_887(31),
      O => \tmp5_reg_912[31]_i_2_n_4\
    );
\tmp5_reg_912[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(30),
      I1 => tmp_6_7_reg_887(30),
      O => \tmp5_reg_912[31]_i_3_n_4\
    );
\tmp5_reg_912[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(29),
      I1 => tmp_6_7_reg_887(29),
      O => \tmp5_reg_912[31]_i_4_n_4\
    );
\tmp5_reg_912[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(28),
      I1 => tmp_6_7_reg_887(28),
      O => \tmp5_reg_912[31]_i_5_n_4\
    );
\tmp5_reg_912[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(3),
      I1 => tmp_6_7_reg_887(3),
      O => \tmp5_reg_912[3]_i_2_n_4\
    );
\tmp5_reg_912[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(2),
      I1 => tmp_6_7_reg_887(2),
      O => \tmp5_reg_912[3]_i_3_n_4\
    );
\tmp5_reg_912[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(1),
      I1 => tmp_6_7_reg_887(1),
      O => \tmp5_reg_912[3]_i_4_n_4\
    );
\tmp5_reg_912[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(0),
      I1 => tmp_6_7_reg_887(0),
      O => \tmp5_reg_912[3]_i_5_n_4\
    );
\tmp5_reg_912[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(7),
      I1 => tmp_6_7_reg_887(7),
      O => \tmp5_reg_912[7]_i_2_n_4\
    );
\tmp5_reg_912[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(6),
      I1 => tmp_6_7_reg_887(6),
      O => \tmp5_reg_912[7]_i_3_n_4\
    );
\tmp5_reg_912[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(5),
      I1 => tmp_6_7_reg_887(5),
      O => \tmp5_reg_912[7]_i_4_n_4\
    );
\tmp5_reg_912[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_6_6_reg_882(4),
      I1 => tmp_6_7_reg_887(4),
      O => \tmp5_reg_912[7]_i_5_n_4\
    );
\tmp5_reg_912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(0),
      Q => tmp5_reg_912(0),
      R => '0'
    );
\tmp5_reg_912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(10),
      Q => tmp5_reg_912(10),
      R => '0'
    );
\tmp5_reg_912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(11),
      Q => tmp5_reg_912(11),
      R => '0'
    );
\tmp5_reg_912_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[7]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[11]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[11]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[11]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(11 downto 8),
      O(3 downto 0) => tmp5_fu_601_p2(11 downto 8),
      S(3) => \tmp5_reg_912[11]_i_2_n_4\,
      S(2) => \tmp5_reg_912[11]_i_3_n_4\,
      S(1) => \tmp5_reg_912[11]_i_4_n_4\,
      S(0) => \tmp5_reg_912[11]_i_5_n_4\
    );
\tmp5_reg_912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(12),
      Q => tmp5_reg_912(12),
      R => '0'
    );
\tmp5_reg_912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(13),
      Q => tmp5_reg_912(13),
      R => '0'
    );
\tmp5_reg_912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(14),
      Q => tmp5_reg_912(14),
      R => '0'
    );
\tmp5_reg_912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(15),
      Q => tmp5_reg_912(15),
      R => '0'
    );
\tmp5_reg_912_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[11]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[15]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[15]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[15]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(15 downto 12),
      O(3 downto 0) => tmp5_fu_601_p2(15 downto 12),
      S(3) => \tmp5_reg_912[15]_i_2_n_4\,
      S(2) => \tmp5_reg_912[15]_i_3_n_4\,
      S(1) => \tmp5_reg_912[15]_i_4_n_4\,
      S(0) => \tmp5_reg_912[15]_i_5_n_4\
    );
\tmp5_reg_912_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(16),
      Q => tmp5_reg_912(16),
      R => '0'
    );
\tmp5_reg_912_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(17),
      Q => tmp5_reg_912(17),
      R => '0'
    );
\tmp5_reg_912_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(18),
      Q => tmp5_reg_912(18),
      R => '0'
    );
\tmp5_reg_912_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(19),
      Q => tmp5_reg_912(19),
      R => '0'
    );
\tmp5_reg_912_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[15]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[19]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[19]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[19]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(19 downto 16),
      O(3 downto 0) => tmp5_fu_601_p2(19 downto 16),
      S(3) => \tmp5_reg_912[19]_i_2_n_4\,
      S(2) => \tmp5_reg_912[19]_i_3_n_4\,
      S(1) => \tmp5_reg_912[19]_i_4_n_4\,
      S(0) => \tmp5_reg_912[19]_i_5_n_4\
    );
\tmp5_reg_912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(1),
      Q => tmp5_reg_912(1),
      R => '0'
    );
\tmp5_reg_912_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(20),
      Q => tmp5_reg_912(20),
      R => '0'
    );
\tmp5_reg_912_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(21),
      Q => tmp5_reg_912(21),
      R => '0'
    );
\tmp5_reg_912_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(22),
      Q => tmp5_reg_912(22),
      R => '0'
    );
\tmp5_reg_912_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(23),
      Q => tmp5_reg_912(23),
      R => '0'
    );
\tmp5_reg_912_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[19]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[23]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[23]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[23]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(23 downto 20),
      O(3 downto 0) => tmp5_fu_601_p2(23 downto 20),
      S(3) => \tmp5_reg_912[23]_i_2_n_4\,
      S(2) => \tmp5_reg_912[23]_i_3_n_4\,
      S(1) => \tmp5_reg_912[23]_i_4_n_4\,
      S(0) => \tmp5_reg_912[23]_i_5_n_4\
    );
\tmp5_reg_912_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(24),
      Q => tmp5_reg_912(24),
      R => '0'
    );
\tmp5_reg_912_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(25),
      Q => tmp5_reg_912(25),
      R => '0'
    );
\tmp5_reg_912_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(26),
      Q => tmp5_reg_912(26),
      R => '0'
    );
\tmp5_reg_912_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(27),
      Q => tmp5_reg_912(27),
      R => '0'
    );
\tmp5_reg_912_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[23]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[27]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[27]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[27]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(27 downto 24),
      O(3 downto 0) => tmp5_fu_601_p2(27 downto 24),
      S(3) => \tmp5_reg_912[27]_i_2_n_4\,
      S(2) => \tmp5_reg_912[27]_i_3_n_4\,
      S(1) => \tmp5_reg_912[27]_i_4_n_4\,
      S(0) => \tmp5_reg_912[27]_i_5_n_4\
    );
\tmp5_reg_912_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(28),
      Q => tmp5_reg_912(28),
      R => '0'
    );
\tmp5_reg_912_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(29),
      Q => tmp5_reg_912(29),
      R => '0'
    );
\tmp5_reg_912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(2),
      Q => tmp5_reg_912(2),
      R => '0'
    );
\tmp5_reg_912_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(30),
      Q => tmp5_reg_912(30),
      R => '0'
    );
\tmp5_reg_912_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(31),
      Q => tmp5_reg_912(31),
      R => '0'
    );
\tmp5_reg_912_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[27]_i_1_n_4\,
      CO(3) => \NLW_tmp5_reg_912_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp5_reg_912_reg[31]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[31]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_6_6_reg_882(30 downto 28),
      O(3 downto 0) => tmp5_fu_601_p2(31 downto 28),
      S(3) => \tmp5_reg_912[31]_i_2_n_4\,
      S(2) => \tmp5_reg_912[31]_i_3_n_4\,
      S(1) => \tmp5_reg_912[31]_i_4_n_4\,
      S(0) => \tmp5_reg_912[31]_i_5_n_4\
    );
\tmp5_reg_912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(3),
      Q => tmp5_reg_912(3),
      R => '0'
    );
\tmp5_reg_912_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_reg_912_reg[3]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[3]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[3]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(3 downto 0),
      O(3 downto 0) => tmp5_fu_601_p2(3 downto 0),
      S(3) => \tmp5_reg_912[3]_i_2_n_4\,
      S(2) => \tmp5_reg_912[3]_i_3_n_4\,
      S(1) => \tmp5_reg_912[3]_i_4_n_4\,
      S(0) => \tmp5_reg_912[3]_i_5_n_4\
    );
\tmp5_reg_912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(4),
      Q => tmp5_reg_912(4),
      R => '0'
    );
\tmp5_reg_912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(5),
      Q => tmp5_reg_912(5),
      R => '0'
    );
\tmp5_reg_912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(6),
      Q => tmp5_reg_912(6),
      R => '0'
    );
\tmp5_reg_912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(7),
      Q => tmp5_reg_912(7),
      R => '0'
    );
\tmp5_reg_912_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_reg_912_reg[3]_i_1_n_4\,
      CO(3) => \tmp5_reg_912_reg[7]_i_1_n_4\,
      CO(2) => \tmp5_reg_912_reg[7]_i_1_n_5\,
      CO(1) => \tmp5_reg_912_reg[7]_i_1_n_6\,
      CO(0) => \tmp5_reg_912_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_6_6_reg_882(7 downto 4),
      O(3 downto 0) => tmp5_fu_601_p2(7 downto 4),
      S(3) => \tmp5_reg_912[7]_i_2_n_4\,
      S(2) => \tmp5_reg_912[7]_i_3_n_4\,
      S(1) => \tmp5_reg_912[7]_i_4_n_4\,
      S(0) => \tmp5_reg_912[7]_i_5_n_4\
    );
\tmp5_reg_912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(8),
      Q => tmp5_reg_912(8),
      R => '0'
    );
\tmp5_reg_912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => tmp5_fu_601_p2(9),
      Q => tmp5_reg_912(9),
      R => '0'
    );
\tmp_0_load_reg_748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(0),
      Q => tmp_0_load_reg_748(0),
      R => '0'
    );
\tmp_0_load_reg_748_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(10),
      Q => tmp_0_load_reg_748(10),
      R => '0'
    );
\tmp_0_load_reg_748_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(11),
      Q => tmp_0_load_reg_748(11),
      R => '0'
    );
\tmp_0_load_reg_748_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(12),
      Q => tmp_0_load_reg_748(12),
      R => '0'
    );
\tmp_0_load_reg_748_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(13),
      Q => tmp_0_load_reg_748(13),
      R => '0'
    );
\tmp_0_load_reg_748_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(14),
      Q => tmp_0_load_reg_748(14),
      R => '0'
    );
\tmp_0_load_reg_748_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(15),
      Q => tmp_0_load_reg_748(15),
      R => '0'
    );
\tmp_0_load_reg_748_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(16),
      Q => tmp_0_load_reg_748(16),
      R => '0'
    );
\tmp_0_load_reg_748_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(17),
      Q => tmp_0_load_reg_748(17),
      R => '0'
    );
\tmp_0_load_reg_748_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(18),
      Q => tmp_0_load_reg_748(18),
      R => '0'
    );
\tmp_0_load_reg_748_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(19),
      Q => tmp_0_load_reg_748(19),
      R => '0'
    );
\tmp_0_load_reg_748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(1),
      Q => tmp_0_load_reg_748(1),
      R => '0'
    );
\tmp_0_load_reg_748_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(20),
      Q => tmp_0_load_reg_748(20),
      R => '0'
    );
\tmp_0_load_reg_748_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(21),
      Q => tmp_0_load_reg_748(21),
      R => '0'
    );
\tmp_0_load_reg_748_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(22),
      Q => tmp_0_load_reg_748(22),
      R => '0'
    );
\tmp_0_load_reg_748_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(23),
      Q => tmp_0_load_reg_748(23),
      R => '0'
    );
\tmp_0_load_reg_748_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(24),
      Q => tmp_0_load_reg_748(24),
      R => '0'
    );
\tmp_0_load_reg_748_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(25),
      Q => tmp_0_load_reg_748(25),
      R => '0'
    );
\tmp_0_load_reg_748_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(26),
      Q => tmp_0_load_reg_748(26),
      R => '0'
    );
\tmp_0_load_reg_748_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(27),
      Q => tmp_0_load_reg_748(27),
      R => '0'
    );
\tmp_0_load_reg_748_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(28),
      Q => tmp_0_load_reg_748(28),
      R => '0'
    );
\tmp_0_load_reg_748_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(29),
      Q => tmp_0_load_reg_748(29),
      R => '0'
    );
\tmp_0_load_reg_748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(2),
      Q => tmp_0_load_reg_748(2),
      R => '0'
    );
\tmp_0_load_reg_748_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(30),
      Q => tmp_0_load_reg_748(30),
      R => '0'
    );
\tmp_0_load_reg_748_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(31),
      Q => tmp_0_load_reg_748(31),
      R => '0'
    );
\tmp_0_load_reg_748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(3),
      Q => tmp_0_load_reg_748(3),
      R => '0'
    );
\tmp_0_load_reg_748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(4),
      Q => tmp_0_load_reg_748(4),
      R => '0'
    );
\tmp_0_load_reg_748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(5),
      Q => tmp_0_load_reg_748(5),
      R => '0'
    );
\tmp_0_load_reg_748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(6),
      Q => tmp_0_load_reg_748(6),
      R => '0'
    );
\tmp_0_load_reg_748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(7),
      Q => tmp_0_load_reg_748(7),
      R => '0'
    );
\tmp_0_load_reg_748_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(8),
      Q => tmp_0_load_reg_748(8),
      R => '0'
    );
\tmp_0_load_reg_748_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_3(9),
      Q => tmp_0_load_reg_748(9),
      R => '0'
    );
\tmp_11_reg_683[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_4_cast5_reg_678_reg__0\(3),
      I1 => newIndex6_cast_fu_467_p1(0),
      O => \tmp_11_reg_683[3]_i_1_n_4\
    );
\tmp_11_reg_683[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(0),
      I1 => \tmp_4_cast5_reg_678_reg__0\(3),
      I2 => newIndex6_cast_fu_467_p1(1),
      I3 => \tmp_4_cast5_reg_678_reg__0\(4),
      O => tmp_11_fu_501_p2(4)
    );
\tmp_11_reg_683[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E30"
    )
        port map (
      I0 => \tmp_4_cast5_reg_678_reg__0\(3),
      I1 => \tmp_4_cast5_reg_678_reg__0\(4),
      I2 => newIndex6_cast_fu_467_p1(1),
      I3 => newIndex6_cast_fu_467_p1(0),
      O => tmp_11_fu_501_p2(5)
    );
\tmp_11_reg_683[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \tmp_4_cast5_reg_678_reg__0\(4),
      I1 => newIndex6_cast_fu_467_p1(0),
      I2 => newIndex6_cast_fu_467_p1(1),
      O => tmp_11_fu_501_p2(6)
    );
\tmp_11_reg_683_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \tmp_4_cast5_reg_678_reg__0\(0),
      Q => \^ram_reg\(0),
      R => '0'
    );
\tmp_11_reg_683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \tmp_4_cast5_reg_678_reg__0\(1),
      Q => \^ram_reg\(1),
      R => '0'
    );
\tmp_11_reg_683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \tmp_4_cast5_reg_678_reg__0\(2),
      Q => \^ram_reg\(2),
      R => '0'
    );
\tmp_11_reg_683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \tmp_11_reg_683[3]_i_1_n_4\,
      Q => \^ram_reg\(3),
      R => '0'
    );
\tmp_11_reg_683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_11_fu_501_p2(4),
      Q => \^ram_reg\(4),
      R => '0'
    );
\tmp_11_reg_683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_11_fu_501_p2(5),
      Q => \^ram_reg\(5),
      R => '0'
    );
\tmp_11_reg_683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_11_fu_501_p2(6),
      Q => \^ram_reg\(6),
      R => '0'
    );
\tmp_12_reg_688[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => newIndex6_cast_fu_467_p1(0),
      O => tmp_12_fu_506_p2(0)
    );
\tmp_12_reg_688[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => newIndex6_cast_fu_467_p1(0),
      I2 => newIndex6_cast_fu_467_p1(1),
      I3 => tmp_2_17_reg_635(4),
      O => tmp_12_fu_506_p2(1)
    );
\tmp_12_reg_688[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"077FF880"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(0),
      I1 => tmp_2_17_reg_635(3),
      I2 => tmp_2_17_reg_635(4),
      I3 => newIndex6_cast_fu_467_p1(1),
      I4 => tmp_2_17_reg_635(5),
      O => tmp_12_fu_506_p2(2)
    );
\tmp_12_reg_688[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777FFFFE8880000"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(1),
      I1 => tmp_2_17_reg_635(4),
      I2 => tmp_2_17_reg_635(3),
      I3 => newIndex6_cast_fu_467_p1(0),
      I4 => tmp_2_17_reg_635(5),
      I5 => tmp_2_17_reg_635(6),
      O => tmp_12_fu_506_p2(3)
    );
\tmp_12_reg_688[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
        port map (
      I0 => tmp_2_17_reg_635(5),
      I1 => \tmp_12_reg_688[4]_i_2_n_4\,
      I2 => tmp_2_17_reg_635(4),
      I3 => newIndex6_cast_fu_467_p1(1),
      I4 => tmp_2_17_reg_635(6),
      I5 => tmp_2_17_reg_635(7),
      O => tmp_12_fu_506_p2(4)
    );
\tmp_12_reg_688[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(0),
      I1 => tmp_2_17_reg_635(3),
      O => \tmp_12_reg_688[4]_i_2_n_4\
    );
\tmp_12_reg_688[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_12_reg_688[5]_i_2_n_4\,
      I1 => tmp_2_17_reg_635(7),
      I2 => tmp_2_17_reg_635(8),
      O => tmp_12_fu_506_p2(5)
    );
\tmp_12_reg_688[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880808000000000"
    )
        port map (
      I0 => tmp_2_17_reg_635(6),
      I1 => newIndex6_cast_fu_467_p1(1),
      I2 => tmp_2_17_reg_635(4),
      I3 => tmp_2_17_reg_635(3),
      I4 => newIndex6_cast_fu_467_p1(0),
      I5 => tmp_2_17_reg_635(5),
      O => \tmp_12_reg_688[5]_i_2_n_4\
    );
\tmp_12_reg_688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(0),
      Q => ram_reg_1(0),
      R => '0'
    );
\tmp_12_reg_688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(1),
      Q => ram_reg_1(1),
      R => '0'
    );
\tmp_12_reg_688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(2),
      Q => ram_reg_1(2),
      R => '0'
    );
\tmp_12_reg_688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(3),
      Q => ram_reg_1(3),
      R => '0'
    );
\tmp_12_reg_688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(4),
      Q => ram_reg_1(4),
      R => '0'
    );
\tmp_12_reg_688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_12_fu_506_p2(5),
      Q => ram_reg_1(5),
      R => '0'
    );
\tmp_13_reg_693[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => newIndex6_cast_fu_467_p1(1),
      O => tmp_13_fu_511_p2(1)
    );
\tmp_13_reg_693[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_2_17_reg_635(3),
      I1 => newIndex6_cast_fu_467_p1(1),
      I2 => tmp_43_cast_reg_645(2),
      O => \tmp_13_reg_693[2]_i_1_n_4\
    );
\tmp_13_reg_693[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => newIndex6_cast_fu_467_p1(1),
      I1 => tmp_2_17_reg_635(3),
      I2 => tmp_43_cast_reg_645(2),
      I3 => tmp_43_cast_reg_645(3),
      O => tmp_13_fu_511_p2(3)
    );
\tmp_13_reg_693[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_43_cast_reg_645(2),
      I1 => tmp_2_17_reg_635(3),
      I2 => newIndex6_cast_fu_467_p1(1),
      I3 => tmp_43_cast_reg_645(3),
      I4 => tmp_43_cast_reg_645(4),
      O => tmp_13_fu_511_p2(4)
    );
\tmp_13_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => newIndex6_cast_fu_467_p1(0),
      Q => \^tmp_2_addr_reg_778_reg[4]_0\(0),
      R => '0'
    );
\tmp_13_reg_693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_13_fu_511_p2(1),
      Q => \^tmp_2_addr_reg_778_reg[4]_0\(1),
      R => '0'
    );
\tmp_13_reg_693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \tmp_13_reg_693[2]_i_1_n_4\,
      Q => \^tmp_2_addr_reg_778_reg[4]_0\(2),
      R => '0'
    );
\tmp_13_reg_693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_13_fu_511_p2(3),
      Q => \^tmp_2_addr_reg_778_reg[4]_0\(3),
      R => '0'
    );
\tmp_13_reg_693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => tmp_13_fu_511_p2(4),
      Q => \^tmp_2_addr_reg_778_reg[4]_0\(4),
      R => '0'
    );
\tmp_1_load_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(0),
      Q => tmp_1_load_reg_758(0),
      R => '0'
    );
\tmp_1_load_reg_758_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(10),
      Q => tmp_1_load_reg_758(10),
      R => '0'
    );
\tmp_1_load_reg_758_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(11),
      Q => tmp_1_load_reg_758(11),
      R => '0'
    );
\tmp_1_load_reg_758_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(12),
      Q => tmp_1_load_reg_758(12),
      R => '0'
    );
\tmp_1_load_reg_758_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(13),
      Q => tmp_1_load_reg_758(13),
      R => '0'
    );
\tmp_1_load_reg_758_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(14),
      Q => tmp_1_load_reg_758(14),
      R => '0'
    );
\tmp_1_load_reg_758_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(15),
      Q => tmp_1_load_reg_758(15),
      R => '0'
    );
\tmp_1_load_reg_758_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(16),
      Q => tmp_1_load_reg_758(16),
      R => '0'
    );
\tmp_1_load_reg_758_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(17),
      Q => tmp_1_load_reg_758(17),
      R => '0'
    );
\tmp_1_load_reg_758_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(18),
      Q => tmp_1_load_reg_758(18),
      R => '0'
    );
\tmp_1_load_reg_758_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(19),
      Q => tmp_1_load_reg_758(19),
      R => '0'
    );
\tmp_1_load_reg_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(1),
      Q => tmp_1_load_reg_758(1),
      R => '0'
    );
\tmp_1_load_reg_758_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(20),
      Q => tmp_1_load_reg_758(20),
      R => '0'
    );
\tmp_1_load_reg_758_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(21),
      Q => tmp_1_load_reg_758(21),
      R => '0'
    );
\tmp_1_load_reg_758_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(22),
      Q => tmp_1_load_reg_758(22),
      R => '0'
    );
\tmp_1_load_reg_758_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(23),
      Q => tmp_1_load_reg_758(23),
      R => '0'
    );
\tmp_1_load_reg_758_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(24),
      Q => tmp_1_load_reg_758(24),
      R => '0'
    );
\tmp_1_load_reg_758_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(25),
      Q => tmp_1_load_reg_758(25),
      R => '0'
    );
\tmp_1_load_reg_758_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(26),
      Q => tmp_1_load_reg_758(26),
      R => '0'
    );
\tmp_1_load_reg_758_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(27),
      Q => tmp_1_load_reg_758(27),
      R => '0'
    );
\tmp_1_load_reg_758_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(28),
      Q => tmp_1_load_reg_758(28),
      R => '0'
    );
\tmp_1_load_reg_758_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(29),
      Q => tmp_1_load_reg_758(29),
      R => '0'
    );
\tmp_1_load_reg_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(2),
      Q => tmp_1_load_reg_758(2),
      R => '0'
    );
\tmp_1_load_reg_758_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(30),
      Q => tmp_1_load_reg_758(30),
      R => '0'
    );
\tmp_1_load_reg_758_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(31),
      Q => tmp_1_load_reg_758(31),
      R => '0'
    );
\tmp_1_load_reg_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(3),
      Q => tmp_1_load_reg_758(3),
      R => '0'
    );
\tmp_1_load_reg_758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(4),
      Q => tmp_1_load_reg_758(4),
      R => '0'
    );
\tmp_1_load_reg_758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(5),
      Q => tmp_1_load_reg_758(5),
      R => '0'
    );
\tmp_1_load_reg_758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(6),
      Q => tmp_1_load_reg_758(6),
      R => '0'
    );
\tmp_1_load_reg_758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(7),
      Q => tmp_1_load_reg_758(7),
      R => '0'
    );
\tmp_1_load_reg_758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(8),
      Q => tmp_1_load_reg_758(8),
      R => '0'
    );
\tmp_1_load_reg_758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => ram_reg_5(9),
      Q => tmp_1_load_reg_758(9),
      R => '0'
    );
\tmp_2_17_reg_635[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(3),
      I1 => tmp_3_18_fu_395_p3(4),
      I2 => tmp_3_18_fu_395_p3(2),
      O => p_0_in(2)
    );
\tmp_2_17_reg_635[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D23C"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(2),
      I1 => tmp_3_18_fu_395_p3(4),
      I2 => tmp_3_18_fu_395_p3(5),
      I3 => tmp_3_18_fu_395_p3(3),
      O => p_0_in(3)
    );
\tmp_2_17_reg_635[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C8F70"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(2),
      I1 => tmp_3_18_fu_395_p3(3),
      I2 => tmp_3_18_fu_395_p3(5),
      I3 => \i_reg_309_reg_n_4_[4]\,
      I4 => tmp_3_18_fu_395_p3(4),
      O => p_0_in(4)
    );
\tmp_2_17_reg_635[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F85F00"
    )
        port map (
      I0 => tmp_3_18_fu_395_p3(3),
      I1 => tmp_3_18_fu_395_p3(2),
      I2 => tmp_3_18_fu_395_p3(4),
      I3 => \i_reg_309_reg_n_4_[4]\,
      I4 => tmp_3_18_fu_395_p3(5),
      O => \tmp_2_17_reg_635[8]_i_1_n_4\
    );
\tmp_2_17_reg_635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => tmp_3_18_fu_395_p3(2),
      Q => tmp_2_17_reg_635(3),
      R => '0'
    );
\tmp_2_17_reg_635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => i_1_fu_359_p2(1),
      Q => tmp_2_17_reg_635(4),
      R => '0'
    );
\tmp_2_17_reg_635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => p_0_in(2),
      Q => tmp_2_17_reg_635(5),
      R => '0'
    );
\tmp_2_17_reg_635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => p_0_in(3),
      Q => tmp_2_17_reg_635(6),
      R => '0'
    );
\tmp_2_17_reg_635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => p_0_in(4),
      Q => tmp_2_17_reg_635(7),
      R => '0'
    );
\tmp_2_17_reg_635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => \tmp_2_17_reg_635[8]_i_1_n_4\,
      Q => tmp_2_17_reg_635(8),
      R => '0'
    );
\tmp_2_addr_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => \^tmp_2_addr_reg_778_reg[4]_0\(0),
      Q => ram_reg_2(0),
      R => '0'
    );
\tmp_2_addr_reg_778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => \^tmp_2_addr_reg_778_reg[4]_0\(1),
      Q => ram_reg_2(1),
      R => '0'
    );
\tmp_2_addr_reg_778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => \^tmp_2_addr_reg_778_reg[4]_0\(2),
      Q => ram_reg_2(2),
      R => '0'
    );
\tmp_2_addr_reg_778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => \^tmp_2_addr_reg_778_reg[4]_0\(3),
      Q => ram_reg_2(3),
      R => '0'
    );
\tmp_2_addr_reg_778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(5),
      D => \^tmp_2_addr_reg_778_reg[4]_0\(4),
      Q => ram_reg_2(4),
      R => '0'
    );
\tmp_2_load_reg_842_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(0),
      Q => tmp_2_load_reg_842(17),
      R => '0'
    );
\tmp_2_load_reg_842_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(1),
      Q => tmp_2_load_reg_842(18),
      R => '0'
    );
\tmp_2_load_reg_842_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(2),
      Q => tmp_2_load_reg_842(19),
      R => '0'
    );
\tmp_2_load_reg_842_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(3),
      Q => tmp_2_load_reg_842(20),
      R => '0'
    );
\tmp_2_load_reg_842_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(4),
      Q => tmp_2_load_reg_842(21),
      R => '0'
    );
\tmp_2_load_reg_842_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(5),
      Q => tmp_2_load_reg_842(22),
      R => '0'
    );
\tmp_2_load_reg_842_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(6),
      Q => tmp_2_load_reg_842(23),
      R => '0'
    );
\tmp_2_load_reg_842_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(7),
      Q => tmp_2_load_reg_842(24),
      R => '0'
    );
\tmp_2_load_reg_842_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(8),
      Q => tmp_2_load_reg_842(25),
      R => '0'
    );
\tmp_2_load_reg_842_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(9),
      Q => tmp_2_load_reg_842(26),
      R => '0'
    );
\tmp_2_load_reg_842_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(10),
      Q => tmp_2_load_reg_842(27),
      R => '0'
    );
\tmp_2_load_reg_842_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(11),
      Q => tmp_2_load_reg_842(28),
      R => '0'
    );
\tmp_2_load_reg_842_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(12),
      Q => tmp_2_load_reg_842(29),
      R => '0'
    );
\tmp_2_load_reg_842_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(13),
      Q => tmp_2_load_reg_842(30),
      R => '0'
    );
\tmp_2_load_reg_842_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_10(14),
      Q => tmp_2_load_reg_842(31),
      R => '0'
    );
\tmp_3_load_reg_852_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(0),
      Q => tmp_3_load_reg_852(17),
      R => '0'
    );
\tmp_3_load_reg_852_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(1),
      Q => tmp_3_load_reg_852(18),
      R => '0'
    );
\tmp_3_load_reg_852_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(2),
      Q => tmp_3_load_reg_852(19),
      R => '0'
    );
\tmp_3_load_reg_852_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(3),
      Q => tmp_3_load_reg_852(20),
      R => '0'
    );
\tmp_3_load_reg_852_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(4),
      Q => tmp_3_load_reg_852(21),
      R => '0'
    );
\tmp_3_load_reg_852_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(5),
      Q => tmp_3_load_reg_852(22),
      R => '0'
    );
\tmp_3_load_reg_852_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(6),
      Q => tmp_3_load_reg_852(23),
      R => '0'
    );
\tmp_3_load_reg_852_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(7),
      Q => tmp_3_load_reg_852(24),
      R => '0'
    );
\tmp_3_load_reg_852_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(8),
      Q => tmp_3_load_reg_852(25),
      R => '0'
    );
\tmp_3_load_reg_852_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(9),
      Q => tmp_3_load_reg_852(26),
      R => '0'
    );
\tmp_3_load_reg_852_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(10),
      Q => tmp_3_load_reg_852(27),
      R => '0'
    );
\tmp_3_load_reg_852_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(11),
      Q => tmp_3_load_reg_852(28),
      R => '0'
    );
\tmp_3_load_reg_852_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(12),
      Q => tmp_3_load_reg_852(29),
      R => '0'
    );
\tmp_3_load_reg_852_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(13),
      Q => tmp_3_load_reg_852(30),
      R => '0'
    );
\tmp_3_load_reg_852_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_8(14),
      Q => tmp_3_load_reg_852(31),
      R => '0'
    );
\tmp_43_cast_reg_645[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_3_18_fu_395_p3(2),
      I2 => tmp_3_18_fu_395_p3(5),
      I3 => tmp_3_18_fu_395_p3(3),
      I4 => tmp_3_18_fu_395_p3(4),
      I5 => \i_reg_309_reg_n_4_[4]\,
      O => j_reg_3200
    );
\tmp_43_cast_reg_645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => tmp_3_18_fu_395_p3(3),
      Q => tmp_43_cast_reg_645(2),
      R => '0'
    );
\tmp_43_cast_reg_645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => tmp_3_18_fu_395_p3(4),
      Q => tmp_43_cast_reg_645(3),
      R => '0'
    );
\tmp_43_cast_reg_645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_3200,
      D => tmp_3_18_fu_395_p3(5),
      Q => tmp_43_cast_reg_645(4),
      R => '0'
    );
\tmp_4_cast5_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \^d\(0),
      Q => \tmp_4_cast5_reg_678_reg__0\(0),
      R => '0'
    );
\tmp_4_cast5_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \^d\(1),
      Q => \tmp_4_cast5_reg_678_reg__0\(1),
      R => '0'
    );
\tmp_4_cast5_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \^d\(2),
      Q => \tmp_4_cast5_reg_678_reg__0\(2),
      R => '0'
    );
\tmp_4_cast5_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_reg_320(3),
      Q => \tmp_4_cast5_reg_678_reg__0\(3),
      R => '0'
    );
\tmp_4_cast5_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_reg_320(4),
      Q => \tmp_4_cast5_reg_678_reg__0\(4),
      R => '0'
    );
\tmp_4_load_reg_862_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(0),
      Q => tmp_4_load_reg_862(17),
      R => '0'
    );
\tmp_4_load_reg_862_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(1),
      Q => tmp_4_load_reg_862(18),
      R => '0'
    );
\tmp_4_load_reg_862_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(2),
      Q => tmp_4_load_reg_862(19),
      R => '0'
    );
\tmp_4_load_reg_862_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(3),
      Q => tmp_4_load_reg_862(20),
      R => '0'
    );
\tmp_4_load_reg_862_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(4),
      Q => tmp_4_load_reg_862(21),
      R => '0'
    );
\tmp_4_load_reg_862_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(5),
      Q => tmp_4_load_reg_862(22),
      R => '0'
    );
\tmp_4_load_reg_862_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(6),
      Q => tmp_4_load_reg_862(23),
      R => '0'
    );
\tmp_4_load_reg_862_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(7),
      Q => tmp_4_load_reg_862(24),
      R => '0'
    );
\tmp_4_load_reg_862_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(8),
      Q => tmp_4_load_reg_862(25),
      R => '0'
    );
\tmp_4_load_reg_862_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(9),
      Q => tmp_4_load_reg_862(26),
      R => '0'
    );
\tmp_4_load_reg_862_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(10),
      Q => tmp_4_load_reg_862(27),
      R => '0'
    );
\tmp_4_load_reg_862_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(11),
      Q => tmp_4_load_reg_862(28),
      R => '0'
    );
\tmp_4_load_reg_862_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(12),
      Q => tmp_4_load_reg_862(29),
      R => '0'
    );
\tmp_4_load_reg_862_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(13),
      Q => tmp_4_load_reg_862(30),
      R => '0'
    );
\tmp_4_load_reg_862_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_14(14),
      Q => tmp_4_load_reg_862(31),
      R => '0'
    );
\tmp_5_load_reg_872_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(0),
      Q => tmp_5_load_reg_872(17),
      R => '0'
    );
\tmp_5_load_reg_872_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(1),
      Q => tmp_5_load_reg_872(18),
      R => '0'
    );
\tmp_5_load_reg_872_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(2),
      Q => tmp_5_load_reg_872(19),
      R => '0'
    );
\tmp_5_load_reg_872_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(3),
      Q => tmp_5_load_reg_872(20),
      R => '0'
    );
\tmp_5_load_reg_872_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(4),
      Q => tmp_5_load_reg_872(21),
      R => '0'
    );
\tmp_5_load_reg_872_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(5),
      Q => tmp_5_load_reg_872(22),
      R => '0'
    );
\tmp_5_load_reg_872_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(6),
      Q => tmp_5_load_reg_872(23),
      R => '0'
    );
\tmp_5_load_reg_872_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(7),
      Q => tmp_5_load_reg_872(24),
      R => '0'
    );
\tmp_5_load_reg_872_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(8),
      Q => tmp_5_load_reg_872(25),
      R => '0'
    );
\tmp_5_load_reg_872_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(9),
      Q => tmp_5_load_reg_872(26),
      R => '0'
    );
\tmp_5_load_reg_872_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(10),
      Q => tmp_5_load_reg_872(27),
      R => '0'
    );
\tmp_5_load_reg_872_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(11),
      Q => tmp_5_load_reg_872(28),
      R => '0'
    );
\tmp_5_load_reg_872_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(12),
      Q => tmp_5_load_reg_872(29),
      R => '0'
    );
\tmp_5_load_reg_872_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(13),
      Q => tmp_5_load_reg_872(30),
      R => '0'
    );
\tmp_5_load_reg_872_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(7),
      D => ram_reg_12(14),
      Q => tmp_5_load_reg_872(31),
      R => '0'
    );
\tmp_6_1_reg_773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(0),
      Q => tmp_6_1_reg_773(0),
      R => '0'
    );
\tmp_6_1_reg_773_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(10),
      Q => tmp_6_1_reg_773(10),
      R => '0'
    );
\tmp_6_1_reg_773_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(11),
      Q => tmp_6_1_reg_773(11),
      R => '0'
    );
\tmp_6_1_reg_773_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(12),
      Q => tmp_6_1_reg_773(12),
      R => '0'
    );
\tmp_6_1_reg_773_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(13),
      Q => tmp_6_1_reg_773(13),
      R => '0'
    );
\tmp_6_1_reg_773_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(14),
      Q => tmp_6_1_reg_773(14),
      R => '0'
    );
\tmp_6_1_reg_773_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(15),
      Q => tmp_6_1_reg_773(15),
      R => '0'
    );
\tmp_6_1_reg_773_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(16),
      Q => tmp_6_1_reg_773(16),
      R => '0'
    );
\tmp_6_1_reg_773_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(17),
      Q => tmp_6_1_reg_773(17),
      R => '0'
    );
\tmp_6_1_reg_773_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(18),
      Q => tmp_6_1_reg_773(18),
      R => '0'
    );
\tmp_6_1_reg_773_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(19),
      Q => tmp_6_1_reg_773(19),
      R => '0'
    );
\tmp_6_1_reg_773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(1),
      Q => tmp_6_1_reg_773(1),
      R => '0'
    );
\tmp_6_1_reg_773_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(20),
      Q => tmp_6_1_reg_773(20),
      R => '0'
    );
\tmp_6_1_reg_773_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(21),
      Q => tmp_6_1_reg_773(21),
      R => '0'
    );
\tmp_6_1_reg_773_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(22),
      Q => tmp_6_1_reg_773(22),
      R => '0'
    );
\tmp_6_1_reg_773_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(23),
      Q => tmp_6_1_reg_773(23),
      R => '0'
    );
\tmp_6_1_reg_773_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(24),
      Q => tmp_6_1_reg_773(24),
      R => '0'
    );
\tmp_6_1_reg_773_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(25),
      Q => tmp_6_1_reg_773(25),
      R => '0'
    );
\tmp_6_1_reg_773_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(26),
      Q => tmp_6_1_reg_773(26),
      R => '0'
    );
\tmp_6_1_reg_773_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(27),
      Q => tmp_6_1_reg_773(27),
      R => '0'
    );
\tmp_6_1_reg_773_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(28),
      Q => tmp_6_1_reg_773(28),
      R => '0'
    );
\tmp_6_1_reg_773_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(29),
      Q => tmp_6_1_reg_773(29),
      R => '0'
    );
\tmp_6_1_reg_773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(2),
      Q => tmp_6_1_reg_773(2),
      R => '0'
    );
\tmp_6_1_reg_773_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(30),
      Q => tmp_6_1_reg_773(30),
      R => '0'
    );
\tmp_6_1_reg_773_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(31),
      Q => tmp_6_1_reg_773(31),
      R => '0'
    );
\tmp_6_1_reg_773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(3),
      Q => tmp_6_1_reg_773(3),
      R => '0'
    );
\tmp_6_1_reg_773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(4),
      Q => tmp_6_1_reg_773(4),
      R => '0'
    );
\tmp_6_1_reg_773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(5),
      Q => tmp_6_1_reg_773(5),
      R => '0'
    );
\tmp_6_1_reg_773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(6),
      Q => tmp_6_1_reg_773(6),
      R => '0'
    );
\tmp_6_1_reg_773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(7),
      Q => tmp_6_1_reg_773(7),
      R => '0'
    );
\tmp_6_1_reg_773_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(8),
      Q => tmp_6_1_reg_773(8),
      R => '0'
    );
\tmp_6_1_reg_773_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_0\(9),
      Q => tmp_6_1_reg_773(9),
      R => '0'
    );
\tmp_6_23_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(0),
      Q => tmp_6_23_reg_768(0),
      R => '0'
    );
\tmp_6_23_reg_768_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(10),
      Q => tmp_6_23_reg_768(10),
      R => '0'
    );
\tmp_6_23_reg_768_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(11),
      Q => tmp_6_23_reg_768(11),
      R => '0'
    );
\tmp_6_23_reg_768_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(12),
      Q => tmp_6_23_reg_768(12),
      R => '0'
    );
\tmp_6_23_reg_768_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(13),
      Q => tmp_6_23_reg_768(13),
      R => '0'
    );
\tmp_6_23_reg_768_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(14),
      Q => tmp_6_23_reg_768(14),
      R => '0'
    );
\tmp_6_23_reg_768_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(15),
      Q => tmp_6_23_reg_768(15),
      R => '0'
    );
\tmp_6_23_reg_768_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(16),
      Q => tmp_6_23_reg_768(16),
      R => '0'
    );
\tmp_6_23_reg_768_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(17),
      Q => tmp_6_23_reg_768(17),
      R => '0'
    );
\tmp_6_23_reg_768_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(18),
      Q => tmp_6_23_reg_768(18),
      R => '0'
    );
\tmp_6_23_reg_768_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(19),
      Q => tmp_6_23_reg_768(19),
      R => '0'
    );
\tmp_6_23_reg_768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(1),
      Q => tmp_6_23_reg_768(1),
      R => '0'
    );
\tmp_6_23_reg_768_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(20),
      Q => tmp_6_23_reg_768(20),
      R => '0'
    );
\tmp_6_23_reg_768_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(21),
      Q => tmp_6_23_reg_768(21),
      R => '0'
    );
\tmp_6_23_reg_768_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(22),
      Q => tmp_6_23_reg_768(22),
      R => '0'
    );
\tmp_6_23_reg_768_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(23),
      Q => tmp_6_23_reg_768(23),
      R => '0'
    );
\tmp_6_23_reg_768_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(24),
      Q => tmp_6_23_reg_768(24),
      R => '0'
    );
\tmp_6_23_reg_768_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(25),
      Q => tmp_6_23_reg_768(25),
      R => '0'
    );
\tmp_6_23_reg_768_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(26),
      Q => tmp_6_23_reg_768(26),
      R => '0'
    );
\tmp_6_23_reg_768_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(27),
      Q => tmp_6_23_reg_768(27),
      R => '0'
    );
\tmp_6_23_reg_768_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(28),
      Q => tmp_6_23_reg_768(28),
      R => '0'
    );
\tmp_6_23_reg_768_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(29),
      Q => tmp_6_23_reg_768(29),
      R => '0'
    );
\tmp_6_23_reg_768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(2),
      Q => tmp_6_23_reg_768(2),
      R => '0'
    );
\tmp_6_23_reg_768_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(30),
      Q => tmp_6_23_reg_768(30),
      R => '0'
    );
\tmp_6_23_reg_768_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(31),
      Q => tmp_6_23_reg_768(31),
      R => '0'
    );
\tmp_6_23_reg_768_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(3),
      Q => tmp_6_23_reg_768(3),
      R => '0'
    );
\tmp_6_23_reg_768_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(4),
      Q => tmp_6_23_reg_768(4),
      R => '0'
    );
\tmp_6_23_reg_768_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(5),
      Q => tmp_6_23_reg_768(5),
      R => '0'
    );
\tmp_6_23_reg_768_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(6),
      Q => tmp_6_23_reg_768(6),
      R => '0'
    );
\tmp_6_23_reg_768_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(7),
      Q => tmp_6_23_reg_768(7),
      R => '0'
    );
\tmp_6_23_reg_768_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(8),
      Q => tmp_6_23_reg_768(8),
      R => '0'
    );
\tmp_6_23_reg_768_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg\(9),
      Q => tmp_6_23_reg_768(9),
      R => '0'
    );
\tmp_6_2_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(0),
      Q => tmp_6_2_reg_892(0),
      R => '0'
    );
\tmp_6_2_reg_892_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(10),
      Q => tmp_6_2_reg_892(10),
      R => '0'
    );
\tmp_6_2_reg_892_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(11),
      Q => tmp_6_2_reg_892(11),
      R => '0'
    );
\tmp_6_2_reg_892_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(12),
      Q => tmp_6_2_reg_892(12),
      R => '0'
    );
\tmp_6_2_reg_892_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(13),
      Q => tmp_6_2_reg_892(13),
      R => '0'
    );
\tmp_6_2_reg_892_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(14),
      Q => tmp_6_2_reg_892(14),
      R => '0'
    );
\tmp_6_2_reg_892_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(15),
      Q => tmp_6_2_reg_892(15),
      R => '0'
    );
\tmp_6_2_reg_892_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(16),
      Q => tmp_6_2_reg_892(16),
      R => '0'
    );
\tmp_6_2_reg_892_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(17),
      Q => tmp_6_2_reg_892(17),
      R => '0'
    );
\tmp_6_2_reg_892_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(18),
      Q => tmp_6_2_reg_892(18),
      R => '0'
    );
\tmp_6_2_reg_892_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(19),
      Q => tmp_6_2_reg_892(19),
      R => '0'
    );
\tmp_6_2_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(1),
      Q => tmp_6_2_reg_892(1),
      R => '0'
    );
\tmp_6_2_reg_892_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(20),
      Q => tmp_6_2_reg_892(20),
      R => '0'
    );
\tmp_6_2_reg_892_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(21),
      Q => tmp_6_2_reg_892(21),
      R => '0'
    );
\tmp_6_2_reg_892_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(22),
      Q => tmp_6_2_reg_892(22),
      R => '0'
    );
\tmp_6_2_reg_892_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(23),
      Q => tmp_6_2_reg_892(23),
      R => '0'
    );
\tmp_6_2_reg_892_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(24),
      Q => tmp_6_2_reg_892(24),
      R => '0'
    );
\tmp_6_2_reg_892_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(25),
      Q => tmp_6_2_reg_892(25),
      R => '0'
    );
\tmp_6_2_reg_892_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(26),
      Q => tmp_6_2_reg_892(26),
      R => '0'
    );
\tmp_6_2_reg_892_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(27),
      Q => tmp_6_2_reg_892(27),
      R => '0'
    );
\tmp_6_2_reg_892_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(28),
      Q => tmp_6_2_reg_892(28),
      R => '0'
    );
\tmp_6_2_reg_892_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(29),
      Q => tmp_6_2_reg_892(29),
      R => '0'
    );
\tmp_6_2_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(2),
      Q => tmp_6_2_reg_892(2),
      R => '0'
    );
\tmp_6_2_reg_892_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(30),
      Q => tmp_6_2_reg_892(30),
      R => '0'
    );
\tmp_6_2_reg_892_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(31),
      Q => tmp_6_2_reg_892(31),
      R => '0'
    );
\tmp_6_2_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(3),
      Q => tmp_6_2_reg_892(3),
      R => '0'
    );
\tmp_6_2_reg_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(4),
      Q => tmp_6_2_reg_892(4),
      R => '0'
    );
\tmp_6_2_reg_892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(5),
      Q => tmp_6_2_reg_892(5),
      R => '0'
    );
\tmp_6_2_reg_892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(6),
      Q => tmp_6_2_reg_892(6),
      R => '0'
    );
\tmp_6_2_reg_892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(7),
      Q => tmp_6_2_reg_892(7),
      R => '0'
    );
\tmp_6_2_reg_892_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(8),
      Q => tmp_6_2_reg_892(8),
      R => '0'
    );
\tmp_6_2_reg_892_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_3\(9),
      Q => tmp_6_2_reg_892(9),
      R => '0'
    );
\tmp_6_3_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(0),
      Q => tmp_6_3_reg_897(0),
      R => '0'
    );
\tmp_6_3_reg_897_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(10),
      Q => tmp_6_3_reg_897(10),
      R => '0'
    );
\tmp_6_3_reg_897_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(11),
      Q => tmp_6_3_reg_897(11),
      R => '0'
    );
\tmp_6_3_reg_897_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(12),
      Q => tmp_6_3_reg_897(12),
      R => '0'
    );
\tmp_6_3_reg_897_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(13),
      Q => tmp_6_3_reg_897(13),
      R => '0'
    );
\tmp_6_3_reg_897_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(14),
      Q => tmp_6_3_reg_897(14),
      R => '0'
    );
\tmp_6_3_reg_897_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(15),
      Q => tmp_6_3_reg_897(15),
      R => '0'
    );
\tmp_6_3_reg_897_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(16),
      Q => tmp_6_3_reg_897(16),
      R => '0'
    );
\tmp_6_3_reg_897_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(17),
      Q => tmp_6_3_reg_897(17),
      R => '0'
    );
\tmp_6_3_reg_897_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(18),
      Q => tmp_6_3_reg_897(18),
      R => '0'
    );
\tmp_6_3_reg_897_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(19),
      Q => tmp_6_3_reg_897(19),
      R => '0'
    );
\tmp_6_3_reg_897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(1),
      Q => tmp_6_3_reg_897(1),
      R => '0'
    );
\tmp_6_3_reg_897_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(20),
      Q => tmp_6_3_reg_897(20),
      R => '0'
    );
\tmp_6_3_reg_897_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(21),
      Q => tmp_6_3_reg_897(21),
      R => '0'
    );
\tmp_6_3_reg_897_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(22),
      Q => tmp_6_3_reg_897(22),
      R => '0'
    );
\tmp_6_3_reg_897_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(23),
      Q => tmp_6_3_reg_897(23),
      R => '0'
    );
\tmp_6_3_reg_897_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(24),
      Q => tmp_6_3_reg_897(24),
      R => '0'
    );
\tmp_6_3_reg_897_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(25),
      Q => tmp_6_3_reg_897(25),
      R => '0'
    );
\tmp_6_3_reg_897_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(26),
      Q => tmp_6_3_reg_897(26),
      R => '0'
    );
\tmp_6_3_reg_897_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(27),
      Q => tmp_6_3_reg_897(27),
      R => '0'
    );
\tmp_6_3_reg_897_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(28),
      Q => tmp_6_3_reg_897(28),
      R => '0'
    );
\tmp_6_3_reg_897_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(29),
      Q => tmp_6_3_reg_897(29),
      R => '0'
    );
\tmp_6_3_reg_897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(2),
      Q => tmp_6_3_reg_897(2),
      R => '0'
    );
\tmp_6_3_reg_897_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(30),
      Q => tmp_6_3_reg_897(30),
      R => '0'
    );
\tmp_6_3_reg_897_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(31),
      Q => tmp_6_3_reg_897(31),
      R => '0'
    );
\tmp_6_3_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(3),
      Q => tmp_6_3_reg_897(3),
      R => '0'
    );
\tmp_6_3_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(4),
      Q => tmp_6_3_reg_897(4),
      R => '0'
    );
\tmp_6_3_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(5),
      Q => tmp_6_3_reg_897(5),
      R => '0'
    );
\tmp_6_3_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(6),
      Q => tmp_6_3_reg_897(6),
      R => '0'
    );
\tmp_6_3_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(7),
      Q => tmp_6_3_reg_897(7),
      R => '0'
    );
\tmp_6_3_reg_897_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(8),
      Q => tmp_6_3_reg_897(8),
      R => '0'
    );
\tmp_6_3_reg_897_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_4\(9),
      Q => tmp_6_3_reg_897(9),
      R => '0'
    );
\tmp_6_4_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(0),
      Q => tmp_6_4_reg_902(0),
      R => '0'
    );
\tmp_6_4_reg_902_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(10),
      Q => tmp_6_4_reg_902(10),
      R => '0'
    );
\tmp_6_4_reg_902_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(11),
      Q => tmp_6_4_reg_902(11),
      R => '0'
    );
\tmp_6_4_reg_902_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(12),
      Q => tmp_6_4_reg_902(12),
      R => '0'
    );
\tmp_6_4_reg_902_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(13),
      Q => tmp_6_4_reg_902(13),
      R => '0'
    );
\tmp_6_4_reg_902_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(14),
      Q => tmp_6_4_reg_902(14),
      R => '0'
    );
\tmp_6_4_reg_902_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(15),
      Q => tmp_6_4_reg_902(15),
      R => '0'
    );
\tmp_6_4_reg_902_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(16),
      Q => tmp_6_4_reg_902(16),
      R => '0'
    );
\tmp_6_4_reg_902_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(17),
      Q => tmp_6_4_reg_902(17),
      R => '0'
    );
\tmp_6_4_reg_902_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(18),
      Q => tmp_6_4_reg_902(18),
      R => '0'
    );
\tmp_6_4_reg_902_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(19),
      Q => tmp_6_4_reg_902(19),
      R => '0'
    );
\tmp_6_4_reg_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(1),
      Q => tmp_6_4_reg_902(1),
      R => '0'
    );
\tmp_6_4_reg_902_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(20),
      Q => tmp_6_4_reg_902(20),
      R => '0'
    );
\tmp_6_4_reg_902_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(21),
      Q => tmp_6_4_reg_902(21),
      R => '0'
    );
\tmp_6_4_reg_902_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(22),
      Q => tmp_6_4_reg_902(22),
      R => '0'
    );
\tmp_6_4_reg_902_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(23),
      Q => tmp_6_4_reg_902(23),
      R => '0'
    );
\tmp_6_4_reg_902_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(24),
      Q => tmp_6_4_reg_902(24),
      R => '0'
    );
\tmp_6_4_reg_902_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(25),
      Q => tmp_6_4_reg_902(25),
      R => '0'
    );
\tmp_6_4_reg_902_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(26),
      Q => tmp_6_4_reg_902(26),
      R => '0'
    );
\tmp_6_4_reg_902_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(27),
      Q => tmp_6_4_reg_902(27),
      R => '0'
    );
\tmp_6_4_reg_902_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(28),
      Q => tmp_6_4_reg_902(28),
      R => '0'
    );
\tmp_6_4_reg_902_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(29),
      Q => tmp_6_4_reg_902(29),
      R => '0'
    );
\tmp_6_4_reg_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(2),
      Q => tmp_6_4_reg_902(2),
      R => '0'
    );
\tmp_6_4_reg_902_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(30),
      Q => tmp_6_4_reg_902(30),
      R => '0'
    );
\tmp_6_4_reg_902_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(31),
      Q => tmp_6_4_reg_902(31),
      R => '0'
    );
\tmp_6_4_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(3),
      Q => tmp_6_4_reg_902(3),
      R => '0'
    );
\tmp_6_4_reg_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(4),
      Q => tmp_6_4_reg_902(4),
      R => '0'
    );
\tmp_6_4_reg_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(5),
      Q => tmp_6_4_reg_902(5),
      R => '0'
    );
\tmp_6_4_reg_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(6),
      Q => tmp_6_4_reg_902(6),
      R => '0'
    );
\tmp_6_4_reg_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(7),
      Q => tmp_6_4_reg_902(7),
      R => '0'
    );
\tmp_6_4_reg_902_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(8),
      Q => tmp_6_4_reg_902(8),
      R => '0'
    );
\tmp_6_4_reg_902_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_5\(9),
      Q => tmp_6_4_reg_902(9),
      R => '0'
    );
\tmp_6_5_reg_907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(0),
      Q => tmp_6_5_reg_907(0),
      R => '0'
    );
\tmp_6_5_reg_907_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(10),
      Q => tmp_6_5_reg_907(10),
      R => '0'
    );
\tmp_6_5_reg_907_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(11),
      Q => tmp_6_5_reg_907(11),
      R => '0'
    );
\tmp_6_5_reg_907_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(12),
      Q => tmp_6_5_reg_907(12),
      R => '0'
    );
\tmp_6_5_reg_907_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(13),
      Q => tmp_6_5_reg_907(13),
      R => '0'
    );
\tmp_6_5_reg_907_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(14),
      Q => tmp_6_5_reg_907(14),
      R => '0'
    );
\tmp_6_5_reg_907_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(15),
      Q => tmp_6_5_reg_907(15),
      R => '0'
    );
\tmp_6_5_reg_907_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(16),
      Q => tmp_6_5_reg_907(16),
      R => '0'
    );
\tmp_6_5_reg_907_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(17),
      Q => tmp_6_5_reg_907(17),
      R => '0'
    );
\tmp_6_5_reg_907_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(18),
      Q => tmp_6_5_reg_907(18),
      R => '0'
    );
\tmp_6_5_reg_907_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(19),
      Q => tmp_6_5_reg_907(19),
      R => '0'
    );
\tmp_6_5_reg_907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(1),
      Q => tmp_6_5_reg_907(1),
      R => '0'
    );
\tmp_6_5_reg_907_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(20),
      Q => tmp_6_5_reg_907(20),
      R => '0'
    );
\tmp_6_5_reg_907_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(21),
      Q => tmp_6_5_reg_907(21),
      R => '0'
    );
\tmp_6_5_reg_907_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(22),
      Q => tmp_6_5_reg_907(22),
      R => '0'
    );
\tmp_6_5_reg_907_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(23),
      Q => tmp_6_5_reg_907(23),
      R => '0'
    );
\tmp_6_5_reg_907_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(24),
      Q => tmp_6_5_reg_907(24),
      R => '0'
    );
\tmp_6_5_reg_907_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(25),
      Q => tmp_6_5_reg_907(25),
      R => '0'
    );
\tmp_6_5_reg_907_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(26),
      Q => tmp_6_5_reg_907(26),
      R => '0'
    );
\tmp_6_5_reg_907_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(27),
      Q => tmp_6_5_reg_907(27),
      R => '0'
    );
\tmp_6_5_reg_907_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(28),
      Q => tmp_6_5_reg_907(28),
      R => '0'
    );
\tmp_6_5_reg_907_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(29),
      Q => tmp_6_5_reg_907(29),
      R => '0'
    );
\tmp_6_5_reg_907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(2),
      Q => tmp_6_5_reg_907(2),
      R => '0'
    );
\tmp_6_5_reg_907_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(30),
      Q => tmp_6_5_reg_907(30),
      R => '0'
    );
\tmp_6_5_reg_907_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(31),
      Q => tmp_6_5_reg_907(31),
      R => '0'
    );
\tmp_6_5_reg_907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(3),
      Q => tmp_6_5_reg_907(3),
      R => '0'
    );
\tmp_6_5_reg_907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(4),
      Q => tmp_6_5_reg_907(4),
      R => '0'
    );
\tmp_6_5_reg_907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(5),
      Q => tmp_6_5_reg_907(5),
      R => '0'
    );
\tmp_6_5_reg_907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(6),
      Q => tmp_6_5_reg_907(6),
      R => '0'
    );
\tmp_6_5_reg_907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(7),
      Q => tmp_6_5_reg_907(7),
      R => '0'
    );
\tmp_6_5_reg_907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(8),
      Q => tmp_6_5_reg_907(8),
      R => '0'
    );
\tmp_6_5_reg_907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_6\(9),
      Q => tmp_6_5_reg_907(9),
      R => '0'
    );
\tmp_6_6_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(0),
      Q => tmp_6_6_reg_882(0),
      R => '0'
    );
\tmp_6_6_reg_882_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(10),
      Q => tmp_6_6_reg_882(10),
      R => '0'
    );
\tmp_6_6_reg_882_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(11),
      Q => tmp_6_6_reg_882(11),
      R => '0'
    );
\tmp_6_6_reg_882_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(12),
      Q => tmp_6_6_reg_882(12),
      R => '0'
    );
\tmp_6_6_reg_882_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(13),
      Q => tmp_6_6_reg_882(13),
      R => '0'
    );
\tmp_6_6_reg_882_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(14),
      Q => tmp_6_6_reg_882(14),
      R => '0'
    );
\tmp_6_6_reg_882_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(15),
      Q => tmp_6_6_reg_882(15),
      R => '0'
    );
\tmp_6_6_reg_882_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(16),
      Q => tmp_6_6_reg_882(16),
      R => '0'
    );
\tmp_6_6_reg_882_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(17),
      Q => tmp_6_6_reg_882(17),
      R => '0'
    );
\tmp_6_6_reg_882_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(18),
      Q => tmp_6_6_reg_882(18),
      R => '0'
    );
\tmp_6_6_reg_882_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(19),
      Q => tmp_6_6_reg_882(19),
      R => '0'
    );
\tmp_6_6_reg_882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(1),
      Q => tmp_6_6_reg_882(1),
      R => '0'
    );
\tmp_6_6_reg_882_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(20),
      Q => tmp_6_6_reg_882(20),
      R => '0'
    );
\tmp_6_6_reg_882_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(21),
      Q => tmp_6_6_reg_882(21),
      R => '0'
    );
\tmp_6_6_reg_882_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(22),
      Q => tmp_6_6_reg_882(22),
      R => '0'
    );
\tmp_6_6_reg_882_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(23),
      Q => tmp_6_6_reg_882(23),
      R => '0'
    );
\tmp_6_6_reg_882_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(24),
      Q => tmp_6_6_reg_882(24),
      R => '0'
    );
\tmp_6_6_reg_882_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(25),
      Q => tmp_6_6_reg_882(25),
      R => '0'
    );
\tmp_6_6_reg_882_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(26),
      Q => tmp_6_6_reg_882(26),
      R => '0'
    );
\tmp_6_6_reg_882_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(27),
      Q => tmp_6_6_reg_882(27),
      R => '0'
    );
\tmp_6_6_reg_882_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(28),
      Q => tmp_6_6_reg_882(28),
      R => '0'
    );
\tmp_6_6_reg_882_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(29),
      Q => tmp_6_6_reg_882(29),
      R => '0'
    );
\tmp_6_6_reg_882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(2),
      Q => tmp_6_6_reg_882(2),
      R => '0'
    );
\tmp_6_6_reg_882_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(30),
      Q => tmp_6_6_reg_882(30),
      R => '0'
    );
\tmp_6_6_reg_882_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(31),
      Q => tmp_6_6_reg_882(31),
      R => '0'
    );
\tmp_6_6_reg_882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(3),
      Q => tmp_6_6_reg_882(3),
      R => '0'
    );
\tmp_6_6_reg_882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(4),
      Q => tmp_6_6_reg_882(4),
      R => '0'
    );
\tmp_6_6_reg_882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(5),
      Q => tmp_6_6_reg_882(5),
      R => '0'
    );
\tmp_6_6_reg_882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(6),
      Q => tmp_6_6_reg_882(6),
      R => '0'
    );
\tmp_6_6_reg_882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(7),
      Q => tmp_6_6_reg_882(7),
      R => '0'
    );
\tmp_6_6_reg_882_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(8),
      Q => tmp_6_6_reg_882(8),
      R => '0'
    );
\tmp_6_6_reg_882_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_1\(9),
      Q => tmp_6_6_reg_882(9),
      R => '0'
    );
\tmp_6_7_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(0),
      Q => tmp_6_7_reg_887(0),
      R => '0'
    );
\tmp_6_7_reg_887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(10),
      Q => tmp_6_7_reg_887(10),
      R => '0'
    );
\tmp_6_7_reg_887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(11),
      Q => tmp_6_7_reg_887(11),
      R => '0'
    );
\tmp_6_7_reg_887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(12),
      Q => tmp_6_7_reg_887(12),
      R => '0'
    );
\tmp_6_7_reg_887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(13),
      Q => tmp_6_7_reg_887(13),
      R => '0'
    );
\tmp_6_7_reg_887_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(14),
      Q => tmp_6_7_reg_887(14),
      R => '0'
    );
\tmp_6_7_reg_887_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(15),
      Q => tmp_6_7_reg_887(15),
      R => '0'
    );
\tmp_6_7_reg_887_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(16),
      Q => tmp_6_7_reg_887(16),
      R => '0'
    );
\tmp_6_7_reg_887_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(17),
      Q => tmp_6_7_reg_887(17),
      R => '0'
    );
\tmp_6_7_reg_887_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(18),
      Q => tmp_6_7_reg_887(18),
      R => '0'
    );
\tmp_6_7_reg_887_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(19),
      Q => tmp_6_7_reg_887(19),
      R => '0'
    );
\tmp_6_7_reg_887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(1),
      Q => tmp_6_7_reg_887(1),
      R => '0'
    );
\tmp_6_7_reg_887_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(20),
      Q => tmp_6_7_reg_887(20),
      R => '0'
    );
\tmp_6_7_reg_887_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(21),
      Q => tmp_6_7_reg_887(21),
      R => '0'
    );
\tmp_6_7_reg_887_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(22),
      Q => tmp_6_7_reg_887(22),
      R => '0'
    );
\tmp_6_7_reg_887_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(23),
      Q => tmp_6_7_reg_887(23),
      R => '0'
    );
\tmp_6_7_reg_887_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(24),
      Q => tmp_6_7_reg_887(24),
      R => '0'
    );
\tmp_6_7_reg_887_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(25),
      Q => tmp_6_7_reg_887(25),
      R => '0'
    );
\tmp_6_7_reg_887_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(26),
      Q => tmp_6_7_reg_887(26),
      R => '0'
    );
\tmp_6_7_reg_887_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(27),
      Q => tmp_6_7_reg_887(27),
      R => '0'
    );
\tmp_6_7_reg_887_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(28),
      Q => tmp_6_7_reg_887(28),
      R => '0'
    );
\tmp_6_7_reg_887_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(29),
      Q => tmp_6_7_reg_887(29),
      R => '0'
    );
\tmp_6_7_reg_887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(2),
      Q => tmp_6_7_reg_887(2),
      R => '0'
    );
\tmp_6_7_reg_887_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(30),
      Q => tmp_6_7_reg_887(30),
      R => '0'
    );
\tmp_6_7_reg_887_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(31),
      Q => tmp_6_7_reg_887(31),
      R => '0'
    );
\tmp_6_7_reg_887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(3),
      Q => tmp_6_7_reg_887(3),
      R => '0'
    );
\tmp_6_7_reg_887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(4),
      Q => tmp_6_7_reg_887(4),
      R => '0'
    );
\tmp_6_7_reg_887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(5),
      Q => tmp_6_7_reg_887(5),
      R => '0'
    );
\tmp_6_7_reg_887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(6),
      Q => tmp_6_7_reg_887(6),
      R => '0'
    );
\tmp_6_7_reg_887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(7),
      Q => tmp_6_7_reg_887(7),
      R => '0'
    );
\tmp_6_7_reg_887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(8),
      Q => tmp_6_7_reg_887(8),
      R => '0'
    );
\tmp_6_7_reg_887_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state25,
      D => \kernel_2mm_wrappecud_MulnS_1_U/buff2_reg_2\(9),
      Q => tmp_6_7_reg_887(9),
      R => '0'
    );
\tmp_6_load_reg_822_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(0),
      Q => tmp_6_load_reg_822(17),
      R => '0'
    );
\tmp_6_load_reg_822_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(1),
      Q => tmp_6_load_reg_822(18),
      R => '0'
    );
\tmp_6_load_reg_822_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(2),
      Q => tmp_6_load_reg_822(19),
      R => '0'
    );
\tmp_6_load_reg_822_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(3),
      Q => tmp_6_load_reg_822(20),
      R => '0'
    );
\tmp_6_load_reg_822_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(4),
      Q => tmp_6_load_reg_822(21),
      R => '0'
    );
\tmp_6_load_reg_822_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(5),
      Q => tmp_6_load_reg_822(22),
      R => '0'
    );
\tmp_6_load_reg_822_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(6),
      Q => tmp_6_load_reg_822(23),
      R => '0'
    );
\tmp_6_load_reg_822_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(7),
      Q => tmp_6_load_reg_822(24),
      R => '0'
    );
\tmp_6_load_reg_822_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(8),
      Q => tmp_6_load_reg_822(25),
      R => '0'
    );
\tmp_6_load_reg_822_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(9),
      Q => tmp_6_load_reg_822(26),
      R => '0'
    );
\tmp_6_load_reg_822_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(10),
      Q => tmp_6_load_reg_822(27),
      R => '0'
    );
\tmp_6_load_reg_822_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(11),
      Q => tmp_6_load_reg_822(28),
      R => '0'
    );
\tmp_6_load_reg_822_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(12),
      Q => tmp_6_load_reg_822(29),
      R => '0'
    );
\tmp_6_load_reg_822_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(13),
      Q => tmp_6_load_reg_822(30),
      R => '0'
    );
\tmp_6_load_reg_822_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_18(14),
      Q => tmp_6_load_reg_822(31),
      R => '0'
    );
\tmp_7_load_reg_832_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(0),
      Q => tmp_7_load_reg_832(17),
      R => '0'
    );
\tmp_7_load_reg_832_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(1),
      Q => tmp_7_load_reg_832(18),
      R => '0'
    );
\tmp_7_load_reg_832_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(2),
      Q => tmp_7_load_reg_832(19),
      R => '0'
    );
\tmp_7_load_reg_832_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(3),
      Q => tmp_7_load_reg_832(20),
      R => '0'
    );
\tmp_7_load_reg_832_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(4),
      Q => tmp_7_load_reg_832(21),
      R => '0'
    );
\tmp_7_load_reg_832_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(5),
      Q => tmp_7_load_reg_832(22),
      R => '0'
    );
\tmp_7_load_reg_832_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(6),
      Q => tmp_7_load_reg_832(23),
      R => '0'
    );
\tmp_7_load_reg_832_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(7),
      Q => tmp_7_load_reg_832(24),
      R => '0'
    );
\tmp_7_load_reg_832_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(8),
      Q => tmp_7_load_reg_832(25),
      R => '0'
    );
\tmp_7_load_reg_832_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(9),
      Q => tmp_7_load_reg_832(26),
      R => '0'
    );
\tmp_7_load_reg_832_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(10),
      Q => tmp_7_load_reg_832(27),
      R => '0'
    );
\tmp_7_load_reg_832_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(11),
      Q => tmp_7_load_reg_832(28),
      R => '0'
    );
\tmp_7_load_reg_832_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(12),
      Q => tmp_7_load_reg_832(29),
      R => '0'
    );
\tmp_7_load_reg_832_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(13),
      Q => tmp_7_load_reg_832(30),
      R => '0'
    );
\tmp_7_load_reg_832_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(6),
      D => ram_reg_16(14),
      Q => tmp_7_load_reg_832(31),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0 is
  port (
    \buff1_reg_i_1__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    C_mid_0_t_empty_n : out STD_LOGIC;
    C_mid_0_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_11_reg_683_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_70_cast_reg_391_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_0_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_0 : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0 is
  signal \^c_mid_0_i_full_n\ : STD_LOGIC;
  signal \^c_mid_0_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_4\ : STD_LOGIC;
  signal \full_n_i_1__18_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal \tptr[0]_i_1__0_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count[1]_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \empty_n_i_1__7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__0\ : label is "soft_lutpair18";
begin
  C_mid_0_i_full_n <= \^c_mid_0_i_full_n\;
  C_mid_0_t_empty_n <= \^c_mid_0_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_0_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_0,
      I4 => \^c_mid_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_0_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^c_mid_0_i_full_n\,
      I1 => ap_sync_reg_channel_write_C_mid_0,
      I2 => func15_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_0_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__7_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_4\,
      Q => \^c_mid_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_0_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_0_i_full_n\,
      O => \full_n_i_1__18_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_4\,
      Q => \^c_mid_0_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_0,
      I2 => \^c_mid_0_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__0_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__0_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_0_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore_72
     port map (
      ADDRARDADDR(7 downto 1) => \tmp_11_reg_683_reg[6]\(6 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(7 downto 1) => \tmp_70_cast_reg_391_reg[6]\(6 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      C_3_ce0 => C_3_ce0,
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0),
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0)
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__0_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__0_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15 is
  port (
    \buff1_reg_i_1__1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    C_mid_1_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_11_reg_683_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_70_cast_reg_391_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    func15_U0_C_mid_1_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    C_3_ce0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_1 : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    C_mid_6_t_empty_n : in STD_LOGIC;
    C_mid_4_t_empty_n : in STD_LOGIC;
    C_mid_5_t_empty_n : in STD_LOGIC;
    C_mid_0_t_empty_n : in STD_LOGIC;
    C_mid_3_t_empty_n : in STD_LOGIC;
    C_mid_2_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15 : entity is "kernel_2mm_C_mid_0";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15 is
  signal \^c_mid_1_i_full_n\ : STD_LOGIC;
  signal C_mid_1_t_empty_n : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_4\ : STD_LOGIC;
  signal \full_n_i_1__19_n_4\ : STD_LOGIC;
  signal int_ap_idle_i_10_n_4 : STD_LOGIC;
  signal \iptr[0]_i_1__1_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal \tptr[0]_i_1__1_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count[1]_i_2__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \empty_n_i_1__8\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of int_ap_idle_i_10 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__1\ : label is "soft_lutpair21";
begin
  C_mid_1_i_full_n <= \^c_mid_1_i_full_n\;
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => C_mid_1_t_empty_n,
      I1 => C_mid_0_t_empty_n,
      I2 => C_mid_3_t_empty_n,
      I3 => C_mid_2_t_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_mid_1_t_empty_n,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_1,
      I4 => \^c_mid_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => C_mid_1_t_empty_n,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^c_mid_1_i_full_n\,
      I1 => ap_sync_reg_channel_write_C_mid_1,
      I2 => func15_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => C_mid_1_t_empty_n,
      I4 => push_buf,
      O => \empty_n_i_1__8_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_4\,
      Q => C_mid_1_t_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => C_mid_1_t_empty_n,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_1_i_full_n\,
      O => \full_n_i_1__19_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_4\,
      Q => \^c_mid_1_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => C_mid_1_t_empty_n,
      I1 => C_mid_0_t_empty_n,
      I2 => C_mid_3_t_empty_n,
      I3 => C_mid_2_t_empty_n,
      O => int_ap_idle_i_10_n_4
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => int_ap_idle_i_10_n_4,
      I1 => kernel_2mm_U0_ap_start,
      I2 => \ap_CS_fsm_reg[0]_0\(0),
      I3 => C_mid_6_t_empty_n,
      I4 => C_mid_4_t_empty_n,
      I5 => C_mid_5_t_empty_n,
      O => int_ap_idle_reg
    );
\iptr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_1,
      I2 => \^c_mid_1_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__1_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__1_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_0_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_memcore
     port map (
      ADDRARDADDR(7 downto 1) => \tmp_11_reg_683_reg[6]\(6 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(7 downto 1) => \tmp_70_cast_reg_391_reg[6]\(6 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      C_3_ce0 => C_3_ce0,
      D(14 downto 0) => D(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0),
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0)
    );
\tptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_mid_1_t_empty_n,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__1_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__1_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_2_t_empty_n : out STD_LOGIC;
    C_mid_2_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_2_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2 is
  signal \^c_mid_2_i_full_n\ : STD_LOGIC;
  signal \^c_mid_2_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_4\ : STD_LOGIC;
  signal \full_n_i_1__20_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__2_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \empty_n_i_1__9\ : label is "soft_lutpair22";
begin
  C_mid_2_i_full_n <= \^c_mid_2_i_full_n\;
  C_mid_2_t_empty_n <= \^c_mid_2_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_2_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_2,
      I4 => \^c_mid_2_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_2_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_2_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__9_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_4\,
      Q => \^c_mid_2_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_2_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_2_i_full_n\,
      O => \full_n_i_1__20_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_4\,
      Q => \^c_mid_2_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_2,
      I2 => \^c_mid_2_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__2_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__2_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_70
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0)
    );
\tptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_2_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__2_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__2_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_3_t_empty_n : out STD_LOGIC;
    C_mid_3_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_3_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16 is
  signal \^c_mid_3_i_full_n\ : STD_LOGIC;
  signal \^c_mid_3_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_4\ : STD_LOGIC;
  signal \full_n_i_1__21_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__3_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__3_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \empty_n_i_1__10\ : label is "soft_lutpair23";
begin
  C_mid_3_i_full_n <= \^c_mid_3_i_full_n\;
  C_mid_3_t_empty_n <= \^c_mid_3_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_3_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_3,
      I4 => \^c_mid_3_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_3_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_3_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__10_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_4\,
      Q => \^c_mid_3_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_3_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_3_i_full_n\,
      O => \full_n_i_1__21_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_4\,
      Q => \^c_mid_3_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_3,
      I2 => \^c_mid_3_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__3_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__3_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_68
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0)
    );
\tptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_3_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__3_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__3_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_4_t_empty_n : out STD_LOGIC;
    C_mid_4_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_4_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_4 : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17 is
  signal \^c_mid_4_i_full_n\ : STD_LOGIC;
  signal \^c_mid_4_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_4\ : STD_LOGIC;
  signal \full_n_i_1__22_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__4_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal \tptr[0]_i_1__4_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count[1]_i_2__5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \empty_n_i_1__11\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__4\ : label is "soft_lutpair25";
begin
  C_mid_4_i_full_n <= \^c_mid_4_i_full_n\;
  C_mid_4_t_empty_n <= \^c_mid_4_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_4_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_4,
      I4 => \^c_mid_4_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_4_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^c_mid_4_i_full_n\,
      I1 => ap_sync_reg_channel_write_C_mid_4,
      I2 => func15_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_4_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__11_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_4\,
      Q => \^c_mid_4_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_4_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_4_i_full_n\,
      O => \full_n_i_1__22_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_4\,
      Q => \^c_mid_4_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_4,
      I2 => \^c_mid_4_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__4_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__4_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_66
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0)
    );
\tptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_4_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__4_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__4_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_5_t_empty_n : out STD_LOGIC;
    C_mid_5_i_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_5_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_5 : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    C_mid_4_t_empty_n : in STD_LOGIC;
    C_mid_7_t_empty_n : in STD_LOGIC;
    C_mid_6_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18 is
  signal \^c_mid_5_i_full_n\ : STD_LOGIC;
  signal \^c_mid_5_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_4\ : STD_LOGIC;
  signal \full_n_i_1__23_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__5_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal \tptr[0]_i_1__5_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count[1]_i_2__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \empty_n_i_1__12\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__5\ : label is "soft_lutpair27";
begin
  C_mid_5_i_full_n <= \^c_mid_5_i_full_n\;
  C_mid_5_t_empty_n <= \^c_mid_5_t_empty_n\;
\ap_CS_fsm[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^c_mid_5_t_empty_n\,
      I1 => C_mid_4_t_empty_n,
      I2 => C_mid_7_t_empty_n,
      I3 => C_mid_6_t_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_5_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_5,
      I4 => \^c_mid_5_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_5_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^c_mid_5_i_full_n\,
      I1 => ap_sync_reg_channel_write_C_mid_5,
      I2 => func15_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_5_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__12_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_4\,
      Q => \^c_mid_5_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_5_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_5_i_full_n\,
      O => \full_n_i_1__23_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_4\,
      Q => \^c_mid_5_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_5,
      I2 => \^c_mid_5_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__5_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__5_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_64
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0)
    );
\tptr[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_5_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__5_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__5_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_6_t_empty_n : out STD_LOGIC;
    C_mid_6_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_6_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19 is
  signal \^c_mid_6_i_full_n\ : STD_LOGIC;
  signal \^c_mid_6_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_4\ : STD_LOGIC;
  signal \full_n_i_1__24_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__6_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__6_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \empty_n_i_1__13\ : label is "soft_lutpair28";
begin
  C_mid_6_i_full_n <= \^c_mid_6_i_full_n\;
  C_mid_6_t_empty_n <= \^c_mid_6_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_6_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_6,
      I4 => \^c_mid_6_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_6_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_6_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__13_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_4\,
      Q => \^c_mid_6_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_6_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_6_i_full_n\,
      O => \full_n_i_1__24_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_4\,
      Q => \^c_mid_6_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_6,
      I2 => \^c_mid_6_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__6_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__6_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_62
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0)
    );
\tptr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_6_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__6_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__6_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    C_mid_7_t_empty_n : out STD_LOGIC;
    C_mid_7_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \C_2_addr_reg_708_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_mid_2_addr_reg_459_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    func15_U0_C_mid_7_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20 is
  signal \^c_mid_7_i_full_n\ : STD_LOGIC;
  signal \^c_mid_7_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_4\ : STD_LOGIC;
  signal \full_n_i_1__25_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__7_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__7_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \empty_n_i_1__14\ : label is "soft_lutpair29";
begin
  C_mid_7_i_full_n <= \^c_mid_7_i_full_n\;
  C_mid_7_t_empty_n <= \^c_mid_7_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_7_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_mid_7,
      I4 => \^c_mid_7_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^c_mid_7_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^c_mid_7_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__14_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_4\,
      Q => \^c_mid_7_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^c_mid_7_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^c_mid_7_i_full_n\,
      O => \full_n_i_1__25_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_4\,
      Q => \^c_mid_7_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_C_mid_7,
      I2 => \^c_mid_7_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__7_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__7_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_60
     port map (
      ADDRARDADDR(6 downto 1) => \C_2_addr_reg_708_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \C_mid_2_addr_reg_459_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0)
    );
\tptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_mid_7_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__7_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__7_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_0_load_reg_748_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_0_t_empty_n : out STD_LOGIC;
    tmp_mid_0_i_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_mid_execute_0_a_reg_611_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_12_reg_688_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D_mid_t_empty_n : in STD_LOGIC;
    tmp_mid_2_t_empty_n : in STD_LOGIC;
    tmp_mid_1_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_4\ : STD_LOGIC;
  signal \full_n_i_1__26_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__8_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_0_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_0_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__8_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_n_i_1__15\ : label is "soft_lutpair112";
begin
  tmp_mid_0_i_full_n <= \^tmp_mid_0_i_full_n\;
  tmp_mid_0_t_empty_n <= \^tmp_mid_0_t_empty_n\;
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^tmp_mid_0_t_empty_n\,
      I1 => D_mid_t_empty_n,
      I2 => tmp_mid_2_t_empty_n,
      I3 => tmp_mid_1_t_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_0_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_0,
      I4 => \^tmp_mid_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_0_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_0_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__15_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_4\,
      Q => \^tmp_mid_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_0_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_0_i_full_n\,
      O => \full_n_i_1__26_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_4\,
      Q => \^tmp_mid_0_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_0,
      I2 => \^tmp_mid_0_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__8_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__8_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore_38
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_mid_execute_0_a_reg_611_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_12_reg_688_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      \tmp_0_load_reg_748_reg[31]\(31 downto 0) => \tmp_0_load_reg_748_reg[31]\(31 downto 0)
    );
\tptr[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__8_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__8_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_load_reg_758_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_1_t_empty_n : out STD_LOGIC;
    tmp_mid_1_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_1_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_mid_execute_0_a_reg_611_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_12_reg_688_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22 : entity is "kernel_2mm_C_mid_2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_4\ : STD_LOGIC;
  signal \full_n_i_1__27_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__9_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_1_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_1_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__9_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \empty_n_i_1__16\ : label is "soft_lutpair113";
begin
  tmp_mid_1_i_full_n <= \^tmp_mid_1_i_full_n\;
  tmp_mid_1_t_empty_n <= \^tmp_mid_1_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_1_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_1,
      I4 => \^tmp_mid_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_1_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_1_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__16_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_4\,
      Q => \^tmp_mid_1_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_1_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_1_i_full_n\,
      O => \full_n_i_1__27_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_4\,
      Q => \^tmp_mid_1_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_1,
      I2 => \^tmp_mid_1_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__9_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__9_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_C_mid_2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_memcore
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_mid_execute_0_a_reg_611_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_12_reg_688_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      \tmp_1_load_reg_758_reg[31]\(31 downto 0) => \tmp_1_load_reg_758_reg[31]\(31 downto 0)
    );
\tptr[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_1_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__9_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__9_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D_mid_t_empty_n : out STD_LOGIC;
    D_mid_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_66_cast_reg_159_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_D_mid : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid is
  signal \^d_mid_i_full_n\ : STD_LOGIC;
  signal \^d_mid_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_4\ : STD_LOGIC;
  signal \full_n_i_1__17_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \empty_n_i_1__6\ : label is "soft_lutpair30";
begin
  D_mid_i_full_n <= \^d_mid_i_full_n\;
  D_mid_t_empty_n <= \^d_mid_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^d_mid_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_D_mid,
      I4 => \^d_mid_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^d_mid_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^d_mid_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__6_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_4\,
      Q => \^d_mid_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^d_mid_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^d_mid_i_full_n\,
      O => \full_n_i_1__17_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_4\,
      Q => \^d_mid_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_D_mid,
      I2 => \^d_mid_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_D_mid_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid_memcore
     port map (
      ADDRARDADDR(9 downto 1) => \tmp_66_cast_reg_159_reg[8]\(8 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(9 downto 1) => D(8 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      ap_clk => ap_clk,
      ram_reg(31 downto 0) => ram_reg(31 downto 0)
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^d_mid_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_2_t_empty_n : out STD_LOGIC;
    tmp_mid_2_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_2_addr_reg_778_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    readData32_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_mid_3_t_empty_n : in STD_LOGIC;
    tmp_mid_0_t_empty_n : in STD_LOGIC;
    tmp_mid_1_t_empty_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_2 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__17_n_4\ : STD_LOGIC;
  signal \full_n_i_1__28_n_4\ : STD_LOGIC;
  signal int_ap_idle_i_5_n_4 : STD_LOGIC;
  signal \iptr[0]_i_1__10_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_2_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_2_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__10_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \empty_n_i_1__17\ : label is "soft_lutpair114";
begin
  tmp_mid_2_i_full_n <= \^tmp_mid_2_i_full_n\;
  tmp_mid_2_t_empty_n <= \^tmp_mid_2_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_2_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_2,
      I4 => \^tmp_mid_2_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_2_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_2_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__17_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_4\,
      Q => \^tmp_mid_2_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_2_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_2_i_full_n\,
      O => \full_n_i_1__28_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_4\,
      Q => \^tmp_mid_2_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => int_ap_idle_i_5_n_4,
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => readData32_U0_ap_start,
      I4 => \ap_CS_fsm_reg[0]_1\(0),
      O => int_ap_idle_reg
    );
int_ap_idle_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^tmp_mid_2_t_empty_n\,
      I1 => tmp_mid_3_t_empty_n,
      I2 => tmp_mid_0_t_empty_n,
      I3 => tmp_mid_1_t_empty_n,
      I4 => empty_n_reg_0,
      O => int_ap_idle_i_5_n_4
    );
\iptr[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_2,
      I2 => \^tmp_mid_2_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__10_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__10_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_36
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_2_addr_reg_778_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_2_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__10_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__10_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_3_t_empty_n : out STD_LOGIC;
    tmp_mid_3_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_2_addr_reg_778_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23 : entity is "kernel_2mm_tmp_mig8j";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__18_n_4\ : STD_LOGIC;
  signal \full_n_i_1__29_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__11_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_3_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_3_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__11_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \empty_n_i_1__18\ : label is "soft_lutpair115";
begin
  tmp_mid_3_i_full_n <= \^tmp_mid_3_i_full_n\;
  tmp_mid_3_t_empty_n <= \^tmp_mid_3_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_3_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_3,
      I4 => \^tmp_mid_3_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_3_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_3_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__18_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_4\,
      Q => \^tmp_mid_3_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_3_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_3_i_full_n\,
      O => \full_n_i_1__29_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_4\,
      Q => \^tmp_mid_3_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_3,
      I2 => \^tmp_mid_3_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__11_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__11_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_34
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_2_addr_reg_778_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_3_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__11_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__11_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_4_t_empty_n : out STD_LOGIC;
    tmp_mid_4_i_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_2_addr_reg_778_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    tmp_mid_3_t_empty_n : in STD_LOGIC;
    tmp_mid_6_t_empty_n : in STD_LOGIC;
    tmp_mid_5_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24 : entity is "kernel_2mm_tmp_mig8j";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__19_n_4\ : STD_LOGIC;
  signal \full_n_i_1__30_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__12_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_4_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_4_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__12_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \empty_n_i_1__19\ : label is "soft_lutpair116";
begin
  tmp_mid_4_i_full_n <= \^tmp_mid_4_i_full_n\;
  tmp_mid_4_t_empty_n <= \^tmp_mid_4_t_empty_n\;
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^tmp_mid_4_t_empty_n\,
      I1 => tmp_mid_3_t_empty_n,
      I2 => tmp_mid_6_t_empty_n,
      I3 => tmp_mid_5_t_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_4_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_4,
      I4 => \^tmp_mid_4_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_4_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_4_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__19_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_4\,
      Q => \^tmp_mid_4_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_4_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_4_i_full_n\,
      O => \full_n_i_1__30_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_4\,
      Q => \^tmp_mid_4_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_4,
      I2 => \^tmp_mid_4_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__12_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__12_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_32
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_2_addr_reg_778_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_4_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__12_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__12_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_5_t_empty_n : out STD_LOGIC;
    tmp_mid_5_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_2_addr_reg_778_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    tmp_mid_4_t_empty_n : in STD_LOGIC;
    tmp_mid_7_t_empty_n : in STD_LOGIC;
    tmp_mid_6_t_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25 : entity is "kernel_2mm_tmp_mig8j";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__20_n_4\ : STD_LOGIC;
  signal \full_n_i_1__31_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__13_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_5_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_5_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__13_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \empty_n_i_1__20\ : label is "soft_lutpair117";
begin
  tmp_mid_5_i_full_n <= \^tmp_mid_5_i_full_n\;
  tmp_mid_5_t_empty_n <= \^tmp_mid_5_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_5_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_5,
      I4 => \^tmp_mid_5_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_5_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_5_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__20_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_4\,
      Q => \^tmp_mid_5_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_5_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_5_i_full_n\,
      O => \full_n_i_1__31_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_4\,
      Q => \^tmp_mid_5_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^tmp_mid_5_t_empty_n\,
      I1 => tmp_mid_4_t_empty_n,
      I2 => tmp_mid_7_t_empty_n,
      I3 => tmp_mid_6_t_empty_n,
      O => int_ap_idle_reg
    );
\iptr[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_5,
      I2 => \^tmp_mid_5_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__13_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__13_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_30
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_2_addr_reg_778_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_5_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__13_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__13_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_6_t_empty_n : out STD_LOGIC;
    tmp_mid_6_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_13_reg_693_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26 : entity is "kernel_2mm_tmp_mig8j";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_4\ : STD_LOGIC;
  signal \full_n_i_1__32_n_4\ : STD_LOGIC;
  signal \iptr[0]_i_1__14_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_mid_6_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_6_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__14_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \empty_n_i_1__21\ : label is "soft_lutpair118";
begin
  tmp_mid_6_i_full_n <= \^tmp_mid_6_i_full_n\;
  tmp_mid_6_t_empty_n <= \^tmp_mid_6_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_6_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_6,
      I4 => \^tmp_mid_6_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_6_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_6_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__21_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_4\,
      Q => \^tmp_mid_6_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_6_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_6_i_full_n\,
      O => \full_n_i_1__32_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_4\,
      Q => \^tmp_mid_6_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_6,
      I2 => \^tmp_mid_6_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__14_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__14_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore_28
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_13_reg_693_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_6_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__14_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__14_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27 is
  port (
    \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_mid_7_t_empty_n : out STD_LOGIC;
    tmp_mid_7_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    func24_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    func15_U0_tmp_7_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_13_reg_693_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_7_reg : in STD_LOGIC;
    func15_U0_ap_done : in STD_LOGIC;
    D_mid_t_empty_n : in STD_LOGIC;
    C_mid_7_t_empty_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    empty_n_reg_3 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27 : entity is "kernel_2mm_tmp_mig8j";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_4\ : STD_LOGIC;
  signal \full_n_i_1__33_n_4\ : STD_LOGIC;
  signal \^func24_u0_ap_start\ : STD_LOGIC;
  signal \iptr[0]_i_1__15_n_4\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal \^tmp_mid_7_i_full_n\ : STD_LOGIC;
  signal \^tmp_mid_7_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__15_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \count[1]_i_2__16\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \empty_n_i_1__22\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__15\ : label is "soft_lutpair120";
begin
  func24_U0_ap_start <= \^func24_u0_ap_start\;
  tmp_mid_7_i_full_n <= \^tmp_mid_7_i_full_n\;
  tmp_mid_7_t_empty_n <= \^tmp_mid_7_t_empty_n\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^tmp_mid_7_t_empty_n\,
      I1 => empty_n_reg_0,
      I2 => empty_n_reg_1,
      I3 => empty_n_reg_2,
      I4 => empty_n_reg_3,
      O => \^func24_u0_ap_start\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_7_t_empty_n\,
      I2 => func15_U0_ap_done,
      I3 => ap_sync_reg_channel_write_tmp_mid_7_reg,
      I4 => \^tmp_mid_7_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^tmp_mid_7_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^tmp_mid_7_i_full_n\,
      I1 => ap_sync_reg_channel_write_tmp_mid_7_reg,
      I2 => func15_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \^tmp_mid_7_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__22_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_4\,
      Q => \^tmp_mid_7_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^tmp_mid_7_t_empty_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^tmp_mid_7_i_full_n\,
      O => \full_n_i_1__33_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_4\,
      Q => \^tmp_mid_7_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^func24_u0_ap_start\,
      I1 => Q(0),
      I2 => D_mid_t_empty_n,
      I3 => C_mid_7_t_empty_n,
      O => int_ap_idle_reg
    );
\iptr[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => func15_U0_ap_done,
      I1 => ap_sync_reg_channel_write_tmp_mid_7_reg,
      I2 => \^tmp_mid_7_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__15_n_4\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__15_n_4\,
      Q => memcore_iaddr(0),
      R => ap_rst_n_inv
    );
kernel_2mm_tmp_mig8j_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_memcore
     port map (
      ADDRARDADDR(5 downto 1) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => \tmp_13_reg_693_reg[4]\(4 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(0) => Q(1),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0),
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0
    );
\tptr[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^tmp_mid_7_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__15_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__15_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6 is
  port (
    A_0_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_0_t_empty_n : out STD_LOGIC;
    A_0_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_0_ce0 : in STD_LOGIC;
    readData32_U0_A_0_we0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_A_0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_A_0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^a_0_i_full_n\ : STD_LOGIC;
  signal \^a_0_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__28_n_4\ : STD_LOGIC;
  signal \full_n_i_1__34_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__28_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \empty_n_i_1__28\ : label is "soft_lutpair0";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  A_0_i_full_n <= \^a_0_i_full_n\;
  A_0_t_empty_n <= \^a_0_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^a_0_t_empty_n\,
      I2 => ap_sync_reg_channel_write_A_0,
      I3 => readData32_U0_ap_done,
      I4 => \^a_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^a_0_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_A_0,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_0_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^a_0_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__28_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__28_n_4\,
      Q => \^a_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^a_0_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_A_0,
      I5 => pop_buf,
      O => \full_n_i_1__34_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_4\,
      Q => \^a_0_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_A_0_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappemb6_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore_90
     port map (
      ADDRARDADDR(8 downto 1) => D(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => Q(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      A_0_t_q0(31 downto 0) => A_0_t_q0(31 downto 0),
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      readData32_U0_A_0_we0 => readData32_U0_A_0_we0
    );
\tptr[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^a_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__28_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__28_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_1_t_empty_n : out STD_LOGIC;
    A_1_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : in STD_LOGIC;
    readData32_U0_A_1_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_16_i_i_reg_1283_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A_AXI_addr_read_reg_1277_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_A_1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_A_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0 : entity is "kernel_2mm_wrappemb6";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^a_1_i_full_n\ : STD_LOGIC;
  signal \^a_1_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__29_n_4\ : STD_LOGIC;
  signal \full_n_i_1__35_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__27_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__28\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \empty_n_i_1__29\ : label is "soft_lutpair1";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  A_1_i_full_n <= \^a_1_i_full_n\;
  A_1_t_empty_n <= \^a_1_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^a_1_t_empty_n\,
      I2 => ap_sync_reg_channel_write_A_1,
      I3 => readData32_U0_ap_done,
      I4 => \^a_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^a_1_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_A_1,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a_1_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^a_1_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__29_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__29_n_4\,
      Q => \^a_1_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^a_1_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_A_1,
      I5 => pop_buf,
      O => \full_n_i_1__35_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_4\,
      Q => \^a_1_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_A_1_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappemb6_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_memcore
     port map (
      ADDRARDADDR(8 downto 1) => Q(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => \tmp_16_i_i_reg_1283_reg[7]\(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0),
      D(31 downto 0) => D(31 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      readData32_U0_A_1_we0 => readData32_U0_A_1_we0
    );
\tptr[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^a_1_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__27_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__27_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq is
  port (
    B_0_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_0_t_empty_n : out STD_LOGIC;
    B_0_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : in STD_LOGIC;
    readData32_U0_B_0_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_24_i_i_reg_1346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_B_0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_B_0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_0_i_full_n\ : STD_LOGIC;
  signal \^b_0_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__30_n_4\ : STD_LOGIC;
  signal \full_n_i_1__36_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__26_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__27\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \empty_n_i_1__30\ : label is "soft_lutpair2";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  B_0_i_full_n <= \^b_0_i_full_n\;
  B_0_t_empty_n <= \^b_0_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^b_0_t_empty_n\,
      I2 => ap_sync_reg_channel_write_B_0,
      I3 => readData32_U0_ap_done,
      I4 => \^b_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^b_0_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_B_0,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b_0_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^b_0_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__30_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__30_n_4\,
      Q => \^b_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^b_0_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_B_0,
      I5 => pop_buf,
      O => \full_n_i_1__36_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_4\,
      Q => \^b_0_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_B_0_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeocq_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore_88
     port map (
      ADDRARDADDR(8 downto 1) => Q(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => \tmp_24_i_i_reg_1346_reg[7]\(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      readData32_U0_B_0_we0 => readData32_U0_B_0_we0
    );
\tptr[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^b_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__26_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__26_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1 is
  port (
    B_1_q0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_1_t_empty_n : out STD_LOGIC;
    B_1_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : in STD_LOGIC;
    readData32_U0_B_1_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_24_i_i_reg_1346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_AXI_addr_read_reg_1351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_B_1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_B_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1 : entity is "kernel_2mm_wrappeocq";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_1_i_full_n\ : STD_LOGIC;
  signal \^b_1_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__31_n_4\ : STD_LOGIC;
  signal \full_n_i_1__37_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__25_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__26\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \empty_n_i_1__31\ : label is "soft_lutpair3";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  B_1_i_full_n <= \^b_1_i_full_n\;
  B_1_t_empty_n <= \^b_1_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^b_1_t_empty_n\,
      I2 => ap_sync_reg_channel_write_B_1,
      I3 => readData32_U0_ap_done,
      I4 => \^b_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^b_1_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_B_1,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b_1_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^b_1_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__31_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__31_n_4\,
      Q => \^b_1_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^b_1_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_B_1,
      I5 => pop_buf,
      O => \full_n_i_1__37_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_4\,
      Q => \^b_1_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_B_1_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeocq_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_memcore
     port map (
      ADDRARDADDR(8 downto 1) => Q(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => \tmp_24_i_i_reg_1346_reg[7]\(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      readData32_U0_B_1_we0 => readData32_U0_B_1_we0
    );
\tptr[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^b_1_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__25_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__25_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK is
  port (
    func15_U0_C_mid_0_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_0_t_empty_n : out STD_LOGIC;
    C_0_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_0_we0 : in STD_LOGIC;
    \tmp_28_reg_386_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_32_i_i_reg_1413_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_0_i_full_n\ : STD_LOGIC;
  signal \^c_0_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__32_n_4\ : STD_LOGIC;
  signal \full_n_i_1__38_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__24_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__25\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \empty_n_i_1__32\ : label is "soft_lutpair4";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_0_i_full_n <= \^c_0_i_full_n\;
  C_0_t_empty_n <= \^c_0_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_0_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_0,
      I3 => readData32_U0_ap_done,
      I4 => \^c_0_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_0_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_0,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_0_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_0_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__32_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__32_n_4\,
      Q => \^c_0_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_0_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_0,
      I5 => pop_buf,
      O => \full_n_i_1__38_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_4\,
      Q => \^c_0_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_0_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeqcK_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore_86
     port map (
      ADDRARDADDR(7 downto 1) => \tmp_28_reg_386_reg[6]\(6 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(7 downto 1) => \tmp_32_i_i_reg_1413_reg[6]\(6 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0),
      readData32_U0_C_0_we0 => readData32_U0_C_0_we0
    );
\tptr[0]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__24_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__24_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2 is
  port (
    func15_U0_C_mid_1_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_1_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_1_we0 : in STD_LOGIC;
    \tmp_28_reg_386_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_32_i_i_reg_1413_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    C_0_t_empty_n : in STD_LOGIC;
    B_1_t_empty_n : in STD_LOGIC;
    B_0_t_empty_n : in STD_LOGIC;
    A_0_t_empty_n : in STD_LOGIC;
    A_1_t_empty_n : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2 : entity is "kernel_2mm_wrappeqcK";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_1_i_full_n\ : STD_LOGIC;
  signal C_1_t_empty_n : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__33_n_4\ : STD_LOGIC;
  signal \full_n_i_1__39_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__23_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__24\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \empty_n_i_1__33\ : label is "soft_lutpair5";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_1_i_full_n <= \^c_1_i_full_n\;
\ap_CS_fsm[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => C_1_t_empty_n,
      I1 => C_0_t_empty_n,
      I2 => B_1_t_empty_n,
      I3 => B_0_t_empty_n,
      I4 => A_0_t_empty_n,
      I5 => A_1_t_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_1_t_empty_n,
      I2 => ap_sync_reg_channel_write_C_1,
      I3 => readData32_U0_ap_done,
      I4 => \^c_1_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_1_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_1,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => C_1_t_empty_n,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => C_1_t_empty_n,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__33_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__33_n_4\,
      Q => C_1_t_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_1_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_1,
      I5 => pop_buf,
      O => \full_n_i_1__39_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__39_n_4\,
      Q => \^c_1_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => C_1_t_empty_n,
      I1 => C_0_t_empty_n,
      I2 => B_1_t_empty_n,
      I3 => B_0_t_empty_n,
      I4 => A_0_t_empty_n,
      I5 => A_1_t_empty_n,
      O => int_ap_idle_reg
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_1_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeqcK_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_memcore
     port map (
      ADDRARDADDR(7 downto 1) => \tmp_28_reg_386_reg[6]\(6 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(7 downto 1) => \tmp_32_i_i_reg_1413_reg[6]\(6 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0),
      readData32_U0_C_1_we0 => readData32_U0_C_1_we0
    );
\tptr[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_1_t_empty_n,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__23_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__23_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    gmem0_ARREADY : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    readData32_U0_m_axi_A_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_A_AXI_RREADY : in STD_LOGIC;
    \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi is
begin
bus_read: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(3 downto 0) => ARLEN(3 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ => \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\,
      m_axi_gmem0_ARADDR(29 downto 0) => m_axi_gmem0_ARADDR(29 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      readData32_U0_m_axi_A_AXI_ARVALID => readData32_U0_m_axi_A_AXI_ARVALID,
      readData32_U0_m_axi_A_AXI_RREADY => readData32_U0_m_axi_A_AXI_RREADY,
      s_ready_t_reg => gmem0_ARREADY,
      \sum_i_i_reg_1266_reg[29]\(29 downto 0) => Q(29 downto 0)
    );
bus_write: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    gmem1_ARREADY : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    readData32_U0_m_axi_B_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_B_AXI_RREADY : in STD_LOGIC;
    \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter10 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi is
begin
bus_read: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(3 downto 0) => ARLEN(3 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter10 => ap_enable_reg_pp1_iter10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ => \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\,
      m_axi_gmem1_ARADDR(29 downto 0) => m_axi_gmem1_ARADDR(29 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      readData32_U0_m_axi_B_AXI_ARVALID => readData32_U0_m_axi_B_AXI_ARVALID,
      readData32_U0_m_axi_B_AXI_RREADY => readData32_U0_m_axi_B_AXI_RREADY,
      s_ready_t_reg => gmem1_ARREADY,
      \sum5_i_i_reg_1335_reg[29]\(29 downto 0) => Q(29 downto 0)
    );
bus_write: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi is
  port (
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    gmem2_ARREADY : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    readData32_U0_m_axi_C_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_C_AXI_RREADY : in STD_LOGIC;
    \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter9 : in STD_LOGIC;
    ap_block_pp2_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi is
begin
bus_read: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(3 downto 0) => ARLEN(3 downto 0),
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter9 => ap_enable_reg_pp2_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ => \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\,
      m_axi_gmem2_ARADDR(29 downto 0) => m_axi_gmem2_ARADDR(29 downto 0),
      m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
      m_axi_gmem2_ARVALID => m_axi_gmem2_ARVALID,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => m_axi_gmem2_RRESP(1 downto 0),
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      readData32_U0_m_axi_C_AXI_ARVALID => readData32_U0_m_axi_C_AXI_ARVALID,
      readData32_U0_m_axi_C_AXI_RREADY => readData32_U0_m_axi_C_AXI_RREADY,
      s_ready_t_reg => gmem2_ARREADY,
      \sum9_i_i_reg_1402_reg[29]\(29 downto 0) => Q(29 downto 0)
    );
bus_write: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi is
  port (
    m_axi_gmem3_RREADY : out STD_LOGIC;
    m_axi_gmem3_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARVALID : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I_RVALID : out STD_LOGIC;
    gmem3_ARREADY : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem3_RVALID : in STD_LOGIC;
    m_axi_gmem3_ARREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem3_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    readData32_U0_m_axi_D_input_AXI_ARVALID : in STD_LOGIC;
    readData32_U0_m_axi_D_input_AXI_RREADY : in STD_LOGIC;
    \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9 : in STD_LOGIC;
    ap_block_pp3_stage0_subdone : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi is
begin
bus_read: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      I_RDATA(31 downto 0) => I_RDATA(31 downto 0),
      I_RVALID => I_RVALID,
      Q(3 downto 0) => ARLEN(3 downto 0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter9 => ap_enable_reg_pp3_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ => \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\,
      m_axi_gmem3_ARADDR(29 downto 0) => m_axi_gmem3_ARADDR(29 downto 0),
      m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
      m_axi_gmem3_ARVALID => m_axi_gmem3_ARVALID,
      m_axi_gmem3_RREADY => m_axi_gmem3_RREADY,
      m_axi_gmem3_RRESP(1 downto 0) => m_axi_gmem3_RRESP(1 downto 0),
      m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
      readData32_U0_m_axi_D_input_AXI_ARVALID => readData32_U0_m_axi_D_input_AXI_ARVALID,
      readData32_U0_m_axi_D_input_AXI_RREADY => readData32_U0_m_axi_D_input_AXI_RREADY,
      s_ready_t_reg => gmem3_ARREADY,
      \sum1_i_i_reg_1469_reg[29]\(29 downto 0) => Q(29 downto 0)
    );
bus_write: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi is
  port (
    gmem4_WREADY : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    gmem4_AWREADY : out STD_LOGIC;
    m_axi_gmem4_BREADY : out STD_LOGIC;
    \pout_reg[2]\ : out STD_LOGIC;
    gmem4_BVALID : out STD_LOGIC;
    m_axi_gmem4_WVALID : out STD_LOGIC;
    m_axi_gmem4_WLAST : out STD_LOGIC;
    m_axi_gmem4_RREADY : out STD_LOGIC;
    m_axi_gmem4_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem4_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_vld_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_gmem4_RVALID : in STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    m_axi_gmem4_AWREADY : in STD_LOGIC;
    writeData_U0_m_axi_D_output_AXI_AWVALID : in STD_LOGIC;
    m_axi_gmem4_BVALID : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_reg : in STD_LOGIC;
    \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ : in STD_LOGIC;
    \sum_i_reg_302_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    pop0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_write_n_13 : STD_LOGIC;
  signal bus_write_n_14 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_7 : STD_LOGIC;
  signal wreq_throttl_n_8 : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_read
     port map (
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axi_gmem4_RREADY => m_axi_gmem4_RREADY,
      m_axi_gmem4_RVALID => m_axi_gmem4_RVALID
    );
bus_write: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(31 downto 0) => D(31 downto 0),
      E(0) => bus_write_n_13,
      Q(3 downto 0) => \^q\(3 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      WEBWE(0) => WEBWE(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8_reg => ap_enable_reg_pp0_iter8_reg,
      ap_rst_n => ap_rst_n,
      data_vld_reg => data_vld_reg,
      data_vld_reg_0 => data_vld_reg_0,
      \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ => \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\,
      gmem4_BVALID => gmem4_BVALID,
      gmem4_WREADY => gmem4_WREADY,
      m_axi_gmem4_AWADDR(29 downto 0) => m_axi_gmem4_AWADDR(29 downto 0),
      m_axi_gmem4_BREADY => m_axi_gmem4_BREADY,
      m_axi_gmem4_BVALID => m_axi_gmem4_BVALID,
      m_axi_gmem4_WDATA(31 downto 0) => m_axi_gmem4_WDATA(31 downto 0),
      m_axi_gmem4_WLAST => m_axi_gmem4_WLAST,
      m_axi_gmem4_WREADY => m_axi_gmem4_WREADY,
      m_axi_gmem4_WSTRB(3 downto 0) => m_axi_gmem4_WSTRB(3 downto 0),
      m_axi_gmem4_WVALID => m_axi_gmem4_WVALID,
      pop0 => pop0,
      \pout_reg[2]\ => \pout_reg[2]\,
      push => push,
      s_ready_t_reg => gmem4_AWREADY,
      \sum_i_reg_302_reg[29]\(29 downto 0) => \sum_i_reg_302_reg[29]\(29 downto 0),
      \throttl_cnt_reg[1]\(1 downto 0) => p_0_in(1 downto 0),
      \throttl_cnt_reg[1]_0\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[5]\ => wreq_throttl_n_7,
      \throttl_cnt_reg[6]\ => wreq_throttl_n_8,
      \throttl_cnt_reg[7]\ => bus_write_n_14,
      writeData_U0_m_axi_D_output_AXI_AWVALID => writeData_U0_m_axi_D_output_AXI_AWVALID
    );
wreq_throttl: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_13,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \could_multi_bursts.awlen_buf_reg[1]\ => bus_write_n_14,
      \could_multi_bursts.awlen_buf_reg[3]\(1 downto 0) => \^q\(3 downto 2),
      \could_multi_bursts.loop_cnt_reg[0]\ => wreq_throttl_n_7,
      m_axi_gmem4_AWREADY => m_axi_gmem4_AWREADY,
      m_axi_gmem4_AWVALID => m_axi_gmem4_AWVALID,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4 is
  port (
    func15_U0_C_mid_2_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_2_i_full_n : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    kernel_2mm_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_2_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    C_3_t_empty_n : in STD_LOGIC;
    C_4_t_empty_n : in STD_LOGIC;
    C_5_t_empty_n : in STD_LOGIC;
    C_6_t_empty_n : in STD_LOGIC;
    C_7_t_empty_n : in STD_LOGIC;
    D_t_empty_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_2 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_2_i_full_n\ : STD_LOGIC;
  signal C_2_t_empty_n : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__0_n_4\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__34_n_4\ : STD_LOGIC;
  signal \full_n_i_1__40_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__22_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count[1]_i_2__23\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \empty_n_i_1__34\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_ap_idle_i_8 : label is "soft_lutpair7";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_2_i_full_n <= \^c_2_i_full_n\;
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4__0_n_4\,
      I1 => C_6_t_empty_n,
      I2 => C_7_t_empty_n,
      I3 => D_t_empty_n,
      I4 => empty_n_reg_0,
      O => kernel_2mm_U0_ap_start
    );
\ap_CS_fsm[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => C_2_t_empty_n,
      I1 => C_3_t_empty_n,
      I2 => C_4_t_empty_n,
      I3 => C_5_t_empty_n,
      O => \ap_CS_fsm[1]_i_4__0_n_4\
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_2_t_empty_n,
      I2 => ap_sync_reg_channel_write_C_2,
      I3 => readData32_U0_ap_done,
      I4 => \^c_2_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_2_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_2,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => C_2_t_empty_n,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => C_2_t_empty_n,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__34_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__34_n_4\,
      Q => C_2_t_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_2_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_2,
      I5 => pop_buf,
      O => \full_n_i_1__40_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__40_n_4\,
      Q => \^c_2_i_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => C_2_t_empty_n,
      I1 => C_3_t_empty_n,
      I2 => C_4_t_empty_n,
      I3 => C_5_t_empty_n,
      O => int_ap_idle_reg
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_2_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_84
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0),
      readData32_U0_C_2_we0 => readData32_U0_C_2_we0
    );
\tptr[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => C_2_t_empty_n,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__22_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__22_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3 is
  port (
    func15_U0_C_mid_3_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_3_t_empty_n : out STD_LOGIC;
    C_3_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_3_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3 : entity is "kernel_2mm_wrappesc4";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_3_i_full_n\ : STD_LOGIC;
  signal \^c_3_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__35_n_4\ : STD_LOGIC;
  signal \full_n_i_1__41_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__21_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__22\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \empty_n_i_1__35\ : label is "soft_lutpair8";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_3_i_full_n <= \^c_3_i_full_n\;
  C_3_t_empty_n <= \^c_3_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_3_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_3,
      I3 => readData32_U0_ap_done,
      I4 => \^c_3_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_3_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_3,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_3_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_3_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__35_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__35_n_4\,
      Q => \^c_3_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_3_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_3,
      I5 => pop_buf,
      O => \full_n_i_1__41_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__41_n_4\,
      Q => \^c_3_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_3_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_82
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0),
      readData32_U0_C_3_we0 => readData32_U0_C_3_we0
    );
\tptr[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_3_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__21_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__21_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4 is
  port (
    func15_U0_C_mid_4_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_4_t_empty_n : out STD_LOGIC;
    C_4_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_4_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_4_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4 : entity is "kernel_2mm_wrappesc4";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_4_i_full_n\ : STD_LOGIC;
  signal \^c_4_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__36_n_4\ : STD_LOGIC;
  signal \full_n_i_1__42_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__20_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__21\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \empty_n_i_1__36\ : label is "soft_lutpair9";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_4_i_full_n <= \^c_4_i_full_n\;
  C_4_t_empty_n <= \^c_4_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_4_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_4,
      I3 => readData32_U0_ap_done,
      I4 => \^c_4_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_4_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_4,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_4_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_4_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__36_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__36_n_4\,
      Q => \^c_4_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_4_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_4,
      I5 => pop_buf,
      O => \full_n_i_1__42_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__42_n_4\,
      Q => \^c_4_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_4_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_80
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0),
      readData32_U0_C_4_we0 => readData32_U0_C_4_we0
    );
\tptr[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_4_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__20_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__20_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5 is
  port (
    func15_U0_C_mid_5_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_5_t_empty_n : out STD_LOGIC;
    C_5_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_5_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_5_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5 : entity is "kernel_2mm_wrappesc4";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_5_i_full_n\ : STD_LOGIC;
  signal \^c_5_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__37_n_4\ : STD_LOGIC;
  signal \full_n_i_1__43_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__19_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \empty_n_i_1__37\ : label is "soft_lutpair10";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_5_i_full_n <= \^c_5_i_full_n\;
  C_5_t_empty_n <= \^c_5_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_5_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_5,
      I3 => readData32_U0_ap_done,
      I4 => \^c_5_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_5_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_5,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_5_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_5_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__37_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__37_n_4\,
      Q => \^c_5_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_5_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_5,
      I5 => pop_buf,
      O => \full_n_i_1__43_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__43_n_4\,
      Q => \^c_5_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_5_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_78
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0),
      readData32_U0_C_5_we0 => readData32_U0_C_5_we0
    );
\tptr[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_5_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__19_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__19_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6 is
  port (
    func15_U0_C_mid_6_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_6_t_empty_n : out STD_LOGIC;
    C_6_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_6_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_6_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6 : entity is "kernel_2mm_wrappesc4";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_6_i_full_n\ : STD_LOGIC;
  signal \^c_6_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__38_n_4\ : STD_LOGIC;
  signal \full_n_i_1__44_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__18_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__19\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \empty_n_i_1__38\ : label is "soft_lutpair11";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_6_i_full_n <= \^c_6_i_full_n\;
  C_6_t_empty_n <= \^c_6_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_6_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_6,
      I3 => readData32_U0_ap_done,
      I4 => \^c_6_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_6_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_6,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_6_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_6_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__38_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__38_n_4\,
      Q => \^c_6_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_6_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_6,
      I5 => pop_buf,
      O => \full_n_i_1__44_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__44_n_4\,
      Q => \^c_6_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_6_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore_76
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0),
      readData32_U0_C_6_we0 => readData32_U0_C_6_we0
    );
\tptr[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_6_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__18_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__18_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7 is
  port (
    func15_U0_C_mid_7_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    C_7_t_empty_n : out STD_LOGIC;
    C_7_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    readData32_U0_C_7_we0 : in STD_LOGIC;
    \tmp_70_cast_reg_391_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_32_i_i_reg_1413_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \C_AXI_addr_read_reg_1418_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_C_7_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_C_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7 : entity is "kernel_2mm_wrappesc4";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c_7_i_full_n\ : STD_LOGIC;
  signal \^c_7_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__39_n_4\ : STD_LOGIC;
  signal \full_n_i_1__45_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \tptr[0]_i_1__17_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__18\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_n_i_1__39\ : label is "soft_lutpair12";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  C_7_i_full_n <= \^c_7_i_full_n\;
  C_7_t_empty_n <= \^c_7_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_7_t_empty_n\,
      I2 => ap_sync_reg_channel_write_C_7,
      I3 => readData32_U0_ap_done,
      I4 => \^c_7_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^c_7_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_C_7,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^c_7_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_7_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__39_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__39_n_4\,
      Q => \^c_7_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^c_7_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_C_7,
      I5 => pop_buf,
      O => \full_n_i_1__45_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__45_n_4\,
      Q => \^c_7_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_C_7_reg,
      Q => \^addrbwraddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappesc4_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_memcore
     port map (
      ADDRARDADDR(6 downto 1) => \tmp_70_cast_reg_391_reg[5]\(5 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(6 downto 1) => \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0),
      readData32_U0_C_7_we0 => readData32_U0_C_7_we0
    );
\tptr[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^c_7_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__17_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__17_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_t_empty_n : out STD_LOGIC;
    D_i_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_D_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \D_input_AXI_addr_rea_reg_1480_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_D_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    readData32_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_D_reg_0 : in STD_LOGIC
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2 is
  signal \^d_i_full_n\ : STD_LOGIC;
  signal \^d_t_empty_n\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__40_n_4\ : STD_LOGIC;
  signal \full_n_i_1__46_n_4\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop_buf : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__16_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__17\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_n_i_1__40\ : label is "soft_lutpair13";
begin
  D_i_full_n <= \^d_i_full_n\;
  D_t_empty_n <= \^d_t_empty_n\;
  ram_reg(0) <= \^ram_reg\(0);
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^d_t_empty_n\,
      I2 => ap_sync_reg_channel_write_D_reg_0,
      I3 => readData32_U0_ap_done,
      I4 => \^d_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => count(0),
      I1 => \^d_i_full_n\,
      I2 => readData32_U0_ap_done,
      I3 => ap_sync_reg_channel_write_D_reg_0,
      I4 => pop_buf,
      I5 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count[1]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d_t_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => pop_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^d_t_empty_n\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => push_buf,
      O => \empty_n_i_1__40_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__40_n_4\,
      Q => \^d_t_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^d_i_full_n\,
      I3 => readData32_U0_ap_done,
      I4 => ap_sync_reg_channel_write_D_reg_0,
      I5 => pop_buf,
      O => \full_n_i_1__46_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__46_n_4\,
      Q => \^d_i_full_n\,
      S => ap_rst_n_inv
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_channel_write_D_reg,
      Q => \^ram_reg\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeyd2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore_74
     port map (
      ADDRARDADDR(9 downto 1) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(0) => \^ram_reg\(0),
      ADDRBWRADDR(9 downto 1) => D(8 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0) => \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      readData32_U0_D_ce0 => readData32_U0_D_ce0
    );
\tptr[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^d_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__16_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__16_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8 is
  port (
    I_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    writeData_U0_ap_start : out STD_LOGIC;
    kernel_2mm_U0_D_output_full_n : out STD_LOGIC;
    writeData_U0_D_output_AXI_offset_read : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    writeData_U0_D_output_ce0 : in STD_LOGIC;
    D_output_load_reg_3180 : in STD_LOGIC;
    \D_output_addr_reg_663_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sum_1_1_reg_808_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    D_output_AXI_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_start_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    D_t_empty_n : in STD_LOGIC;
    C_7_t_empty_n : in STD_LOGIC;
    C_6_t_empty_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    func24_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8 : entity is "kernel_2mm_wrappeyd2";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_4\ : STD_LOGIC;
  signal \count[1]_i_1_n_4\ : STD_LOGIC;
  signal \empty_n_i_1__41_n_4\ : STD_LOGIC;
  signal \full_n_i_1__47_n_4\ : STD_LOGIC;
  signal int_ap_idle_i_3_n_4 : STD_LOGIC;
  signal \^kernel_2mm_u0_d_output_full_n\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__29_n_4\ : STD_LOGIC;
  signal \^writedata_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \empty_n_i_1__41\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sext_cast_i_reg_268[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__29\ : label is "soft_lutpair16";
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  kernel_2mm_U0_D_output_full_n <= \^kernel_2mm_u0_d_output_full_n\;
  writeData_U0_ap_start <= \^writedata_u0_ap_start\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887777777788888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => \^writedata_u0_ap_start\,
      I2 => func24_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => \^kernel_2mm_u0_d_output_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_4\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^writedata_u0_ap_start\,
      I3 => \ap_CS_fsm_reg[2]\(1),
      I4 => count(1),
      O => \count[1]_i_1_n_4\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_4\,
      Q => count(0),
      R => ap_rst_n_inv
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_4\,
      Q => count(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^writedata_u0_ap_start\,
      I3 => \ap_CS_fsm_reg[2]\(1),
      I4 => push_buf,
      O => \empty_n_i_1__41_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__41_n_4\,
      Q => \^writedata_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^writedata_u0_ap_start\,
      I4 => \ap_CS_fsm_reg[2]\(1),
      I5 => \^kernel_2mm_u0_d_output_full_n\,
      O => \full_n_i_1__47_n_4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__47_n_4\,
      Q => \^kernel_2mm_u0_d_output_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => int_ap_start_reg,
      I1 => \^writedata_u0_ap_start\,
      I2 => \ap_CS_fsm_reg[2]\(0),
      I3 => int_ap_idle_i_3_n_4,
      I4 => empty_n_reg_0,
      O => ap_idle
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^writedata_u0_ap_start\,
      I1 => D_t_empty_n,
      I2 => C_7_t_empty_n,
      I3 => C_6_t_empty_n,
      I4 => empty_n_reg_1,
      O => int_ap_idle_i_3_n_4
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg,
      Q => \^addrardaddr\(0),
      R => ap_rst_n_inv
    );
kernel_2mm_wrappeyd2_memcore_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_memcore
     port map (
      ADDRARDADDR(9 downto 1) => \D_output_addr_reg_663_reg[8]\(8 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(9 downto 1) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      D_output_load_reg_3180 => D_output_load_reg_3180,
      I_WDATA(31 downto 0) => I_WDATA(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \sum_1_1_reg_808_reg[31]\(31 downto 0) => \sum_1_1_reg_808_reg[31]\(31 downto 0),
      writeData_U0_D_output_ce0 => writeData_U0_D_output_ce0
    );
\sext_cast_i_reg_268[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^writedata_u0_ap_start\,
      I1 => D_output_AXI_c_empty_n,
      I2 => \ap_CS_fsm_reg[2]\(0),
      O => writeData_U0_D_output_AXI_offset_read
    );
\tptr[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => \^writedata_u0_ap_start\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__29_n_4\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__29_n_4\,
      Q => memcore_taddr(0),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_func15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_tmp_mid_6_reg : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_7 : out STD_LOGIC;
    func15_U0_ap_done : out STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2_reg : out STD_LOGIC;
    \j_reg_63_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \k_reg_277_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_func1_execute8_fu_66_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_buf : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_0 : out STD_LOGIC;
    ap_sync_channel_write_D_mid : out STD_LOGIC;
    ap_sync_channel_write_C_mid_0 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_1 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_2 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_3 : out STD_LOGIC;
    push_buf_1 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_4 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_5 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_6 : out STD_LOGIC;
    push_buf_2 : out STD_LOGIC;
    ap_sync_channel_write_C_mid_7 : out STD_LOGIC;
    push_buf_3 : out STD_LOGIC;
    push_buf_4 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_1 : out STD_LOGIC;
    push_buf_5 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_2 : out STD_LOGIC;
    push_buf_6 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_3 : out STD_LOGIC;
    push_buf_7 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_4 : out STD_LOGIC;
    push_buf_8 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_5 : out STD_LOGIC;
    push_buf_9 : out STD_LOGIC;
    ap_sync_channel_write_tmp_mid_6 : out STD_LOGIC;
    push_buf_10 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    func15_U0_tmp_7_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    func15_U0_tmp_1_ce0 : out STD_LOGIC;
    kernel_2mm_U0_A_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \A_1_addr_reg_695_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_0_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    C_0_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_10 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    B_1_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A_0_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_D_mid : in STD_LOGIC;
    D_mid_i_full_n : in STD_LOGIC;
    C_mid_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_1 : in STD_LOGIC;
    C_mid_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2 : in STD_LOGIC;
    C_mid_2_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_3 : in STD_LOGIC;
    C_mid_3_i_full_n : in STD_LOGIC;
    C_mid_5_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_5 : in STD_LOGIC;
    C_mid_4_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_4 : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_6 : in STD_LOGIC;
    C_mid_6_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_7 : in STD_LOGIC;
    C_mid_7_i_full_n : in STD_LOGIC;
    tmp_mid_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_1 : in STD_LOGIC;
    tmp_mid_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_2 : in STD_LOGIC;
    tmp_mid_2_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_3 : in STD_LOGIC;
    tmp_mid_3_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_4 : in STD_LOGIC;
    tmp_mid_4_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_5 : in STD_LOGIC;
    tmp_mid_5_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_6 : in STD_LOGIC;
    tmp_mid_6_i_full_n : in STD_LOGIC;
    tmp_mid_7_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_tmp_mid_7_reg : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A_1_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_func15;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_func15 is
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal grp_buffer_func1_C7_fu_94_ap_done : STD_LOGIC;
  signal grp_buffer_func1_C7_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_buffer_func1_C7_fu_94_n_9 : STD_LOGIC;
  signal grp_buffer_func1_D6_fu_130_ap_done : STD_LOGIC;
  signal grp_buffer_func1_D6_fu_130_ap_start_reg : STD_LOGIC;
  signal grp_buffer_func1_D6_fu_130_n_10 : STD_LOGIC;
  signal grp_func1_execute8_fu_66_ap_start_reg : STD_LOGIC;
  signal \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_func1_execute8_fu_66_n_14 : STD_LOGIC;
  signal grp_func1_execute8_fu_66_n_15 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  grp_func1_execute8_fu_66_ap_start_reg_reg_0(0) <= \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_func1_execute8_fu_66_n_15,
      Q => ap_done_reg,
      R => '0'
    );
grp_buffer_func1_C7_fu_94: entity work.zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_C7
     port map (
      C_0_address0(6 downto 0) => C_0_address0(6 downto 0),
      Q(4 downto 0) => \k_reg_277_reg[3]\(4 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_buffer_func1_C7_fu_94_ap_done => grp_buffer_func1_C7_fu_94_ap_done,
      grp_buffer_func1_C7_fu_94_ap_start_reg => grp_buffer_func1_C7_fu_94_ap_start_reg,
      grp_buffer_func1_C7_fu_94_ap_start_reg_reg => grp_buffer_func1_C7_fu_94_n_9,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      ram_reg(6 downto 0) => ram_reg_9(6 downto 0),
      ram_reg_0(5 downto 0) => ram_reg_10(5 downto 0)
    );
grp_buffer_func1_C7_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_buffer_func1_C7_fu_94_n_9,
      Q => grp_buffer_func1_C7_fu_94_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_buffer_func1_D6_fu_130: entity work.zedboard_base_kernel_2mm_wrapper_0_0_buffer_func1_D6
     port map (
      D(5 downto 0) => D(8 downto 3),
      Q(2 downto 0) => \j_reg_63_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_buffer_func1_D6_fu_130_ap_done => grp_buffer_func1_D6_fu_130_ap_done,
      grp_buffer_func1_D6_fu_130_ap_start_reg => grp_buffer_func1_D6_fu_130_ap_start_reg,
      grp_buffer_func1_D6_fu_130_ap_start_reg_reg => grp_buffer_func1_D6_fu_130_n_10,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      ram_reg(8 downto 0) => ram_reg_11(8 downto 0),
      \tmp_66_cast_reg_159_reg[2]_0\(2 downto 0) => D(2 downto 0)
    );
grp_buffer_func1_D6_fu_130_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_buffer_func1_D6_fu_130_n_10,
      Q => grp_buffer_func1_D6_fu_130_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_func1_execute8_fu_66: entity work.zedboard_base_kernel_2mm_wrapper_0_0_func1_execute8
     port map (
      A(16 downto 0) => A(16 downto 0),
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      A_0_q0(31 downto 0) => A_0_q0(31 downto 0),
      \A_1_addr_reg_695_reg[7]_0\(7 downto 0) => \A_1_addr_reg_695_reg[7]\(7 downto 0),
      A_1_address0(7 downto 0) => A_1_address0(7 downto 0),
      A_1_q0(31 downto 0) => A_1_q0(31 downto 0),
      B(16 downto 0) => B(16 downto 0),
      B_0_address0(7 downto 0) => B_0_address0(7 downto 0),
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      B_1_address0(7 downto 0) => B_1_address0(7 downto 0),
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      C_mid_0_i_full_n => C_mid_0_i_full_n,
      C_mid_1_i_full_n => C_mid_1_i_full_n,
      C_mid_2_i_full_n => C_mid_2_i_full_n,
      C_mid_3_i_full_n => C_mid_3_i_full_n,
      C_mid_4_i_full_n => C_mid_4_i_full_n,
      C_mid_5_i_full_n => C_mid_5_i_full_n,
      C_mid_6_i_full_n => C_mid_6_i_full_n,
      C_mid_7_i_full_n => C_mid_7_i_full_n,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      D_mid_i_full_n => D_mid_i_full_n,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => \^grp_func1_execute8_fu_66_ap_start_reg_reg_0\(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => grp_func1_execute8_fu_66_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_C_mid_0 => ap_sync_channel_write_C_mid_0,
      ap_sync_channel_write_C_mid_1 => ap_sync_channel_write_C_mid_1,
      ap_sync_channel_write_C_mid_2 => ap_sync_channel_write_C_mid_2,
      ap_sync_channel_write_C_mid_3 => ap_sync_channel_write_C_mid_3,
      ap_sync_channel_write_C_mid_4 => ap_sync_channel_write_C_mid_4,
      ap_sync_channel_write_C_mid_5 => ap_sync_channel_write_C_mid_5,
      ap_sync_channel_write_C_mid_6 => ap_sync_channel_write_C_mid_6,
      ap_sync_channel_write_C_mid_7 => ap_sync_channel_write_C_mid_7,
      ap_sync_channel_write_D_mid => ap_sync_channel_write_D_mid,
      ap_sync_channel_write_tmp_mid_0 => ap_sync_channel_write_tmp_mid_0,
      ap_sync_channel_write_tmp_mid_1 => ap_sync_channel_write_tmp_mid_1,
      ap_sync_channel_write_tmp_mid_2 => ap_sync_channel_write_tmp_mid_2,
      ap_sync_channel_write_tmp_mid_3 => ap_sync_channel_write_tmp_mid_3,
      ap_sync_channel_write_tmp_mid_4 => ap_sync_channel_write_tmp_mid_4,
      ap_sync_channel_write_tmp_mid_5 => ap_sync_channel_write_tmp_mid_5,
      ap_sync_channel_write_tmp_mid_6 => ap_sync_channel_write_tmp_mid_6,
      ap_sync_channel_write_tmp_mid_7 => ap_sync_channel_write_tmp_mid_7,
      ap_sync_reg_channel_write_C_mid_0 => ap_sync_reg_channel_write_C_mid_0,
      ap_sync_reg_channel_write_C_mid_1 => ap_sync_reg_channel_write_C_mid_1,
      ap_sync_reg_channel_write_C_mid_2 => ap_sync_reg_channel_write_C_mid_2,
      ap_sync_reg_channel_write_C_mid_2_reg => ap_sync_reg_channel_write_C_mid_2_reg,
      ap_sync_reg_channel_write_C_mid_3 => ap_sync_reg_channel_write_C_mid_3,
      ap_sync_reg_channel_write_C_mid_4 => ap_sync_reg_channel_write_C_mid_4,
      ap_sync_reg_channel_write_C_mid_5 => ap_sync_reg_channel_write_C_mid_5,
      ap_sync_reg_channel_write_C_mid_6 => ap_sync_reg_channel_write_C_mid_6,
      ap_sync_reg_channel_write_C_mid_7 => ap_sync_reg_channel_write_C_mid_7,
      ap_sync_reg_channel_write_D_mid => ap_sync_reg_channel_write_D_mid,
      ap_sync_reg_channel_write_tmp_mid_0 => ap_sync_reg_channel_write_tmp_mid_0,
      ap_sync_reg_channel_write_tmp_mid_1 => ap_sync_reg_channel_write_tmp_mid_1,
      ap_sync_reg_channel_write_tmp_mid_2 => ap_sync_reg_channel_write_tmp_mid_2,
      ap_sync_reg_channel_write_tmp_mid_3 => ap_sync_reg_channel_write_tmp_mid_3,
      ap_sync_reg_channel_write_tmp_mid_4 => ap_sync_reg_channel_write_tmp_mid_4,
      ap_sync_reg_channel_write_tmp_mid_5 => ap_sync_reg_channel_write_tmp_mid_5,
      ap_sync_reg_channel_write_tmp_mid_6 => ap_sync_reg_channel_write_tmp_mid_6,
      ap_sync_reg_channel_write_tmp_mid_6_reg => ap_sync_reg_channel_write_tmp_mid_6_reg,
      ap_sync_reg_channel_write_tmp_mid_7_reg => func15_U0_ap_done,
      ap_sync_reg_channel_write_tmp_mid_7_reg_0 => ap_sync_reg_channel_write_tmp_mid_7_reg,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      grp_buffer_func1_C7_fu_94_ap_done => grp_buffer_func1_C7_fu_94_ap_done,
      grp_buffer_func1_D6_fu_130_ap_done => grp_buffer_func1_D6_fu_130_ap_done,
      grp_func1_execute8_fu_66_ap_start_reg => grp_func1_execute8_fu_66_ap_start_reg,
      grp_func1_execute8_fu_66_ap_start_reg_reg => grp_func1_execute8_fu_66_n_14,
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      push_buf => push_buf,
      push_buf_0 => push_buf_0,
      push_buf_1 => push_buf_1,
      push_buf_10 => push_buf_10,
      push_buf_2 => push_buf_2,
      push_buf_3 => push_buf_3,
      push_buf_4 => push_buf_4,
      push_buf_5 => push_buf_5,
      push_buf_6 => push_buf_6,
      push_buf_7 => push_buf_7,
      push_buf_8 => push_buf_8,
      push_buf_9 => push_buf_9,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(0) => ram_reg_1(0),
      ram_reg_10(14 downto 0) => ram_reg_13(14 downto 0),
      ram_reg_11(31 downto 0) => ram_reg_14(31 downto 0),
      ram_reg_12(31 downto 0) => ram_reg_15(31 downto 0),
      ram_reg_13(31 downto 0) => ram_reg_16(31 downto 0),
      ram_reg_14(31 downto 0) => ram_reg_17(31 downto 0),
      ram_reg_15(31 downto 0) => ram_reg_18(31 downto 0),
      ram_reg_16(31 downto 0) => ram_reg_19(31 downto 0),
      ram_reg_17(31 downto 0) => ram_reg_20(31 downto 0),
      ram_reg_2(0) => ram_reg_2(0),
      ram_reg_3(0) => ram_reg_3(0),
      ram_reg_4(0) => ram_reg_4(0),
      ram_reg_5(0) => ram_reg_5(0),
      ram_reg_6(0) => ram_reg_6(0),
      ram_reg_7(0) => ram_reg_7(0),
      ram_reg_8(5 downto 0) => ram_reg_8(5 downto 0),
      ram_reg_9(14 downto 0) => ram_reg_12(14 downto 0),
      tmp_mid_0_i_full_n => tmp_mid_0_i_full_n,
      tmp_mid_1_i_full_n => tmp_mid_1_i_full_n,
      tmp_mid_2_i_full_n => tmp_mid_2_i_full_n,
      tmp_mid_3_i_full_n => tmp_mid_3_i_full_n,
      tmp_mid_4_i_full_n => tmp_mid_4_i_full_n,
      tmp_mid_5_i_full_n => tmp_mid_5_i_full_n,
      tmp_mid_6_i_full_n => tmp_mid_6_i_full_n,
      tmp_mid_7_i_full_n => tmp_mid_7_i_full_n
    );
grp_func1_execute8_fu_66_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_func1_execute8_fu_66_n_14,
      Q => grp_func1_execute8_fu_66_ap_start_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_idle_reg : out STD_LOGIC;
    push_buf : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    func24_U0_ap_ready : out STD_LOGIC;
    ap_sync_reg_channel_write_C_mid_2_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \buff1_reg_i_1__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    C_3_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \buff1_reg_i_1__1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_2_load_reg_847_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \j_reg_320_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \C_3_load_reg_857_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_4_load_reg_867_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_5_load_reg_877_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_6_load_reg_827_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \C_7_load_reg_837_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_0_load_reg_748_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_1_load_reg_758_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__3\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__2\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__5\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__4\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__7\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__6\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \A_1_addr_reg_695_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_0_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B_1_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C_0_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D_output_address0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D_output_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernel_2mm_U0_A_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_A_1_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_0_ce0 : out STD_LOGIC;
    kernel_2mm_U0_B_1_ce0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    readData32_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_2mm_U0_D_output_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    kernel_2mm_U0_ap_start : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_0_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_1_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_2_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_3_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_4_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_5_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_6_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    func15_U0_C_mid_7_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_1_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A_1_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_0_q0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A_0_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff0_reg_i_18 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__1_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__2_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__3_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__4_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__4\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__5_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__7\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__5\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__6_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_1__8\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff0_reg_i_18__6\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \buff1_reg_i_1__7_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm is
  signal \^c_2_load_reg_847_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^c_3_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^c_3_load_reg_857_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^c_4_load_reg_867_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^c_5_load_reg_877_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^c_6_load_reg_827_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^c_7_load_reg_837_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_0_i_full_n : STD_LOGIC;
  signal C_mid_0_t_empty_n : STD_LOGIC;
  signal C_mid_0_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_1_U_n_37 : STD_LOGIC;
  signal C_mid_1_U_n_38 : STD_LOGIC;
  signal C_mid_1_i_full_n : STD_LOGIC;
  signal C_mid_1_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_2_i_full_n : STD_LOGIC;
  signal C_mid_2_t_empty_n : STD_LOGIC;
  signal C_mid_2_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_3_i_full_n : STD_LOGIC;
  signal C_mid_3_t_empty_n : STD_LOGIC;
  signal C_mid_3_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_4_i_full_n : STD_LOGIC;
  signal C_mid_4_t_empty_n : STD_LOGIC;
  signal C_mid_4_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_5_U_n_38 : STD_LOGIC;
  signal C_mid_5_i_full_n : STD_LOGIC;
  signal C_mid_5_t_empty_n : STD_LOGIC;
  signal C_mid_5_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_6_i_full_n : STD_LOGIC;
  signal C_mid_6_t_empty_n : STD_LOGIC;
  signal C_mid_6_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal C_mid_7_i_full_n : STD_LOGIC;
  signal C_mid_7_t_empty_n : STD_LOGIC;
  signal C_mid_7_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal D_load_reg_668 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal D_mid_i_full_n : STD_LOGIC;
  signal D_mid_t_empty_n : STD_LOGIC;
  signal D_mid_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_0 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_1 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_2 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_3 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_4 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_5 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_6 : STD_LOGIC;
  signal ap_sync_channel_write_C_mid_7 : STD_LOGIC;
  signal ap_sync_channel_write_D_mid : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_0 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_1 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_2 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_3 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_4 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_5 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_6 : STD_LOGIC;
  signal ap_sync_channel_write_tmp_mid_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_5 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_6 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_mid_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_D_mid : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_5 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_6 : STD_LOGIC;
  signal ap_sync_reg_channel_write_tmp_mid_7_reg_n_4 : STD_LOGIC;
  signal func15_U0_C_mid_1_address0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal func15_U0_C_mid_7_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal func15_U0_C_mid_7_we0 : STD_LOGIC;
  signal func15_U0_D_mid_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal func15_U0_D_mid_we0 : STD_LOGIC;
  signal func15_U0_ap_done : STD_LOGIC;
  signal func15_U0_n_29 : STD_LOGIC;
  signal func15_U0_n_6 : STD_LOGIC;
  signal func15_U0_tmp_0_we0 : STD_LOGIC;
  signal func15_U0_tmp_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal func15_U0_tmp_1_ce0 : STD_LOGIC;
  signal func15_U0_tmp_1_we0 : STD_LOGIC;
  signal func15_U0_tmp_2_we0 : STD_LOGIC;
  signal func15_U0_tmp_3_we0 : STD_LOGIC;
  signal func15_U0_tmp_4_we0 : STD_LOGIC;
  signal func15_U0_tmp_5_we0 : STD_LOGIC;
  signal func15_U0_tmp_6_we0 : STD_LOGIC;
  signal func15_U0_tmp_7_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal func15_U0_tmp_7_ce0 : STD_LOGIC;
  signal func15_U0_tmp_7_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_tmp_7_we0 : STD_LOGIC;
  signal func24_U0_C_1_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal func24_U0_C_7_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal func24_U0_D_address0 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal func24_U0_D_ce0 : STD_LOGIC;
  signal \^func24_u0_ap_ready\ : STD_LOGIC;
  signal func24_U0_ap_start : STD_LOGIC;
  signal func24_U0_n_24 : STD_LOGIC;
  signal func24_U0_tmp_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal func24_U0_tmp_1_ce0 : STD_LOGIC;
  signal func24_U0_tmp_5_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal func24_U0_tmp_7_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal func24_U0_tmp_7_ce0 : STD_LOGIC;
  signal j_reg_320 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^j_reg_320_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_buf_0 : STD_LOGIC;
  signal push_buf_1 : STD_LOGIC;
  signal push_buf_10 : STD_LOGIC;
  signal push_buf_11 : STD_LOGIC;
  signal push_buf_2 : STD_LOGIC;
  signal push_buf_3 : STD_LOGIC;
  signal push_buf_4 : STD_LOGIC;
  signal push_buf_5 : STD_LOGIC;
  signal push_buf_6 : STD_LOGIC;
  signal push_buf_7 : STD_LOGIC;
  signal push_buf_8 : STD_LOGIC;
  signal push_buf_9 : STD_LOGIC;
  signal \^tmp_0_load_reg_748_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^tmp_1_load_reg_758_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_0_U_n_70 : STD_LOGIC;
  signal tmp_mid_0_i_full_n : STD_LOGIC;
  signal tmp_mid_0_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_0_t_empty_n : STD_LOGIC;
  signal tmp_mid_0_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_1_i_full_n : STD_LOGIC;
  signal tmp_mid_1_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_1_t_empty_n : STD_LOGIC;
  signal tmp_mid_1_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_2_i_full_n : STD_LOGIC;
  signal tmp_mid_2_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_2_t_empty_n : STD_LOGIC;
  signal tmp_mid_2_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_3_i_full_n : STD_LOGIC;
  signal tmp_mid_3_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_3_t_empty_n : STD_LOGIC;
  signal tmp_mid_3_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_4_U_n_70 : STD_LOGIC;
  signal tmp_mid_4_i_full_n : STD_LOGIC;
  signal tmp_mid_4_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_4_t_empty_n : STD_LOGIC;
  signal tmp_mid_4_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_5_U_n_70 : STD_LOGIC;
  signal tmp_mid_5_i_full_n : STD_LOGIC;
  signal tmp_mid_5_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_5_t_empty_n : STD_LOGIC;
  signal tmp_mid_5_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_6_i_full_n : STD_LOGIC;
  signal tmp_mid_6_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_6_t_empty_n : STD_LOGIC;
  signal tmp_mid_6_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal tmp_mid_7_U_n_70 : STD_LOGIC;
  signal tmp_mid_7_i_full_n : STD_LOGIC;
  signal tmp_mid_7_i_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_mid_7_t_empty_n : STD_LOGIC;
  signal tmp_mid_7_t_q0 : STD_LOGIC_VECTOR ( 31 downto 17 );
begin
  \C_2_load_reg_847_reg[16]\(16 downto 0) <= \^c_2_load_reg_847_reg[16]\(16 downto 0);
  C_3_address0(5 downto 0) <= \^c_3_address0\(5 downto 0);
  \C_3_load_reg_857_reg[16]\(16 downto 0) <= \^c_3_load_reg_857_reg[16]\(16 downto 0);
  \C_4_load_reg_867_reg[16]\(16 downto 0) <= \^c_4_load_reg_867_reg[16]\(16 downto 0);
  \C_5_load_reg_877_reg[16]\(16 downto 0) <= \^c_5_load_reg_877_reg[16]\(16 downto 0);
  \C_6_load_reg_827_reg[16]\(16 downto 0) <= \^c_6_load_reg_827_reg[16]\(16 downto 0);
  \C_7_load_reg_837_reg[16]\(16 downto 0) <= \^c_7_load_reg_837_reg[16]\(16 downto 0);
  \ap_CS_fsm_reg[7]\(1 downto 0) <= \^ap_cs_fsm_reg[7]\(1 downto 0);
  func24_U0_ap_ready <= \^func24_u0_ap_ready\;
  \j_reg_320_reg[0]\(3 downto 0) <= \^j_reg_320_reg[0]\(3 downto 0);
  \tmp_0_load_reg_748_reg[16]\(16 downto 0) <= \^tmp_0_load_reg_748_reg[16]\(16 downto 0);
  \tmp_1_load_reg_758_reg[16]\(16 downto 0) <= \^tmp_1_load_reg_758_reg[16]\(16 downto 0);
C_mid_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0
     port map (
      C_3_ce0 => \^ap_cs_fsm_reg[7]\(0),
      C_mid_0_i_full_n => C_mid_0_i_full_n,
      C_mid_0_t_empty_n => C_mid_0_t_empty_n,
      D(14 downto 0) => C_mid_0_t_q0(31 downto 17),
      Q(0) => func24_U0_tmp_1_ce0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_0 => ap_sync_reg_channel_write_C_mid_0,
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0\(16 downto 0),
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      \tmp_11_reg_683_reg[6]\(6 downto 0) => func24_U0_C_1_address0(6 downto 0),
      \tmp_70_cast_reg_391_reg[6]\(6) => func15_U0_C_mid_1_address0(6),
      \tmp_70_cast_reg_391_reg[6]\(5 downto 0) => \^c_3_address0\(5 downto 0)
    );
C_mid_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_0_15
     port map (
      C_3_ce0 => \^ap_cs_fsm_reg[7]\(0),
      C_mid_0_t_empty_n => C_mid_0_t_empty_n,
      C_mid_1_i_full_n => C_mid_1_i_full_n,
      C_mid_2_t_empty_n => C_mid_2_t_empty_n,
      C_mid_3_t_empty_n => C_mid_3_t_empty_n,
      C_mid_4_t_empty_n => C_mid_4_t_empty_n,
      C_mid_5_t_empty_n => C_mid_5_t_empty_n,
      C_mid_6_t_empty_n => C_mid_6_t_empty_n,
      D(14 downto 0) => C_mid_1_t_q0(31 downto 17),
      Q(0) => func24_U0_tmp_1_ce0,
      \ap_CS_fsm_reg[0]\ => C_mid_1_U_n_38,
      \ap_CS_fsm_reg[0]_0\(0) => func15_U0_n_29,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_1 => ap_sync_reg_channel_write_C_mid_1,
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1\(16 downto 0),
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      int_ap_idle_reg => C_mid_1_U_n_37,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      \tmp_11_reg_683_reg[6]\(6 downto 0) => func24_U0_C_1_address0(6 downto 0),
      \tmp_70_cast_reg_391_reg[6]\(6) => func15_U0_C_mid_1_address0(6),
      \tmp_70_cast_reg_391_reg[6]\(5 downto 0) => \^c_3_address0\(5 downto 0)
    );
C_mid_2_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_2_i_full_n => C_mid_2_i_full_n,
      C_mid_2_t_empty_n => C_mid_2_t_empty_n,
      D(31 downto 17) => C_mid_2_t_q0(31 downto 17),
      D(16 downto 0) => \^c_2_load_reg_847_reg[16]\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_2 => ap_sync_reg_channel_write_C_mid_2,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      push_buf => push_buf_10
    );
C_mid_3_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_16
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_3_i_full_n => C_mid_3_i_full_n,
      C_mid_3_t_empty_n => C_mid_3_t_empty_n,
      D(31 downto 17) => C_mid_3_t_q0(31 downto 17),
      D(16 downto 0) => \^c_3_load_reg_857_reg[16]\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_3 => ap_sync_reg_channel_write_C_mid_3,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      push_buf => push_buf_9
    );
C_mid_4_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_17
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_4_i_full_n => C_mid_4_i_full_n,
      C_mid_4_t_empty_n => C_mid_4_t_empty_n,
      D(31 downto 17) => C_mid_4_t_q0(31 downto 17),
      D(16 downto 0) => \^c_4_load_reg_867_reg[16]\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_4 => ap_sync_reg_channel_write_C_mid_4,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done
    );
C_mid_5_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_18
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_4_t_empty_n => C_mid_4_t_empty_n,
      C_mid_5_i_full_n => C_mid_5_i_full_n,
      C_mid_5_t_empty_n => C_mid_5_t_empty_n,
      C_mid_6_t_empty_n => C_mid_6_t_empty_n,
      C_mid_7_t_empty_n => C_mid_7_t_empty_n,
      D(31 downto 17) => C_mid_5_t_q0(31 downto 17),
      D(16 downto 0) => \^c_5_load_reg_877_reg[16]\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[0]\ => C_mid_5_U_n_38,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_5 => ap_sync_reg_channel_write_C_mid_5,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done
    );
C_mid_6_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_19
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_6_i_full_n => C_mid_6_i_full_n,
      C_mid_6_t_empty_n => C_mid_6_t_empty_n,
      D(31 downto 17) => C_mid_6_t_q0(31 downto 17),
      D(16 downto 0) => \^c_6_load_reg_827_reg[16]\(16 downto 0),
      Q(0) => func24_U0_tmp_7_ce0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_6 => ap_sync_reg_channel_write_C_mid_6,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      push_buf => push_buf_8
    );
C_mid_7_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_20
     port map (
      \C_2_addr_reg_708_reg[5]\(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      \C_mid_2_addr_reg_459_reg[5]\(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      C_mid_7_i_full_n => C_mid_7_i_full_n,
      C_mid_7_t_empty_n => C_mid_7_t_empty_n,
      D(31 downto 17) => C_mid_7_t_q0(31 downto 17),
      D(16 downto 0) => \^c_7_load_reg_837_reg[16]\(16 downto 0),
      Q(0) => func24_U0_tmp_7_ce0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[7]\(0) => func15_U0_C_mid_7_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_7 => ap_sync_reg_channel_write_C_mid_7,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0),
      func15_U0_ap_done => func15_U0_ap_done,
      push_buf => push_buf_7
    );
D_mid_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_D_mid
     port map (
      D(8 downto 3) => func24_U0_D_address0(8 downto 3),
      D(2 downto 0) => j_reg_320(2 downto 0),
      DOBDO(31 downto 17) => D_load_reg_668(31 downto 17),
      DOBDO(16 downto 0) => D_mid_t_q0(16 downto 0),
      D_mid_i_full_n => D_mid_i_full_n,
      D_mid_t_empty_n => D_mid_t_empty_n,
      Q(0) => func15_U0_D_mid_we0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]\(0) => func24_U0_D_ce0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_D_mid => ap_sync_reg_channel_write_D_mid,
      func15_U0_ap_done => func15_U0_ap_done,
      push_buf => push_buf_11,
      ram_reg(31 downto 0) => DOBDO(31 downto 0),
      \tmp_66_cast_reg_159_reg[8]\(8 downto 0) => func15_U0_D_mid_address0(8 downto 0)
    );
ap_sync_reg_channel_write_C_mid_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_0,
      Q => ap_sync_reg_channel_write_C_mid_0,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_1,
      Q => ap_sync_reg_channel_write_C_mid_1,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_2,
      Q => ap_sync_reg_channel_write_C_mid_2,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_3,
      Q => ap_sync_reg_channel_write_C_mid_3,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_4,
      Q => ap_sync_reg_channel_write_C_mid_4,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_5,
      Q => ap_sync_reg_channel_write_C_mid_5,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_6,
      Q => ap_sync_reg_channel_write_C_mid_6,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_C_mid_7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_mid_7,
      Q => ap_sync_reg_channel_write_C_mid_7,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_D_mid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_D_mid,
      Q => ap_sync_reg_channel_write_D_mid,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_0,
      Q => ap_sync_reg_channel_write_tmp_mid_0,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_1,
      Q => ap_sync_reg_channel_write_tmp_mid_1,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_2,
      Q => ap_sync_reg_channel_write_tmp_mid_2,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_3,
      Q => ap_sync_reg_channel_write_tmp_mid_3,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_4,
      Q => ap_sync_reg_channel_write_tmp_mid_4,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_5,
      Q => ap_sync_reg_channel_write_tmp_mid_5,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_6,
      Q => ap_sync_reg_channel_write_tmp_mid_6,
      R => func15_U0_n_6
    );
ap_sync_reg_channel_write_tmp_mid_7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_tmp_mid_7,
      Q => ap_sync_reg_channel_write_tmp_mid_7_reg_n_4,
      R => func15_U0_n_6
    );
func15_U0: entity work.zedboard_base_kernel_2mm_wrapper_0_0_func15
     port map (
      A(16 downto 0) => A(16 downto 0),
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      A_0_q0(31 downto 0) => A_0_q0(31 downto 0),
      \A_1_addr_reg_695_reg[7]\(7 downto 0) => \A_1_addr_reg_695_reg[7]\(7 downto 0),
      A_1_address0(7 downto 0) => A_1_address0(7 downto 0),
      A_1_q0(31 downto 0) => A_1_q0(31 downto 0),
      B(16 downto 0) => B(16 downto 0),
      B_0_address0(7 downto 0) => B_0_address0(7 downto 0),
      B_0_q0(16 downto 0) => B_0_q0(16 downto 0),
      B_1_address0(7 downto 0) => B_1_address0(7 downto 0),
      B_1_q0(16 downto 0) => B_1_q0(16 downto 0),
      C_0_address0(6 downto 0) => C_0_address0(6 downto 0),
      C_mid_0_i_full_n => C_mid_0_i_full_n,
      C_mid_1_i_full_n => C_mid_1_i_full_n,
      C_mid_2_i_full_n => C_mid_2_i_full_n,
      C_mid_3_i_full_n => C_mid_3_i_full_n,
      C_mid_4_i_full_n => C_mid_4_i_full_n,
      C_mid_5_i_full_n => C_mid_5_i_full_n,
      C_mid_6_i_full_n => C_mid_6_i_full_n,
      C_mid_7_i_full_n => C_mid_7_i_full_n,
      D(8 downto 0) => D(8 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOADO(31 downto 0) => tmp_mid_1_i_q0(31 downto 0),
      D_mid_i_full_n => D_mid_i_full_n,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => func15_U0_tmp_7_we0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_C_mid_0 => ap_sync_channel_write_C_mid_0,
      ap_sync_channel_write_C_mid_1 => ap_sync_channel_write_C_mid_1,
      ap_sync_channel_write_C_mid_2 => ap_sync_channel_write_C_mid_2,
      ap_sync_channel_write_C_mid_3 => ap_sync_channel_write_C_mid_3,
      ap_sync_channel_write_C_mid_4 => ap_sync_channel_write_C_mid_4,
      ap_sync_channel_write_C_mid_5 => ap_sync_channel_write_C_mid_5,
      ap_sync_channel_write_C_mid_6 => ap_sync_channel_write_C_mid_6,
      ap_sync_channel_write_C_mid_7 => ap_sync_channel_write_C_mid_7,
      ap_sync_channel_write_D_mid => ap_sync_channel_write_D_mid,
      ap_sync_channel_write_tmp_mid_0 => ap_sync_channel_write_tmp_mid_0,
      ap_sync_channel_write_tmp_mid_1 => ap_sync_channel_write_tmp_mid_1,
      ap_sync_channel_write_tmp_mid_2 => ap_sync_channel_write_tmp_mid_2,
      ap_sync_channel_write_tmp_mid_3 => ap_sync_channel_write_tmp_mid_3,
      ap_sync_channel_write_tmp_mid_4 => ap_sync_channel_write_tmp_mid_4,
      ap_sync_channel_write_tmp_mid_5 => ap_sync_channel_write_tmp_mid_5,
      ap_sync_channel_write_tmp_mid_6 => ap_sync_channel_write_tmp_mid_6,
      ap_sync_channel_write_tmp_mid_7 => ap_sync_channel_write_tmp_mid_7,
      ap_sync_reg_channel_write_C_mid_0 => ap_sync_reg_channel_write_C_mid_0,
      ap_sync_reg_channel_write_C_mid_1 => ap_sync_reg_channel_write_C_mid_1,
      ap_sync_reg_channel_write_C_mid_2 => ap_sync_reg_channel_write_C_mid_2,
      ap_sync_reg_channel_write_C_mid_2_reg => ap_sync_reg_channel_write_C_mid_2_reg_0,
      ap_sync_reg_channel_write_C_mid_3 => ap_sync_reg_channel_write_C_mid_3,
      ap_sync_reg_channel_write_C_mid_4 => ap_sync_reg_channel_write_C_mid_4,
      ap_sync_reg_channel_write_C_mid_5 => ap_sync_reg_channel_write_C_mid_5,
      ap_sync_reg_channel_write_C_mid_6 => ap_sync_reg_channel_write_C_mid_6,
      ap_sync_reg_channel_write_C_mid_7 => ap_sync_reg_channel_write_C_mid_7,
      ap_sync_reg_channel_write_D_mid => ap_sync_reg_channel_write_D_mid,
      ap_sync_reg_channel_write_tmp_mid_0 => ap_sync_reg_channel_write_tmp_mid_0,
      ap_sync_reg_channel_write_tmp_mid_1 => ap_sync_reg_channel_write_tmp_mid_1,
      ap_sync_reg_channel_write_tmp_mid_2 => ap_sync_reg_channel_write_tmp_mid_2,
      ap_sync_reg_channel_write_tmp_mid_3 => ap_sync_reg_channel_write_tmp_mid_3,
      ap_sync_reg_channel_write_tmp_mid_4 => ap_sync_reg_channel_write_tmp_mid_4,
      ap_sync_reg_channel_write_tmp_mid_5 => ap_sync_reg_channel_write_tmp_mid_5,
      ap_sync_reg_channel_write_tmp_mid_6 => ap_sync_reg_channel_write_tmp_mid_6,
      ap_sync_reg_channel_write_tmp_mid_6_reg => func15_U0_n_6,
      ap_sync_reg_channel_write_tmp_mid_7_reg => ap_sync_reg_channel_write_tmp_mid_7_reg_n_4,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      grp_func1_execute8_fu_66_ap_start_reg_reg_0(0) => func15_U0_n_29,
      \j_reg_63_reg[0]\(2) => func15_U0_D_mid_we0,
      \j_reg_63_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[4]\(1 downto 0),
      \k_reg_277_reg[3]\(4) => func15_U0_C_mid_7_we0,
      \k_reg_277_reg[3]\(3 downto 2) => \^ap_cs_fsm_reg[7]\(1 downto 0),
      \k_reg_277_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[5]\(1 downto 0),
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      push_buf => push_buf_11,
      push_buf_0 => push_buf_10,
      push_buf_1 => push_buf_9,
      push_buf_10 => push_buf_0,
      push_buf_2 => push_buf_8,
      push_buf_3 => push_buf_7,
      push_buf_4 => push_buf_6,
      push_buf_5 => push_buf_5,
      push_buf_6 => push_buf_4,
      push_buf_7 => push_buf_3,
      push_buf_8 => push_buf_2,
      push_buf_9 => push_buf_1,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(0) => func15_U0_tmp_6_we0,
      ram_reg_10(5 downto 0) => func15_U0_C_mid_7_address0(5 downto 0),
      ram_reg_11(8 downto 0) => func15_U0_D_mid_address0(8 downto 0),
      ram_reg_12(14 downto 0) => ram_reg_1(14 downto 0),
      ram_reg_13(14 downto 0) => ram_reg_2(14 downto 0),
      ram_reg_14(31 downto 0) => tmp_mid_0_i_q0(31 downto 0),
      ram_reg_15(31 downto 0) => tmp_mid_7_i_q0(31 downto 0),
      ram_reg_16(31 downto 0) => tmp_mid_5_i_q0(31 downto 0),
      ram_reg_17(31 downto 0) => tmp_mid_6_i_q0(31 downto 0),
      ram_reg_18(31 downto 0) => tmp_mid_4_i_q0(31 downto 0),
      ram_reg_19(31 downto 0) => tmp_mid_2_i_q0(31 downto 0),
      ram_reg_2(0) => func15_U0_tmp_5_we0,
      ram_reg_20(31 downto 0) => tmp_mid_3_i_q0(31 downto 0),
      ram_reg_3(0) => func15_U0_tmp_4_we0,
      ram_reg_4(0) => func15_U0_tmp_3_we0,
      ram_reg_5(0) => func15_U0_tmp_2_we0,
      ram_reg_6(0) => func15_U0_tmp_1_we0,
      ram_reg_7(0) => func15_U0_tmp_0_we0,
      ram_reg_8(5 downto 0) => func15_U0_tmp_1_address0(5 downto 0),
      ram_reg_9(6) => func15_U0_C_mid_1_address0(6),
      ram_reg_9(5 downto 0) => \^c_3_address0\(5 downto 0),
      tmp_mid_0_i_full_n => tmp_mid_0_i_full_n,
      tmp_mid_1_i_full_n => tmp_mid_1_i_full_n,
      tmp_mid_2_i_full_n => tmp_mid_2_i_full_n,
      tmp_mid_3_i_full_n => tmp_mid_3_i_full_n,
      tmp_mid_4_i_full_n => tmp_mid_4_i_full_n,
      tmp_mid_5_i_full_n => tmp_mid_5_i_full_n,
      tmp_mid_6_i_full_n => tmp_mid_6_i_full_n,
      tmp_mid_7_i_full_n => tmp_mid_7_i_full_n
    );
func24_U0: entity work.zedboard_base_kernel_2mm_wrapper_0_0_func24
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(8 downto 3) => func24_U0_D_address0(8 downto 3),
      D(2 downto 0) => j_reg_320(2 downto 0),
      DOBDO(31 downto 17) => D_load_reg_668(31 downto 17),
      DOBDO(16 downto 0) => D_mid_t_q0(16 downto 0),
      D_output_address0(8 downto 0) => D_output_address0(8 downto 0),
      D_output_d0(31 downto 0) => D_output_d0(31 downto 0),
      Q(8 downto 6) => \^j_reg_320_reg[0]\(3 downto 1),
      Q(5) => func24_U0_tmp_7_ce0,
      Q(4) => \^j_reg_320_reg[0]\(0),
      Q(3) => func24_U0_tmp_1_ce0,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => func24_U0_D_ce0,
      Q(0) => func24_U0_n_24,
      \ap_CS_fsm_reg[1]_0\ => ap_done_reg,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => \^func24_u0_ap_ready\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      buff0_reg_i_18(16 downto 0) => buff0_reg_i_18(16 downto 0),
      \buff0_reg_i_18__0\(16 downto 0) => \buff0_reg_i_18__0\(16 downto 0),
      \buff0_reg_i_18__1\(16 downto 0) => \buff0_reg_i_18__1\(16 downto 0),
      \buff0_reg_i_18__2\(16 downto 0) => \buff0_reg_i_18__2\(16 downto 0),
      \buff0_reg_i_18__3\(16 downto 0) => \buff0_reg_i_18__3\(16 downto 0),
      \buff0_reg_i_18__4\(16 downto 0) => \buff0_reg_i_18__4\(16 downto 0),
      \buff0_reg_i_18__5\(16 downto 0) => \buff0_reg_i_18__5\(16 downto 0),
      \buff0_reg_i_18__6\(16 downto 0) => \buff0_reg_i_18__6\(16 downto 0),
      \buff0_reg_i_1__1\(16 downto 0) => \buff0_reg_i_1__1\(16 downto 0),
      \buff0_reg_i_1__2\(16 downto 0) => \buff0_reg_i_1__2\(16 downto 0),
      \buff0_reg_i_1__3\(16 downto 0) => \buff0_reg_i_1__3\(16 downto 0),
      \buff0_reg_i_1__4\(16 downto 0) => \buff0_reg_i_1__4\(16 downto 0),
      \buff0_reg_i_1__5\(16 downto 0) => \buff0_reg_i_1__5\(16 downto 0),
      \buff0_reg_i_1__6\(16 downto 0) => \buff0_reg_i_1__6\(16 downto 0),
      \buff0_reg_i_1__7\(16 downto 0) => \buff0_reg_i_1__7\(16 downto 0),
      \buff0_reg_i_1__8\(16 downto 0) => \buff0_reg_i_1__8\(16 downto 0),
      \buff1_reg_i_1__0\(16 downto 0) => \buff1_reg_i_1__0_0\(16 downto 0),
      \buff1_reg_i_1__1\(16 downto 0) => \buff1_reg_i_1__1_0\(16 downto 0),
      \buff1_reg_i_1__2\(16 downto 0) => \buff1_reg_i_1__2_0\(16 downto 0),
      \buff1_reg_i_1__3\(16 downto 0) => \buff1_reg_i_1__3_0\(16 downto 0),
      \buff1_reg_i_1__4\(16 downto 0) => \buff1_reg_i_1__4_0\(16 downto 0),
      \buff1_reg_i_1__5\(16 downto 0) => \buff1_reg_i_1__5_0\(16 downto 0),
      \buff1_reg_i_1__6\(16 downto 0) => \buff1_reg_i_1__6_0\(16 downto 0),
      \buff1_reg_i_1__7\(16 downto 0) => \buff1_reg_i_1__7_0\(16 downto 0),
      func24_U0_ap_start => func24_U0_ap_start,
      \iptr_reg[0]\ => \iptr_reg[0]\,
      kernel_2mm_U0_D_output_full_n => kernel_2mm_U0_D_output_full_n,
      push_buf => push_buf,
      ram_reg(6 downto 0) => func24_U0_C_1_address0(6 downto 0),
      ram_reg_0(5 downto 0) => func24_U0_C_7_address0(5 downto 0),
      ram_reg_1(5 downto 0) => func24_U0_tmp_1_address0(5 downto 0),
      ram_reg_10(14 downto 0) => tmp_mid_2_t_q0(31 downto 17),
      ram_reg_11(31 downto 17) => C_mid_5_t_q0(31 downto 17),
      ram_reg_11(16 downto 0) => \^c_5_load_reg_877_reg[16]\(16 downto 0),
      ram_reg_12(14 downto 0) => tmp_mid_5_t_q0(31 downto 17),
      ram_reg_13(31 downto 17) => C_mid_4_t_q0(31 downto 17),
      ram_reg_13(16 downto 0) => \^c_4_load_reg_867_reg[16]\(16 downto 0),
      ram_reg_14(14 downto 0) => tmp_mid_4_t_q0(31 downto 17),
      ram_reg_15(31 downto 17) => C_mid_7_t_q0(31 downto 17),
      ram_reg_15(16 downto 0) => \^c_7_load_reg_837_reg[16]\(16 downto 0),
      ram_reg_16(14 downto 0) => tmp_mid_7_t_q0(31 downto 17),
      ram_reg_17(31 downto 17) => C_mid_6_t_q0(31 downto 17),
      ram_reg_17(16 downto 0) => \^c_6_load_reg_827_reg[16]\(16 downto 0),
      ram_reg_18(14 downto 0) => tmp_mid_6_t_q0(31 downto 17),
      ram_reg_2(4 downto 0) => func24_U0_tmp_5_address0(4 downto 0),
      ram_reg_3(31 downto 17) => tmp_mid_0_t_q0(31 downto 17),
      ram_reg_3(16 downto 0) => \^tmp_0_load_reg_748_reg[16]\(16 downto 0),
      ram_reg_4(14 downto 0) => C_mid_0_t_q0(31 downto 17),
      ram_reg_5(31 downto 17) => tmp_mid_1_t_q0(31 downto 17),
      ram_reg_5(16 downto 0) => \^tmp_1_load_reg_758_reg[16]\(16 downto 0),
      ram_reg_6(14 downto 0) => C_mid_1_t_q0(31 downto 17),
      ram_reg_7(31 downto 17) => C_mid_3_t_q0(31 downto 17),
      ram_reg_7(16 downto 0) => \^c_3_load_reg_857_reg[16]\(16 downto 0),
      ram_reg_8(14 downto 0) => tmp_mid_3_t_q0(31 downto 17),
      ram_reg_9(31 downto 17) => C_mid_2_t_q0(31 downto 17),
      ram_reg_9(16 downto 0) => \^c_2_load_reg_847_reg[16]\(16 downto 0),
      \tmp_2_addr_reg_778_reg[4]_0\(4 downto 0) => func24_U0_tmp_7_address0(4 downto 0)
    );
tmp_mid_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_21
     port map (
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      D_mid_t_empty_n => D_mid_t_empty_n,
      Q(0) => func24_U0_tmp_1_ce0,
      \ap_CS_fsm_reg[0]\ => tmp_mid_0_U_n_70,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[4]\(0) => func15_U0_tmp_0_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_0_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_0 => ap_sync_reg_channel_write_tmp_mid_0,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      push_buf => push_buf_6,
      \tmp_0_load_reg_748_reg[31]\(31 downto 17) => tmp_mid_0_t_q0(31 downto 17),
      \tmp_0_load_reg_748_reg[31]\(16 downto 0) => \^tmp_0_load_reg_748_reg[16]\(16 downto 0),
      \tmp_12_reg_688_reg[5]\(5 downto 0) => func24_U0_tmp_1_address0(5 downto 0),
      tmp_mid_0_i_full_n => tmp_mid_0_i_full_n,
      tmp_mid_0_t_empty_n => tmp_mid_0_t_empty_n,
      tmp_mid_1_t_empty_n => tmp_mid_1_t_empty_n,
      tmp_mid_2_t_empty_n => tmp_mid_2_t_empty_n,
      \tmp_mid_execute_0_a_reg_611_reg[5]\(5 downto 0) => func15_U0_tmp_1_address0(5 downto 0)
    );
tmp_mid_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_C_mid_2_22
     port map (
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOADO(31 downto 0) => tmp_mid_1_i_q0(31 downto 0),
      Q(0) => func24_U0_tmp_1_ce0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[4]\(0) => func15_U0_tmp_1_we0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_1 => ap_sync_reg_channel_write_tmp_mid_1,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_1_ce0 => func15_U0_tmp_1_ce0,
      push_buf => push_buf_5,
      \tmp_12_reg_688_reg[5]\(5 downto 0) => func24_U0_tmp_1_address0(5 downto 0),
      \tmp_1_load_reg_758_reg[31]\(31 downto 17) => tmp_mid_1_t_q0(31 downto 17),
      \tmp_1_load_reg_758_reg[31]\(16 downto 0) => \^tmp_1_load_reg_758_reg[16]\(16 downto 0),
      tmp_mid_1_i_full_n => tmp_mid_1_i_full_n,
      tmp_mid_1_t_empty_n => tmp_mid_1_t_empty_n,
      \tmp_mid_execute_0_a_reg_611_reg[5]\(5 downto 0) => func15_U0_tmp_1_address0(5 downto 0)
    );
tmp_mid_2_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_2_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__3\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[0]\ => C_mid_1_U_n_37,
      \ap_CS_fsm_reg[0]_0\ => tmp_mid_7_U_n_70,
      \ap_CS_fsm_reg[0]_1\(0) => \ap_CS_fsm_reg[0]\(0),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[2]\(0) => func15_U0_tmp_2_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_2_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_2 => ap_sync_reg_channel_write_tmp_mid_2,
      empty_n_reg_0 => tmp_mid_5_U_n_70,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      int_ap_idle_reg => int_ap_idle_reg,
      push_buf => push_buf_4,
      readData32_U0_ap_start => readData32_U0_ap_start,
      \tmp_2_addr_reg_778_reg[4]\(4 downto 0) => func24_U0_tmp_5_address0(4 downto 0),
      tmp_mid_0_t_empty_n => tmp_mid_0_t_empty_n,
      tmp_mid_1_t_empty_n => tmp_mid_1_t_empty_n,
      tmp_mid_2_i_full_n => tmp_mid_2_i_full_n,
      tmp_mid_2_t_empty_n => tmp_mid_2_t_empty_n,
      tmp_mid_3_t_empty_n => tmp_mid_3_t_empty_n
    );
tmp_mid_3_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_23
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_3_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__2\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[2]\(0) => func15_U0_tmp_3_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_3_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_3 => ap_sync_reg_channel_write_tmp_mid_3,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      push_buf => push_buf_3,
      \tmp_2_addr_reg_778_reg[4]\(4 downto 0) => func24_U0_tmp_5_address0(4 downto 0),
      tmp_mid_3_i_full_n => tmp_mid_3_i_full_n,
      tmp_mid_3_t_empty_n => tmp_mid_3_t_empty_n
    );
tmp_mid_4_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_24
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_4_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__5\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[0]\ => tmp_mid_4_U_n_70,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[2]\(0) => func15_U0_tmp_4_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_4_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_4 => ap_sync_reg_channel_write_tmp_mid_4,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      push_buf => push_buf_2,
      \tmp_2_addr_reg_778_reg[4]\(4 downto 0) => func24_U0_tmp_5_address0(4 downto 0),
      tmp_mid_3_t_empty_n => tmp_mid_3_t_empty_n,
      tmp_mid_4_i_full_n => tmp_mid_4_i_full_n,
      tmp_mid_4_t_empty_n => tmp_mid_4_t_empty_n,
      tmp_mid_5_t_empty_n => tmp_mid_5_t_empty_n,
      tmp_mid_6_t_empty_n => tmp_mid_6_t_empty_n
    );
tmp_mid_5_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_25
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_5_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__4\(16 downto 0),
      Q(0) => \^j_reg_320_reg[0]\(1),
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[2]\(0) => func15_U0_tmp_5_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_5_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_5 => ap_sync_reg_channel_write_tmp_mid_5,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      int_ap_idle_reg => tmp_mid_5_U_n_70,
      push_buf => push_buf_1,
      \tmp_2_addr_reg_778_reg[4]\(4 downto 0) => func24_U0_tmp_5_address0(4 downto 0),
      tmp_mid_4_t_empty_n => tmp_mid_4_t_empty_n,
      tmp_mid_5_i_full_n => tmp_mid_5_i_full_n,
      tmp_mid_5_t_empty_n => tmp_mid_5_t_empty_n,
      tmp_mid_6_t_empty_n => tmp_mid_6_t_empty_n,
      tmp_mid_7_t_empty_n => tmp_mid_7_t_empty_n
    );
tmp_mid_6_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_26
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_6_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__7\(16 downto 0),
      Q(0) => func24_U0_tmp_7_ce0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      \ap_CS_fsm_reg[2]\(0) => func15_U0_tmp_6_we0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_6_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_6 => ap_sync_reg_channel_write_tmp_mid_6,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      push_buf => push_buf_0,
      \tmp_13_reg_693_reg[4]\(4 downto 0) => func24_U0_tmp_7_address0(4 downto 0),
      tmp_mid_6_i_full_n => tmp_mid_6_i_full_n,
      tmp_mid_6_t_empty_n => tmp_mid_6_t_empty_n
    );
tmp_mid_7_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_tmp_mig8j_27
     port map (
      ADDRARDADDR(4 downto 0) => func15_U0_tmp_7_address0(4 downto 0),
      C_mid_7_t_empty_n => C_mid_7_t_empty_n,
      DIADI(31 downto 0) => func15_U0_tmp_7_d0(31 downto 0),
      DOBDO(31 downto 17) => tmp_mid_7_t_q0(31 downto 17),
      DOBDO(16 downto 0) => \buff1_reg_i_1__6\(16 downto 0),
      D_mid_t_empty_n => D_mid_t_empty_n,
      Q(1) => func24_U0_tmp_7_ce0,
      Q(0) => func24_U0_n_24,
      WEA(0) => func15_U0_tmp_7_we0,
      \ap_CS_fsm_reg[1]\ => \^func24_u0_ap_ready\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_tmp_mid_execute_load_reg_307_reg[31]\(31 downto 0) => tmp_mid_7_i_q0(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_tmp_mid_7_reg => ap_sync_reg_channel_write_tmp_mid_7_reg_n_4,
      empty_n_reg_0 => tmp_mid_0_U_n_70,
      empty_n_reg_1 => tmp_mid_4_U_n_70,
      empty_n_reg_2 => C_mid_1_U_n_38,
      empty_n_reg_3 => C_mid_5_U_n_38,
      func15_U0_ap_done => func15_U0_ap_done,
      func15_U0_tmp_7_ce0 => func15_U0_tmp_7_ce0,
      func24_U0_ap_start => func24_U0_ap_start,
      int_ap_idle_reg => tmp_mid_7_U_n_70,
      \tmp_13_reg_693_reg[4]\(4 downto 0) => func24_U0_tmp_7_address0(4 downto 0),
      tmp_mid_7_i_full_n => tmp_mid_7_i_full_n,
      tmp_mid_7_t_empty_n => tmp_mid_7_t_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper is
  port (
    s_axi_for_control_AWVALID : in STD_LOGIC;
    s_axi_for_control_AWREADY : out STD_LOGIC;
    s_axi_for_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_for_control_WVALID : in STD_LOGIC;
    s_axi_for_control_WREADY : out STD_LOGIC;
    s_axi_for_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_for_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_for_control_ARVALID : in STD_LOGIC;
    s_axi_for_control_ARREADY : out STD_LOGIC;
    s_axi_for_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_for_control_RVALID : out STD_LOGIC;
    s_axi_for_control_RREADY : in STD_LOGIC;
    s_axi_for_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_for_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_for_control_BVALID : out STD_LOGIC;
    s_axi_for_control_BREADY : in STD_LOGIC;
    s_axi_for_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_AWVALID : out STD_LOGIC;
    m_axi_gmem3_AWREADY : in STD_LOGIC;
    m_axi_gmem3_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem3_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_WVALID : out STD_LOGIC;
    m_axi_gmem3_WREADY : in STD_LOGIC;
    m_axi_gmem3_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_WLAST : out STD_LOGIC;
    m_axi_gmem3_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_ARVALID : out STD_LOGIC;
    m_axi_gmem3_ARREADY : in STD_LOGIC;
    m_axi_gmem3_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem3_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_RVALID : in STD_LOGIC;
    m_axi_gmem3_RREADY : out STD_LOGIC;
    m_axi_gmem3_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_RLAST : in STD_LOGIC;
    m_axi_gmem3_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_BVALID : in STD_LOGIC;
    m_axi_gmem3_BREADY : out STD_LOGIC;
    m_axi_gmem3_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem3_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_AWVALID : out STD_LOGIC;
    m_axi_gmem4_AWREADY : in STD_LOGIC;
    m_axi_gmem4_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem4_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_WVALID : out STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    m_axi_gmem4_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_WLAST : out STD_LOGIC;
    m_axi_gmem4_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_ARVALID : out STD_LOGIC;
    m_axi_gmem4_ARREADY : in STD_LOGIC;
    m_axi_gmem4_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem4_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_RVALID : in STD_LOGIC;
    m_axi_gmem4_RREADY : out STD_LOGIC;
    m_axi_gmem4_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_RLAST : in STD_LOGIC;
    m_axi_gmem4_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_BVALID : in STD_LOGIC;
    m_axi_gmem4_BREADY : out STD_LOGIC;
    m_axi_gmem4_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem4_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 3;
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM0_PROT_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 3;
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM2_PROT_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM3_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM3_CACHE_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 3;
  attribute C_M_AXI_GMEM3_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM3_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM3_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM3_PROT_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM3_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM3_USER_VALUE : integer;
  attribute C_M_AXI_GMEM3_USER_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM3_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM3_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_GMEM3_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM4_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ARUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_AWUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_BUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM4_CACHE_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 3;
  attribute C_M_AXI_GMEM4_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM4_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_M_AXI_GMEM4_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM4_PROT_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM4_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_GMEM4_USER_VALUE : integer;
  attribute C_M_AXI_GMEM4_USER_VALUE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 0;
  attribute C_M_AXI_GMEM4_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM4_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_GMEM4_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_S_AXI_FOR_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_ADDR_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 6;
  attribute C_S_AXI_FOR_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_DATA_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 32;
  attribute C_S_AXI_FOR_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is 4;
  attribute hls_module : string;
  attribute hls_module of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper : entity is "yes";
end zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal A_0_i_full_n : STD_LOGIC;
  signal A_0_t_empty_n : STD_LOGIC;
  signal A_0_t_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal A_1_i_full_n : STD_LOGIC;
  signal A_1_t_empty_n : STD_LOGIC;
  signal A_1_t_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal A_AXI : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal B_0_i_full_n : STD_LOGIC;
  signal B_0_t_empty_n : STD_LOGIC;
  signal B_0_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal B_1_i_full_n : STD_LOGIC;
  signal B_1_t_empty_n : STD_LOGIC;
  signal B_1_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal B_AXI : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal C_0_i_full_n : STD_LOGIC;
  signal C_0_t_empty_n : STD_LOGIC;
  signal C_1_U_n_38 : STD_LOGIC;
  signal C_1_U_n_39 : STD_LOGIC;
  signal C_1_i_full_n : STD_LOGIC;
  signal C_2_U_n_38 : STD_LOGIC;
  signal C_2_i_full_n : STD_LOGIC;
  signal C_3_i_full_n : STD_LOGIC;
  signal C_3_t_empty_n : STD_LOGIC;
  signal C_4_i_full_n : STD_LOGIC;
  signal C_4_t_empty_n : STD_LOGIC;
  signal C_5_i_full_n : STD_LOGIC;
  signal C_5_t_empty_n : STD_LOGIC;
  signal C_6_i_full_n : STD_LOGIC;
  signal C_6_t_empty_n : STD_LOGIC;
  signal C_7_i_full_n : STD_LOGIC;
  signal C_7_t_empty_n : STD_LOGIC;
  signal C_AXI : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal C_mid_0_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_1_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_2_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_3_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_4_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_5_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_6_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal C_mid_7_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal D_i_full_n : STD_LOGIC;
  signal D_input_AXI : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal D_output_AXI : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal D_output_AXI_c_dout : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal D_output_AXI_c_empty_n : STD_LOGIC;
  signal D_output_AXI_c_full_n : STD_LOGIC;
  signal D_output_load_reg_3180 : STD_LOGIC;
  signal D_t_empty_n : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_26 : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_block_pp2_stage0_subdone : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter9 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_A_0 : STD_LOGIC;
  signal ap_sync_channel_write_A_1 : STD_LOGIC;
  signal ap_sync_channel_write_B_0 : STD_LOGIC;
  signal ap_sync_channel_write_B_1 : STD_LOGIC;
  signal ap_sync_channel_write_C_0 : STD_LOGIC;
  signal ap_sync_channel_write_C_1 : STD_LOGIC;
  signal ap_sync_channel_write_C_2 : STD_LOGIC;
  signal ap_sync_channel_write_C_3 : STD_LOGIC;
  signal ap_sync_channel_write_C_4 : STD_LOGIC;
  signal ap_sync_channel_write_C_5 : STD_LOGIC;
  signal ap_sync_channel_write_C_6 : STD_LOGIC;
  signal ap_sync_channel_write_C_7 : STD_LOGIC;
  signal ap_sync_channel_write_D : STD_LOGIC;
  signal ap_sync_reg_channel_write_A_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_A_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_B_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_B_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_4 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_5 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_6 : STD_LOGIC;
  signal ap_sync_reg_channel_write_C_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_D : STD_LOGIC;
  signal ap_sync_reg_channel_write_D_reg_n_4 : STD_LOGIC;
  signal \buff0_reg_i_10__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_10__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_10_n_4 : STD_LOGIC;
  signal \buff0_reg_i_11__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_11__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_11_n_4 : STD_LOGIC;
  signal \buff0_reg_i_12__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_12__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_12_n_4 : STD_LOGIC;
  signal \buff0_reg_i_13__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_13__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_13_n_4 : STD_LOGIC;
  signal \buff0_reg_i_14__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_14__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_14_n_4 : STD_LOGIC;
  signal \buff0_reg_i_15__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_15__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_15_n_4 : STD_LOGIC;
  signal \buff0_reg_i_16__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_16__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_16_n_4 : STD_LOGIC;
  signal \buff0_reg_i_17__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_17__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_17_n_4 : STD_LOGIC;
  signal \buff0_reg_i_18__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_18__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_18_n_4 : STD_LOGIC;
  signal \buff0_reg_i_19__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_19__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_19_n_4 : STD_LOGIC;
  signal \buff0_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_1__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_1_n_4 : STD_LOGIC;
  signal \buff0_reg_i_20__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_20__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_20_n_4 : STD_LOGIC;
  signal \buff0_reg_i_21__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_21__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_21_n_4 : STD_LOGIC;
  signal \buff0_reg_i_22__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_22__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_22_n_4 : STD_LOGIC;
  signal \buff0_reg_i_23__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_23__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_23_n_4 : STD_LOGIC;
  signal \buff0_reg_i_24__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_24__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_24_n_4 : STD_LOGIC;
  signal \buff0_reg_i_25__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_25__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_25_n_4 : STD_LOGIC;
  signal \buff0_reg_i_26__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_26__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_26_n_4 : STD_LOGIC;
  signal \buff0_reg_i_27__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_27__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_27_n_4 : STD_LOGIC;
  signal \buff0_reg_i_28__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_28__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_28_n_4 : STD_LOGIC;
  signal \buff0_reg_i_29__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_29__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_29_n_4 : STD_LOGIC;
  signal \buff0_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_2__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_2_n_4 : STD_LOGIC;
  signal \buff0_reg_i_30__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_30__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_30_n_4 : STD_LOGIC;
  signal \buff0_reg_i_31__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_31__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_31_n_4 : STD_LOGIC;
  signal \buff0_reg_i_32__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_32__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_32_n_4 : STD_LOGIC;
  signal \buff0_reg_i_33__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_33__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_33_n_4 : STD_LOGIC;
  signal \buff0_reg_i_34__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_34__6_n_4\ : STD_LOGIC;
  signal buff0_reg_i_34_n_4 : STD_LOGIC;
  signal \buff0_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_3__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_3_n_4 : STD_LOGIC;
  signal \buff0_reg_i_4__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_4__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_4_n_4 : STD_LOGIC;
  signal \buff0_reg_i_5__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_5__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_5_n_4 : STD_LOGIC;
  signal \buff0_reg_i_6__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_6__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_6_n_4 : STD_LOGIC;
  signal \buff0_reg_i_7__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_7__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_7_n_4 : STD_LOGIC;
  signal \buff0_reg_i_8__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_8__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_8_n_4 : STD_LOGIC;
  signal \buff0_reg_i_9__0_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__1_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__2_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__3_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__4_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__5_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__6_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__7_n_4\ : STD_LOGIC;
  signal \buff0_reg_i_9__8_n_4\ : STD_LOGIC;
  signal buff0_reg_i_9_n_4 : STD_LOGIC;
  signal \buff1_reg_i_10__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_10__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_10_n_4 : STD_LOGIC;
  signal \buff1_reg_i_11__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_11__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_11_n_4 : STD_LOGIC;
  signal \buff1_reg_i_12__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_12__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_12_n_4 : STD_LOGIC;
  signal \buff1_reg_i_13__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_13__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_13_n_4 : STD_LOGIC;
  signal \buff1_reg_i_14__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_14__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_14_n_4 : STD_LOGIC;
  signal \buff1_reg_i_15__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_15__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_15_n_4 : STD_LOGIC;
  signal \buff1_reg_i_16__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_16__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_16_n_4 : STD_LOGIC;
  signal \buff1_reg_i_17__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_17__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_17_n_4 : STD_LOGIC;
  signal \buff1_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_1__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_1_n_4 : STD_LOGIC;
  signal \buff1_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_2__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_2_n_4 : STD_LOGIC;
  signal \buff1_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_3__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_3_n_4 : STD_LOGIC;
  signal \buff1_reg_i_4__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_4__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_4_n_4 : STD_LOGIC;
  signal \buff1_reg_i_5__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_5__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_5_n_4 : STD_LOGIC;
  signal \buff1_reg_i_6__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_6__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_6_n_4 : STD_LOGIC;
  signal \buff1_reg_i_7__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_7__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_7_n_4 : STD_LOGIC;
  signal \buff1_reg_i_8__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_8__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_8_n_4 : STD_LOGIC;
  signal \buff1_reg_i_9__0_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__1_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__2_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__3_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__4_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__5_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__6_n_4\ : STD_LOGIC;
  signal \buff1_reg_i_9__7_n_4\ : STD_LOGIC;
  signal buff1_reg_i_9_n_4 : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \bus_write/fifo_resp_to_user/pop0\ : STD_LOGIC;
  signal \func15_U0/B_0_load_reg_675\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \func15_U0/B_1_load_reg_680\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \func15_U0/ap_CS_fsm_state7\ : STD_LOGIC;
  signal \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\ : STD_LOGIC;
  signal \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\ : STD_LOGIC;
  signal func15_U0_C_mid_0_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_1_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_2_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_3_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_4_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_5_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_6_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_C_mid_7_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal func15_U0_D_mid_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \func24_U0/ap_CS_fsm_state13\ : STD_LOGIC;
  signal \func24_U0/ap_CS_fsm_state21\ : STD_LOGIC;
  signal \func24_U0/ap_done_reg\ : STD_LOGIC;
  signal func24_U0_ap_ready : STD_LOGIC;
  signal func24_U0_tmp_5_ce0 : STD_LOGIC;
  signal gmem0_ARREADY : STD_LOGIC;
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem0_RVALID : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem1_RVALID : STD_LOGIC;
  signal gmem2_ARREADY : STD_LOGIC;
  signal gmem2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem2_RVALID : STD_LOGIC;
  signal gmem3_ARREADY : STD_LOGIC;
  signal gmem3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem3_RVALID : STD_LOGIC;
  signal gmem4_AWREADY : STD_LOGIC;
  signal gmem4_BVALID : STD_LOGIC;
  signal gmem4_WREADY : STD_LOGIC;
  signal kernel_2mm_U0_A_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2mm_U0_A_0_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_A_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2mm_U0_A_1_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_B_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2mm_U0_B_0_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_B_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_2mm_U0_B_1_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_C_0_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal kernel_2mm_U0_C_0_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_C_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal kernel_2mm_U0_C_3_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_D_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_2mm_U0_D_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_D_output_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_2mm_U0_D_output_ce0 : STD_LOGIC;
  signal kernel_2mm_U0_D_output_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_2mm_U0_D_output_full_n : STD_LOGIC;
  signal kernel_2mm_U0_ap_start : STD_LOGIC;
  signal kernel_2mm_U0_n_10 : STD_LOGIC;
  signal kernel_2mm_U0_n_11 : STD_LOGIC;
  signal kernel_2mm_U0_n_22 : STD_LOGIC;
  signal kernel_2mm_U0_n_23 : STD_LOGIC;
  signal kernel_2mm_U0_n_24 : STD_LOGIC;
  signal kernel_2mm_U0_n_341 : STD_LOGIC;
  signal kernel_2mm_U0_n_6 : STD_LOGIC;
  signal kernel_2mm_wrapper_gmem4_m_axi_U_n_8 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem2_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem3_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem3_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem4_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem4_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_10 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_11 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_12 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_5 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_7 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_8 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_9 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_buf : STD_LOGIC;
  signal push_buf_13 : STD_LOGIC;
  signal push_buf_14 : STD_LOGIC;
  signal push_buf_15 : STD_LOGIC;
  signal push_buf_16 : STD_LOGIC;
  signal push_buf_17 : STD_LOGIC;
  signal push_buf_18 : STD_LOGIC;
  signal push_buf_19 : STD_LOGIC;
  signal push_buf_20 : STD_LOGIC;
  signal push_buf_21 : STD_LOGIC;
  signal push_buf_22 : STD_LOGIC;
  signal push_buf_23 : STD_LOGIC;
  signal push_buf_24 : STD_LOGIC;
  signal push_buf_25 : STD_LOGIC;
  signal readData32_U0_A_0_we0 : STD_LOGIC;
  signal readData32_U0_A_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal readData32_U0_A_1_ce0 : STD_LOGIC;
  signal readData32_U0_A_1_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal readData32_U0_A_1_we0 : STD_LOGIC;
  signal readData32_U0_B_0_we0 : STD_LOGIC;
  signal readData32_U0_B_1_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal readData32_U0_B_1_ce0 : STD_LOGIC;
  signal readData32_U0_B_1_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal readData32_U0_B_1_we0 : STD_LOGIC;
  signal readData32_U0_C_0_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal readData32_U0_C_0_ce0 : STD_LOGIC;
  signal readData32_U0_C_0_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal readData32_U0_C_0_we0 : STD_LOGIC;
  signal readData32_U0_C_1_we0 : STD_LOGIC;
  signal readData32_U0_C_2_we0 : STD_LOGIC;
  signal readData32_U0_C_3_we0 : STD_LOGIC;
  signal readData32_U0_C_4_we0 : STD_LOGIC;
  signal readData32_U0_C_5_we0 : STD_LOGIC;
  signal readData32_U0_C_6_we0 : STD_LOGIC;
  signal readData32_U0_C_7_we0 : STD_LOGIC;
  signal readData32_U0_D_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal readData32_U0_D_ce0 : STD_LOGIC;
  signal readData32_U0_D_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal readData32_U0_D_output_AXI_out_write : STD_LOGIC;
  signal readData32_U0_D_we0 : STD_LOGIC;
  signal readData32_U0_ap_done : STD_LOGIC;
  signal readData32_U0_ap_ready : STD_LOGIC;
  signal readData32_U0_ap_start : STD_LOGIC;
  signal readData32_U0_m_axi_A_AXI_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal readData32_U0_m_axi_A_AXI_ARVALID : STD_LOGIC;
  signal readData32_U0_m_axi_A_AXI_RREADY : STD_LOGIC;
  signal readData32_U0_m_axi_B_AXI_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal readData32_U0_m_axi_B_AXI_ARVALID : STD_LOGIC;
  signal readData32_U0_m_axi_B_AXI_RREADY : STD_LOGIC;
  signal readData32_U0_m_axi_C_AXI_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal readData32_U0_m_axi_C_AXI_ARVALID : STD_LOGIC;
  signal readData32_U0_m_axi_C_AXI_RREADY : STD_LOGIC;
  signal readData32_U0_m_axi_D_input_AXI_ARADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal readData32_U0_m_axi_D_input_AXI_ARVALID : STD_LOGIC;
  signal readData32_U0_m_axi_D_input_AXI_RREADY : STD_LOGIC;
  signal readData32_U0_n_23 : STD_LOGIC;
  signal readData32_U0_n_24 : STD_LOGIC;
  signal readData32_U0_n_4 : STD_LOGIC;
  signal readData32_U0_n_5 : STD_LOGIC;
  signal readData32_U0_n_53 : STD_LOGIC;
  signal readData32_U0_n_54 : STD_LOGIC;
  signal readData32_U0_n_55 : STD_LOGIC;
  signal readData32_U0_n_56 : STD_LOGIC;
  signal readData32_U0_n_57 : STD_LOGIC;
  signal readData32_U0_n_58 : STD_LOGIC;
  signal readData32_U0_n_59 : STD_LOGIC;
  signal readData32_U0_n_6 : STD_LOGIC;
  signal readData32_U0_n_60 : STD_LOGIC;
  signal readData32_U0_n_61 : STD_LOGIC;
  signal readData32_U0_n_62 : STD_LOGIC;
  signal readData32_U0_n_63 : STD_LOGIC;
  signal readData32_U0_n_64 : STD_LOGIC;
  signal readData32_U0_n_65 : STD_LOGIC;
  signal readData32_U0_n_7 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal tmp_mid_0_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_1_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_2_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_3_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_4_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_5_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_6_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp_mid_7_t_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal writeData_U0_D_output_AXI_offset_read : STD_LOGIC;
  signal writeData_U0_D_output_address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal writeData_U0_D_output_ce0 : STD_LOGIC;
  signal writeData_U0_ap_done : STD_LOGIC;
  signal writeData_U0_ap_start : STD_LOGIC;
  signal writeData_U0_m_axi_D_output_AXI_AWADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal writeData_U0_m_axi_D_output_AXI_AWVALID : STD_LOGIC;
  signal writeData_U0_m_axi_D_output_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal writeData_U0_m_axi_D_output_AXI_WVALID : STD_LOGIC;
  signal writeData_U0_n_11 : STD_LOGIC;
  signal writeData_U0_n_13 : STD_LOGIC;
  signal writeData_U0_n_4 : STD_LOGIC;
  signal writeData_U0_n_5 : STD_LOGIC;
  signal writeData_U0_n_8 : STD_LOGIC;
begin
  m_axi_gmem0_ARADDR(31 downto 2) <= \^m_axi_gmem0_araddr\(31 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const1>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(31 downto 2) <= \^m_axi_gmem1_araddr\(31 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_BREADY <= \<const1>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  m_axi_gmem2_ARADDR(31 downto 2) <= \^m_axi_gmem2_araddr\(31 downto 2);
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const1>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const1>\;
  m_axi_gmem2_ARCACHE(0) <= \<const1>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3 downto 0) <= \^m_axi_gmem2_arlen\(3 downto 0);
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const1>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARUSER(0) <= \<const0>\;
  m_axi_gmem2_AWADDR(31) <= \<const0>\;
  m_axi_gmem2_AWADDR(30) <= \<const0>\;
  m_axi_gmem2_AWADDR(29) <= \<const0>\;
  m_axi_gmem2_AWADDR(28) <= \<const0>\;
  m_axi_gmem2_AWADDR(27) <= \<const0>\;
  m_axi_gmem2_AWADDR(26) <= \<const0>\;
  m_axi_gmem2_AWADDR(25) <= \<const0>\;
  m_axi_gmem2_AWADDR(24) <= \<const0>\;
  m_axi_gmem2_AWADDR(23) <= \<const0>\;
  m_axi_gmem2_AWADDR(22) <= \<const0>\;
  m_axi_gmem2_AWADDR(21) <= \<const0>\;
  m_axi_gmem2_AWADDR(20) <= \<const0>\;
  m_axi_gmem2_AWADDR(19) <= \<const0>\;
  m_axi_gmem2_AWADDR(18) <= \<const0>\;
  m_axi_gmem2_AWADDR(17) <= \<const0>\;
  m_axi_gmem2_AWADDR(16) <= \<const0>\;
  m_axi_gmem2_AWADDR(15) <= \<const0>\;
  m_axi_gmem2_AWADDR(14) <= \<const0>\;
  m_axi_gmem2_AWADDR(13) <= \<const0>\;
  m_axi_gmem2_AWADDR(12) <= \<const0>\;
  m_axi_gmem2_AWADDR(11) <= \<const0>\;
  m_axi_gmem2_AWADDR(10) <= \<const0>\;
  m_axi_gmem2_AWADDR(9) <= \<const0>\;
  m_axi_gmem2_AWADDR(8) <= \<const0>\;
  m_axi_gmem2_AWADDR(7) <= \<const0>\;
  m_axi_gmem2_AWADDR(6) <= \<const0>\;
  m_axi_gmem2_AWADDR(5) <= \<const0>\;
  m_axi_gmem2_AWADDR(4) <= \<const0>\;
  m_axi_gmem2_AWADDR(3) <= \<const0>\;
  m_axi_gmem2_AWADDR(2) <= \<const0>\;
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const1>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const1>\;
  m_axi_gmem2_AWCACHE(0) <= \<const1>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3) <= \<const0>\;
  m_axi_gmem2_AWLEN(2) <= \<const0>\;
  m_axi_gmem2_AWLEN(1) <= \<const0>\;
  m_axi_gmem2_AWLEN(0) <= \<const0>\;
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const1>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_AWUSER(0) <= \<const0>\;
  m_axi_gmem2_AWVALID <= \<const0>\;
  m_axi_gmem2_BREADY <= \<const1>\;
  m_axi_gmem2_WDATA(31) <= \<const0>\;
  m_axi_gmem2_WDATA(30) <= \<const0>\;
  m_axi_gmem2_WDATA(29) <= \<const0>\;
  m_axi_gmem2_WDATA(28) <= \<const0>\;
  m_axi_gmem2_WDATA(27) <= \<const0>\;
  m_axi_gmem2_WDATA(26) <= \<const0>\;
  m_axi_gmem2_WDATA(25) <= \<const0>\;
  m_axi_gmem2_WDATA(24) <= \<const0>\;
  m_axi_gmem2_WDATA(23) <= \<const0>\;
  m_axi_gmem2_WDATA(22) <= \<const0>\;
  m_axi_gmem2_WDATA(21) <= \<const0>\;
  m_axi_gmem2_WDATA(20) <= \<const0>\;
  m_axi_gmem2_WDATA(19) <= \<const0>\;
  m_axi_gmem2_WDATA(18) <= \<const0>\;
  m_axi_gmem2_WDATA(17) <= \<const0>\;
  m_axi_gmem2_WDATA(16) <= \<const0>\;
  m_axi_gmem2_WDATA(15) <= \<const0>\;
  m_axi_gmem2_WDATA(14) <= \<const0>\;
  m_axi_gmem2_WDATA(13) <= \<const0>\;
  m_axi_gmem2_WDATA(12) <= \<const0>\;
  m_axi_gmem2_WDATA(11) <= \<const0>\;
  m_axi_gmem2_WDATA(10) <= \<const0>\;
  m_axi_gmem2_WDATA(9) <= \<const0>\;
  m_axi_gmem2_WDATA(8) <= \<const0>\;
  m_axi_gmem2_WDATA(7) <= \<const0>\;
  m_axi_gmem2_WDATA(6) <= \<const0>\;
  m_axi_gmem2_WDATA(5) <= \<const0>\;
  m_axi_gmem2_WDATA(4) <= \<const0>\;
  m_axi_gmem2_WDATA(3) <= \<const0>\;
  m_axi_gmem2_WDATA(2) <= \<const0>\;
  m_axi_gmem2_WDATA(1) <= \<const0>\;
  m_axi_gmem2_WDATA(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  m_axi_gmem2_WLAST <= \<const0>\;
  m_axi_gmem2_WSTRB(3) <= \<const0>\;
  m_axi_gmem2_WSTRB(2) <= \<const0>\;
  m_axi_gmem2_WSTRB(1) <= \<const0>\;
  m_axi_gmem2_WSTRB(0) <= \<const0>\;
  m_axi_gmem2_WUSER(0) <= \<const0>\;
  m_axi_gmem2_WVALID <= \<const0>\;
  m_axi_gmem3_ARADDR(31 downto 2) <= \^m_axi_gmem3_araddr\(31 downto 2);
  m_axi_gmem3_ARADDR(1) <= \<const0>\;
  m_axi_gmem3_ARADDR(0) <= \<const0>\;
  m_axi_gmem3_ARBURST(1) <= \<const0>\;
  m_axi_gmem3_ARBURST(0) <= \<const1>\;
  m_axi_gmem3_ARCACHE(3) <= \<const0>\;
  m_axi_gmem3_ARCACHE(2) <= \<const0>\;
  m_axi_gmem3_ARCACHE(1) <= \<const1>\;
  m_axi_gmem3_ARCACHE(0) <= \<const1>\;
  m_axi_gmem3_ARID(0) <= \<const0>\;
  m_axi_gmem3_ARLEN(7) <= \<const0>\;
  m_axi_gmem3_ARLEN(6) <= \<const0>\;
  m_axi_gmem3_ARLEN(5) <= \<const0>\;
  m_axi_gmem3_ARLEN(4) <= \<const0>\;
  m_axi_gmem3_ARLEN(3 downto 0) <= \^m_axi_gmem3_arlen\(3 downto 0);
  m_axi_gmem3_ARLOCK(1) <= \<const0>\;
  m_axi_gmem3_ARLOCK(0) <= \<const0>\;
  m_axi_gmem3_ARPROT(2) <= \<const0>\;
  m_axi_gmem3_ARPROT(1) <= \<const0>\;
  m_axi_gmem3_ARPROT(0) <= \<const0>\;
  m_axi_gmem3_ARQOS(3) <= \<const0>\;
  m_axi_gmem3_ARQOS(2) <= \<const0>\;
  m_axi_gmem3_ARQOS(1) <= \<const0>\;
  m_axi_gmem3_ARQOS(0) <= \<const0>\;
  m_axi_gmem3_ARREGION(3) <= \<const0>\;
  m_axi_gmem3_ARREGION(2) <= \<const0>\;
  m_axi_gmem3_ARREGION(1) <= \<const0>\;
  m_axi_gmem3_ARREGION(0) <= \<const0>\;
  m_axi_gmem3_ARSIZE(2) <= \<const0>\;
  m_axi_gmem3_ARSIZE(1) <= \<const1>\;
  m_axi_gmem3_ARSIZE(0) <= \<const0>\;
  m_axi_gmem3_ARUSER(0) <= \<const0>\;
  m_axi_gmem3_AWADDR(31) <= \<const0>\;
  m_axi_gmem3_AWADDR(30) <= \<const0>\;
  m_axi_gmem3_AWADDR(29) <= \<const0>\;
  m_axi_gmem3_AWADDR(28) <= \<const0>\;
  m_axi_gmem3_AWADDR(27) <= \<const0>\;
  m_axi_gmem3_AWADDR(26) <= \<const0>\;
  m_axi_gmem3_AWADDR(25) <= \<const0>\;
  m_axi_gmem3_AWADDR(24) <= \<const0>\;
  m_axi_gmem3_AWADDR(23) <= \<const0>\;
  m_axi_gmem3_AWADDR(22) <= \<const0>\;
  m_axi_gmem3_AWADDR(21) <= \<const0>\;
  m_axi_gmem3_AWADDR(20) <= \<const0>\;
  m_axi_gmem3_AWADDR(19) <= \<const0>\;
  m_axi_gmem3_AWADDR(18) <= \<const0>\;
  m_axi_gmem3_AWADDR(17) <= \<const0>\;
  m_axi_gmem3_AWADDR(16) <= \<const0>\;
  m_axi_gmem3_AWADDR(15) <= \<const0>\;
  m_axi_gmem3_AWADDR(14) <= \<const0>\;
  m_axi_gmem3_AWADDR(13) <= \<const0>\;
  m_axi_gmem3_AWADDR(12) <= \<const0>\;
  m_axi_gmem3_AWADDR(11) <= \<const0>\;
  m_axi_gmem3_AWADDR(10) <= \<const0>\;
  m_axi_gmem3_AWADDR(9) <= \<const0>\;
  m_axi_gmem3_AWADDR(8) <= \<const0>\;
  m_axi_gmem3_AWADDR(7) <= \<const0>\;
  m_axi_gmem3_AWADDR(6) <= \<const0>\;
  m_axi_gmem3_AWADDR(5) <= \<const0>\;
  m_axi_gmem3_AWADDR(4) <= \<const0>\;
  m_axi_gmem3_AWADDR(3) <= \<const0>\;
  m_axi_gmem3_AWADDR(2) <= \<const0>\;
  m_axi_gmem3_AWADDR(1) <= \<const0>\;
  m_axi_gmem3_AWADDR(0) <= \<const0>\;
  m_axi_gmem3_AWBURST(1) <= \<const0>\;
  m_axi_gmem3_AWBURST(0) <= \<const1>\;
  m_axi_gmem3_AWCACHE(3) <= \<const0>\;
  m_axi_gmem3_AWCACHE(2) <= \<const0>\;
  m_axi_gmem3_AWCACHE(1) <= \<const1>\;
  m_axi_gmem3_AWCACHE(0) <= \<const1>\;
  m_axi_gmem3_AWID(0) <= \<const0>\;
  m_axi_gmem3_AWLEN(7) <= \<const0>\;
  m_axi_gmem3_AWLEN(6) <= \<const0>\;
  m_axi_gmem3_AWLEN(5) <= \<const0>\;
  m_axi_gmem3_AWLEN(4) <= \<const0>\;
  m_axi_gmem3_AWLEN(3) <= \<const0>\;
  m_axi_gmem3_AWLEN(2) <= \<const0>\;
  m_axi_gmem3_AWLEN(1) <= \<const0>\;
  m_axi_gmem3_AWLEN(0) <= \<const0>\;
  m_axi_gmem3_AWLOCK(1) <= \<const0>\;
  m_axi_gmem3_AWLOCK(0) <= \<const0>\;
  m_axi_gmem3_AWPROT(2) <= \<const0>\;
  m_axi_gmem3_AWPROT(1) <= \<const0>\;
  m_axi_gmem3_AWPROT(0) <= \<const0>\;
  m_axi_gmem3_AWQOS(3) <= \<const0>\;
  m_axi_gmem3_AWQOS(2) <= \<const0>\;
  m_axi_gmem3_AWQOS(1) <= \<const0>\;
  m_axi_gmem3_AWQOS(0) <= \<const0>\;
  m_axi_gmem3_AWREGION(3) <= \<const0>\;
  m_axi_gmem3_AWREGION(2) <= \<const0>\;
  m_axi_gmem3_AWREGION(1) <= \<const0>\;
  m_axi_gmem3_AWREGION(0) <= \<const0>\;
  m_axi_gmem3_AWSIZE(2) <= \<const0>\;
  m_axi_gmem3_AWSIZE(1) <= \<const1>\;
  m_axi_gmem3_AWSIZE(0) <= \<const0>\;
  m_axi_gmem3_AWUSER(0) <= \<const0>\;
  m_axi_gmem3_AWVALID <= \<const0>\;
  m_axi_gmem3_BREADY <= \<const1>\;
  m_axi_gmem3_WDATA(31) <= \<const0>\;
  m_axi_gmem3_WDATA(30) <= \<const0>\;
  m_axi_gmem3_WDATA(29) <= \<const0>\;
  m_axi_gmem3_WDATA(28) <= \<const0>\;
  m_axi_gmem3_WDATA(27) <= \<const0>\;
  m_axi_gmem3_WDATA(26) <= \<const0>\;
  m_axi_gmem3_WDATA(25) <= \<const0>\;
  m_axi_gmem3_WDATA(24) <= \<const0>\;
  m_axi_gmem3_WDATA(23) <= \<const0>\;
  m_axi_gmem3_WDATA(22) <= \<const0>\;
  m_axi_gmem3_WDATA(21) <= \<const0>\;
  m_axi_gmem3_WDATA(20) <= \<const0>\;
  m_axi_gmem3_WDATA(19) <= \<const0>\;
  m_axi_gmem3_WDATA(18) <= \<const0>\;
  m_axi_gmem3_WDATA(17) <= \<const0>\;
  m_axi_gmem3_WDATA(16) <= \<const0>\;
  m_axi_gmem3_WDATA(15) <= \<const0>\;
  m_axi_gmem3_WDATA(14) <= \<const0>\;
  m_axi_gmem3_WDATA(13) <= \<const0>\;
  m_axi_gmem3_WDATA(12) <= \<const0>\;
  m_axi_gmem3_WDATA(11) <= \<const0>\;
  m_axi_gmem3_WDATA(10) <= \<const0>\;
  m_axi_gmem3_WDATA(9) <= \<const0>\;
  m_axi_gmem3_WDATA(8) <= \<const0>\;
  m_axi_gmem3_WDATA(7) <= \<const0>\;
  m_axi_gmem3_WDATA(6) <= \<const0>\;
  m_axi_gmem3_WDATA(5) <= \<const0>\;
  m_axi_gmem3_WDATA(4) <= \<const0>\;
  m_axi_gmem3_WDATA(3) <= \<const0>\;
  m_axi_gmem3_WDATA(2) <= \<const0>\;
  m_axi_gmem3_WDATA(1) <= \<const0>\;
  m_axi_gmem3_WDATA(0) <= \<const0>\;
  m_axi_gmem3_WID(0) <= \<const0>\;
  m_axi_gmem3_WLAST <= \<const0>\;
  m_axi_gmem3_WSTRB(3) <= \<const0>\;
  m_axi_gmem3_WSTRB(2) <= \<const0>\;
  m_axi_gmem3_WSTRB(1) <= \<const0>\;
  m_axi_gmem3_WSTRB(0) <= \<const0>\;
  m_axi_gmem3_WUSER(0) <= \<const0>\;
  m_axi_gmem3_WVALID <= \<const0>\;
  m_axi_gmem4_ARADDR(31) <= \<const0>\;
  m_axi_gmem4_ARADDR(30) <= \<const0>\;
  m_axi_gmem4_ARADDR(29) <= \<const0>\;
  m_axi_gmem4_ARADDR(28) <= \<const0>\;
  m_axi_gmem4_ARADDR(27) <= \<const0>\;
  m_axi_gmem4_ARADDR(26) <= \<const0>\;
  m_axi_gmem4_ARADDR(25) <= \<const0>\;
  m_axi_gmem4_ARADDR(24) <= \<const0>\;
  m_axi_gmem4_ARADDR(23) <= \<const0>\;
  m_axi_gmem4_ARADDR(22) <= \<const0>\;
  m_axi_gmem4_ARADDR(21) <= \<const0>\;
  m_axi_gmem4_ARADDR(20) <= \<const0>\;
  m_axi_gmem4_ARADDR(19) <= \<const0>\;
  m_axi_gmem4_ARADDR(18) <= \<const0>\;
  m_axi_gmem4_ARADDR(17) <= \<const0>\;
  m_axi_gmem4_ARADDR(16) <= \<const0>\;
  m_axi_gmem4_ARADDR(15) <= \<const0>\;
  m_axi_gmem4_ARADDR(14) <= \<const0>\;
  m_axi_gmem4_ARADDR(13) <= \<const0>\;
  m_axi_gmem4_ARADDR(12) <= \<const0>\;
  m_axi_gmem4_ARADDR(11) <= \<const0>\;
  m_axi_gmem4_ARADDR(10) <= \<const0>\;
  m_axi_gmem4_ARADDR(9) <= \<const0>\;
  m_axi_gmem4_ARADDR(8) <= \<const0>\;
  m_axi_gmem4_ARADDR(7) <= \<const0>\;
  m_axi_gmem4_ARADDR(6) <= \<const0>\;
  m_axi_gmem4_ARADDR(5) <= \<const0>\;
  m_axi_gmem4_ARADDR(4) <= \<const0>\;
  m_axi_gmem4_ARADDR(3) <= \<const0>\;
  m_axi_gmem4_ARADDR(2) <= \<const0>\;
  m_axi_gmem4_ARADDR(1) <= \<const0>\;
  m_axi_gmem4_ARADDR(0) <= \<const0>\;
  m_axi_gmem4_ARBURST(1) <= \<const0>\;
  m_axi_gmem4_ARBURST(0) <= \<const1>\;
  m_axi_gmem4_ARCACHE(3) <= \<const0>\;
  m_axi_gmem4_ARCACHE(2) <= \<const0>\;
  m_axi_gmem4_ARCACHE(1) <= \<const1>\;
  m_axi_gmem4_ARCACHE(0) <= \<const1>\;
  m_axi_gmem4_ARID(0) <= \<const0>\;
  m_axi_gmem4_ARLEN(7) <= \<const0>\;
  m_axi_gmem4_ARLEN(6) <= \<const0>\;
  m_axi_gmem4_ARLEN(5) <= \<const0>\;
  m_axi_gmem4_ARLEN(4) <= \<const0>\;
  m_axi_gmem4_ARLEN(3) <= \<const0>\;
  m_axi_gmem4_ARLEN(2) <= \<const0>\;
  m_axi_gmem4_ARLEN(1) <= \<const0>\;
  m_axi_gmem4_ARLEN(0) <= \<const0>\;
  m_axi_gmem4_ARLOCK(1) <= \<const0>\;
  m_axi_gmem4_ARLOCK(0) <= \<const0>\;
  m_axi_gmem4_ARPROT(2) <= \<const0>\;
  m_axi_gmem4_ARPROT(1) <= \<const0>\;
  m_axi_gmem4_ARPROT(0) <= \<const0>\;
  m_axi_gmem4_ARQOS(3) <= \<const0>\;
  m_axi_gmem4_ARQOS(2) <= \<const0>\;
  m_axi_gmem4_ARQOS(1) <= \<const0>\;
  m_axi_gmem4_ARQOS(0) <= \<const0>\;
  m_axi_gmem4_ARREGION(3) <= \<const0>\;
  m_axi_gmem4_ARREGION(2) <= \<const0>\;
  m_axi_gmem4_ARREGION(1) <= \<const0>\;
  m_axi_gmem4_ARREGION(0) <= \<const0>\;
  m_axi_gmem4_ARSIZE(2) <= \<const0>\;
  m_axi_gmem4_ARSIZE(1) <= \<const1>\;
  m_axi_gmem4_ARSIZE(0) <= \<const0>\;
  m_axi_gmem4_ARUSER(0) <= \<const0>\;
  m_axi_gmem4_ARVALID <= \<const0>\;
  m_axi_gmem4_AWADDR(31 downto 2) <= \^m_axi_gmem4_awaddr\(31 downto 2);
  m_axi_gmem4_AWADDR(1) <= \<const0>\;
  m_axi_gmem4_AWADDR(0) <= \<const0>\;
  m_axi_gmem4_AWBURST(1) <= \<const0>\;
  m_axi_gmem4_AWBURST(0) <= \<const1>\;
  m_axi_gmem4_AWCACHE(3) <= \<const0>\;
  m_axi_gmem4_AWCACHE(2) <= \<const0>\;
  m_axi_gmem4_AWCACHE(1) <= \<const1>\;
  m_axi_gmem4_AWCACHE(0) <= \<const1>\;
  m_axi_gmem4_AWID(0) <= \<const0>\;
  m_axi_gmem4_AWLEN(7) <= \<const0>\;
  m_axi_gmem4_AWLEN(6) <= \<const0>\;
  m_axi_gmem4_AWLEN(5) <= \<const0>\;
  m_axi_gmem4_AWLEN(4) <= \<const0>\;
  m_axi_gmem4_AWLEN(3 downto 0) <= \^m_axi_gmem4_awlen\(3 downto 0);
  m_axi_gmem4_AWLOCK(1) <= \<const0>\;
  m_axi_gmem4_AWLOCK(0) <= \<const0>\;
  m_axi_gmem4_AWPROT(2) <= \<const0>\;
  m_axi_gmem4_AWPROT(1) <= \<const0>\;
  m_axi_gmem4_AWPROT(0) <= \<const0>\;
  m_axi_gmem4_AWQOS(3) <= \<const0>\;
  m_axi_gmem4_AWQOS(2) <= \<const0>\;
  m_axi_gmem4_AWQOS(1) <= \<const0>\;
  m_axi_gmem4_AWQOS(0) <= \<const0>\;
  m_axi_gmem4_AWREGION(3) <= \<const0>\;
  m_axi_gmem4_AWREGION(2) <= \<const0>\;
  m_axi_gmem4_AWREGION(1) <= \<const0>\;
  m_axi_gmem4_AWREGION(0) <= \<const0>\;
  m_axi_gmem4_AWSIZE(2) <= \<const0>\;
  m_axi_gmem4_AWSIZE(1) <= \<const1>\;
  m_axi_gmem4_AWSIZE(0) <= \<const0>\;
  m_axi_gmem4_AWUSER(0) <= \<const0>\;
  m_axi_gmem4_WID(0) <= \<const0>\;
  m_axi_gmem4_WUSER(0) <= \<const0>\;
  s_axi_for_control_BRESP(1) <= \<const0>\;
  s_axi_for_control_BRESP(0) <= \<const0>\;
  s_axi_for_control_RRESP(1) <= \<const0>\;
  s_axi_for_control_RRESP(0) <= \<const0>\;
A_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6
     port map (
      ADDRBWRADDR(0) => memcore_iaddr(0),
      A_0_i_full_n => A_0_i_full_n,
      A_0_t_empty_n => A_0_t_empty_n,
      A_0_t_q0(31 downto 0) => A_0_t_q0(31 downto 0),
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => readData32_U0_A_1_d0(31 downto 0),
      D(7 downto 0) => kernel_2mm_U0_A_0_address0(7 downto 0),
      Q(7 downto 0) => readData32_U0_A_1_address0(7 downto 0),
      WEBWE(0) => readData32_U0_A_1_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_A_0 => ap_sync_reg_channel_write_A_0,
      ap_sync_reg_channel_write_A_0_reg => readData32_U0_n_53,
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      push_buf => push_buf_24,
      readData32_U0_A_0_we0 => readData32_U0_A_0_we0,
      readData32_U0_ap_done => readData32_U0_ap_done
    );
A_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappemb6_0
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_0(0),
      A_1_i_full_n => A_1_i_full_n,
      A_1_t_empty_n => A_1_t_empty_n,
      \A_AXI_addr_read_reg_1277_reg[31]\(31 downto 0) => readData32_U0_A_1_d0(31 downto 0),
      D(31 downto 0) => A_1_t_q0(31 downto 0),
      Q(7 downto 0) => kernel_2mm_U0_A_1_address0(7 downto 0),
      WEBWE(0) => readData32_U0_A_1_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_A_1 => ap_sync_reg_channel_write_A_1,
      ap_sync_reg_channel_write_A_1_reg => readData32_U0_n_54,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      push_buf => push_buf_23,
      readData32_U0_A_1_we0 => readData32_U0_A_1_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_16_i_i_reg_1283_reg[7]\(7 downto 0) => readData32_U0_A_1_address0(7 downto 0)
    );
B_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_1(0),
      B_0_i_full_n => B_0_i_full_n,
      B_0_q0(16 downto 0) => B_0_t_q0(16 downto 0),
      B_0_t_empty_n => B_0_t_empty_n,
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => readData32_U0_B_1_d0(31 downto 0),
      DOBDO(14 downto 0) => \func15_U0/B_0_load_reg_675\(31 downto 17),
      Q(7 downto 0) => kernel_2mm_U0_B_0_address0(7 downto 0),
      WEBWE(0) => readData32_U0_B_1_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      \ap_CS_fsm_reg[6]\ => kernel_2mm_U0_n_23,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_B_0 => ap_sync_reg_channel_write_B_0,
      ap_sync_reg_channel_write_B_0_reg => readData32_U0_n_55,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      push_buf => push_buf_22,
      readData32_U0_B_0_we0 => readData32_U0_B_0_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_24_i_i_reg_1346_reg[7]\(7 downto 0) => readData32_U0_B_1_address0(7 downto 0)
    );
B_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeocq_1
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_2(0),
      B_1_i_full_n => B_1_i_full_n,
      B_1_q0(16 downto 0) => B_1_t_q0(16 downto 0),
      B_1_t_empty_n => B_1_t_empty_n,
      \B_AXI_addr_read_reg_1351_reg[31]\(31 downto 0) => readData32_U0_B_1_d0(31 downto 0),
      DOBDO(14 downto 0) => \func15_U0/B_1_load_reg_680\(31 downto 17),
      Q(7 downto 0) => kernel_2mm_U0_B_1_address0(7 downto 0),
      WEBWE(0) => readData32_U0_B_1_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      \ap_CS_fsm_reg[7]\ => kernel_2mm_U0_n_24,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_B_1 => ap_sync_reg_channel_write_B_1,
      ap_sync_reg_channel_write_B_1_reg => readData32_U0_n_56,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      push_buf => push_buf_21,
      readData32_U0_B_1_we0 => readData32_U0_B_1_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_24_i_i_reg_1346_reg[7]\(7 downto 0) => readData32_U0_B_1_address0(7 downto 0)
    );
C_0_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_3(0),
      C_0_i_full_n => C_0_i_full_n,
      C_0_t_empty_n => C_0_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => kernel_2mm_U0_n_341,
      Q(0) => kernel_2mm_U0_C_0_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_0 => ap_sync_reg_channel_write_C_0,
      ap_sync_reg_channel_write_C_0_reg => readData32_U0_n_57,
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0),
      push_buf => push_buf_20,
      readData32_U0_C_0_we0 => readData32_U0_C_0_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_28_reg_386_reg[6]\(6 downto 0) => kernel_2mm_U0_C_0_address0(6 downto 0),
      \tmp_32_i_i_reg_1413_reg[6]\(6 downto 0) => readData32_U0_C_0_address0(6 downto 0)
    );
C_1_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeqcK_2
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_4(0),
      A_0_t_empty_n => A_0_t_empty_n,
      A_1_t_empty_n => A_1_t_empty_n,
      B_0_t_empty_n => B_0_t_empty_n,
      B_1_t_empty_n => B_1_t_empty_n,
      C_0_t_empty_n => C_0_t_empty_n,
      C_1_i_full_n => C_1_i_full_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => kernel_2mm_U0_n_341,
      Q(0) => kernel_2mm_U0_C_0_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[0]\ => C_1_U_n_39,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_1 => ap_sync_reg_channel_write_C_1,
      ap_sync_reg_channel_write_C_1_reg => readData32_U0_n_58,
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0),
      int_ap_idle_reg => C_1_U_n_38,
      push_buf => push_buf_19,
      readData32_U0_C_1_we0 => readData32_U0_C_1_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_28_reg_386_reg[6]\(6 downto 0) => kernel_2mm_U0_C_0_address0(6 downto 0),
      \tmp_32_i_i_reg_1413_reg[6]\(6 downto 0) => readData32_U0_C_0_address0(6 downto 0)
    );
C_2_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_5(0),
      C_2_i_full_n => C_2_i_full_n,
      C_3_t_empty_n => C_3_t_empty_n,
      C_4_t_empty_n => C_4_t_empty_n,
      C_5_t_empty_n => C_5_t_empty_n,
      C_6_t_empty_n => C_6_t_empty_n,
      C_7_t_empty_n => C_7_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      D_t_empty_n => D_t_empty_n,
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_2 => ap_sync_reg_channel_write_C_2,
      ap_sync_reg_channel_write_C_2_reg => readData32_U0_n_59,
      empty_n_reg_0 => C_1_U_n_39,
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0),
      int_ap_idle_reg => C_2_U_n_38,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      push_buf => push_buf_18,
      readData32_U0_C_2_we0 => readData32_U0_C_2_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
C_3_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_3
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_6(0),
      C_3_i_full_n => C_3_i_full_n,
      C_3_t_empty_n => C_3_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_3 => ap_sync_reg_channel_write_C_3,
      ap_sync_reg_channel_write_C_3_reg => readData32_U0_n_60,
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0),
      push_buf => push_buf_17,
      readData32_U0_C_3_we0 => readData32_U0_C_3_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
C_4_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_4
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_7(0),
      C_4_i_full_n => C_4_i_full_n,
      C_4_t_empty_n => C_4_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_4 => ap_sync_reg_channel_write_C_4,
      ap_sync_reg_channel_write_C_4_reg => readData32_U0_n_61,
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0),
      push_buf => push_buf_16,
      readData32_U0_C_4_we0 => readData32_U0_C_4_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
C_5_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_5
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_8(0),
      C_5_i_full_n => C_5_i_full_n,
      C_5_t_empty_n => C_5_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_5 => ap_sync_reg_channel_write_C_5,
      ap_sync_reg_channel_write_C_5_reg => readData32_U0_n_62,
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0),
      push_buf => push_buf_15,
      readData32_U0_C_5_we0 => readData32_U0_C_5_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
C_6_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_6
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_9(0),
      C_6_i_full_n => C_6_i_full_n,
      C_6_t_empty_n => C_6_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_6 => ap_sync_reg_channel_write_C_6,
      ap_sync_reg_channel_write_C_6_reg => readData32_U0_n_63,
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0),
      push_buf => push_buf_14,
      readData32_U0_C_6_we0 => readData32_U0_C_6_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
C_7_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappesc4_7
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_10(0),
      C_7_i_full_n => C_7_i_full_n,
      C_7_t_empty_n => C_7_t_empty_n,
      \C_AXI_addr_read_reg_1418_reg[31]\(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      Q(1) => \func15_U0/ap_CS_fsm_state7\,
      Q(0) => kernel_2mm_U0_C_3_ce0,
      WEBWE(0) => readData32_U0_C_0_ce0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_7 => ap_sync_reg_channel_write_C_7,
      ap_sync_reg_channel_write_C_7_reg => readData32_U0_n_64,
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0),
      push_buf => push_buf_13,
      readData32_U0_C_7_we0 => readData32_U0_C_7_we0,
      readData32_U0_ap_done => readData32_U0_ap_done,
      \tmp_32_i_i_reg_1413_reg[5]\(5 downto 0) => readData32_U0_C_0_address0(5 downto 0),
      \tmp_70_cast_reg_391_reg[5]\(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0)
    );
D_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2
     port map (
      ADDRARDADDR(8 downto 0) => readData32_U0_D_address0(8 downto 0),
      D(8 downto 0) => kernel_2mm_U0_D_address0(8 downto 0),
      DOBDO(31 downto 0) => func15_U0_D_mid_d0(31 downto 0),
      D_i_full_n => D_i_full_n,
      \D_input_AXI_addr_rea_reg_1480_reg[31]\(31 downto 0) => readData32_U0_D_d0(31 downto 0),
      D_t_empty_n => D_t_empty_n,
      Q(1) => kernel_2mm_U0_n_11,
      Q(0) => kernel_2mm_U0_D_ce0,
      WEA(0) => readData32_U0_D_we0,
      \ap_CS_fsm_reg[1]\ => kernel_2mm_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_D_reg => readData32_U0_n_65,
      ap_sync_reg_channel_write_D_reg_0 => ap_sync_reg_channel_write_D_reg_n_4,
      push_buf => push_buf_25,
      ram_reg(0) => memcore_iaddr_11(0),
      readData32_U0_D_ce0 => readData32_U0_D_ce0,
      readData32_U0_ap_done => readData32_U0_ap_done
    );
D_output_AXI_c_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_fifo_w32_d3_A
     port map (
      D_output_AXI_c_empty_n => D_output_AXI_c_empty_n,
      D_output_AXI_c_full_n => D_output_AXI_c_full_n,
      Q(29 downto 0) => D_output_AXI(31 downto 2),
      \ap_CS_fsm_reg[0]\(0) => writeData_U0_n_13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_start_reg => readData32_U0_n_24,
      \out\(29 downto 0) => D_output_AXI_c_dout(31 downto 2),
      readData32_U0_D_output_AXI_out_write => readData32_U0_D_output_AXI_out_write,
      shiftReg_ce => shiftReg_ce,
      writeData_U0_D_output_AXI_offset_read => writeData_U0_D_output_AXI_offset_read,
      writeData_U0_ap_start => writeData_U0_ap_start
    );
D_output_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrappeyd2_8
     port map (
      ADDRARDADDR(0) => memcore_iaddr_12(0),
      ADDRBWRADDR(8 downto 0) => writeData_U0_D_output_address0(8 downto 0),
      C_6_t_empty_n => C_6_t_empty_n,
      C_7_t_empty_n => C_7_t_empty_n,
      D_output_AXI_c_empty_n => D_output_AXI_c_empty_n,
      \D_output_addr_reg_663_reg[8]\(8 downto 0) => kernel_2mm_U0_D_output_address0(8 downto 0),
      D_output_load_reg_3180 => D_output_load_reg_3180,
      D_t_empty_n => D_t_empty_n,
      I_WDATA(31 downto 0) => writeData_U0_m_axi_D_output_AXI_WDATA(31 downto 0),
      Q(0) => kernel_2mm_U0_D_output_ce0,
      \ap_CS_fsm_reg[2]\(1) => writeData_U0_ap_done,
      \ap_CS_fsm_reg[2]\(0) => writeData_U0_n_13,
      ap_clk => ap_clk,
      ap_done_reg => \func24_U0/ap_done_reg\,
      ap_done_reg_reg => kernel_2mm_U0_n_22,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => C_1_U_n_38,
      empty_n_reg_1 => C_2_U_n_38,
      func24_U0_ap_ready => func24_U0_ap_ready,
      int_ap_start_reg => kernel_2mm_U0_n_6,
      kernel_2mm_U0_D_output_full_n => kernel_2mm_U0_D_output_full_n,
      push_buf => push_buf,
      \sum_1_1_reg_808_reg[31]\(31 downto 0) => kernel_2mm_U0_D_output_d0(31 downto 0),
      writeData_U0_D_output_AXI_offset_read => writeData_U0_D_output_AXI_offset_read,
      writeData_U0_D_output_ce0 => writeData_U0_D_output_ce0,
      writeData_U0_ap_start => writeData_U0_ap_start
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ap_sync_reg_channel_write_A_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_A_0,
      Q => ap_sync_reg_channel_write_A_0,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_A_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_A_1,
      Q => ap_sync_reg_channel_write_A_1,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_B_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_B_0,
      Q => ap_sync_reg_channel_write_B_0,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_B_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_B_1,
      Q => ap_sync_reg_channel_write_B_1,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_0,
      Q => ap_sync_reg_channel_write_C_0,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_1,
      Q => ap_sync_reg_channel_write_C_1,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_2,
      Q => ap_sync_reg_channel_write_C_2,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_3,
      Q => ap_sync_reg_channel_write_C_3,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_4,
      Q => ap_sync_reg_channel_write_C_4,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_5,
      Q => ap_sync_reg_channel_write_C_5,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_6,
      Q => ap_sync_reg_channel_write_C_6,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_C_7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_C_7,
      Q => ap_sync_reg_channel_write_C_7,
      R => ap_sync_reg_channel_write_D
    );
ap_sync_reg_channel_write_D_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_D,
      Q => ap_sync_reg_channel_write_D_reg_n_4,
      R => ap_sync_reg_channel_write_D
    );
buff0_reg_i_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(16),
      Q => buff0_reg_i_1_n_4,
      R => '0'
    );
buff0_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(7),
      Q => buff0_reg_i_10_n_4,
      R => '0'
    );
\buff0_reg_i_10__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(7),
      Q => \buff0_reg_i_10__0_n_4\,
      R => '0'
    );
\buff0_reg_i_10__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(7),
      Q => \buff0_reg_i_10__1_n_4\,
      R => '0'
    );
\buff0_reg_i_10__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(7),
      Q => \buff0_reg_i_10__2_n_4\,
      R => '0'
    );
\buff0_reg_i_10__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(7),
      Q => \buff0_reg_i_10__3_n_4\,
      R => '0'
    );
\buff0_reg_i_10__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(7),
      Q => \buff0_reg_i_10__4_n_4\,
      R => '0'
    );
\buff0_reg_i_10__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(7),
      Q => \buff0_reg_i_10__5_n_4\,
      R => '0'
    );
\buff0_reg_i_10__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(7),
      Q => \buff0_reg_i_10__6_n_4\,
      R => '0'
    );
\buff0_reg_i_10__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(7),
      Q => \buff0_reg_i_10__7_n_4\,
      R => '0'
    );
\buff0_reg_i_10__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(7),
      Q => \buff0_reg_i_10__8_n_4\,
      R => '0'
    );
buff0_reg_i_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(6),
      Q => buff0_reg_i_11_n_4,
      R => '0'
    );
\buff0_reg_i_11__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(6),
      Q => \buff0_reg_i_11__0_n_4\,
      R => '0'
    );
\buff0_reg_i_11__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(6),
      Q => \buff0_reg_i_11__1_n_4\,
      R => '0'
    );
\buff0_reg_i_11__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(6),
      Q => \buff0_reg_i_11__2_n_4\,
      R => '0'
    );
\buff0_reg_i_11__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(6),
      Q => \buff0_reg_i_11__3_n_4\,
      R => '0'
    );
\buff0_reg_i_11__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(6),
      Q => \buff0_reg_i_11__4_n_4\,
      R => '0'
    );
\buff0_reg_i_11__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(6),
      Q => \buff0_reg_i_11__5_n_4\,
      R => '0'
    );
\buff0_reg_i_11__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(6),
      Q => \buff0_reg_i_11__6_n_4\,
      R => '0'
    );
\buff0_reg_i_11__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(6),
      Q => \buff0_reg_i_11__7_n_4\,
      R => '0'
    );
\buff0_reg_i_11__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(6),
      Q => \buff0_reg_i_11__8_n_4\,
      R => '0'
    );
buff0_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(5),
      Q => buff0_reg_i_12_n_4,
      R => '0'
    );
\buff0_reg_i_12__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(5),
      Q => \buff0_reg_i_12__0_n_4\,
      R => '0'
    );
\buff0_reg_i_12__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(5),
      Q => \buff0_reg_i_12__1_n_4\,
      R => '0'
    );
\buff0_reg_i_12__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(5),
      Q => \buff0_reg_i_12__2_n_4\,
      R => '0'
    );
\buff0_reg_i_12__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(5),
      Q => \buff0_reg_i_12__3_n_4\,
      R => '0'
    );
\buff0_reg_i_12__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(5),
      Q => \buff0_reg_i_12__4_n_4\,
      R => '0'
    );
\buff0_reg_i_12__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(5),
      Q => \buff0_reg_i_12__5_n_4\,
      R => '0'
    );
\buff0_reg_i_12__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(5),
      Q => \buff0_reg_i_12__6_n_4\,
      R => '0'
    );
\buff0_reg_i_12__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(5),
      Q => \buff0_reg_i_12__7_n_4\,
      R => '0'
    );
\buff0_reg_i_12__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(5),
      Q => \buff0_reg_i_12__8_n_4\,
      R => '0'
    );
buff0_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(4),
      Q => buff0_reg_i_13_n_4,
      R => '0'
    );
\buff0_reg_i_13__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(4),
      Q => \buff0_reg_i_13__0_n_4\,
      R => '0'
    );
\buff0_reg_i_13__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(4),
      Q => \buff0_reg_i_13__1_n_4\,
      R => '0'
    );
\buff0_reg_i_13__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(4),
      Q => \buff0_reg_i_13__2_n_4\,
      R => '0'
    );
\buff0_reg_i_13__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(4),
      Q => \buff0_reg_i_13__3_n_4\,
      R => '0'
    );
\buff0_reg_i_13__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(4),
      Q => \buff0_reg_i_13__4_n_4\,
      R => '0'
    );
\buff0_reg_i_13__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(4),
      Q => \buff0_reg_i_13__5_n_4\,
      R => '0'
    );
\buff0_reg_i_13__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(4),
      Q => \buff0_reg_i_13__6_n_4\,
      R => '0'
    );
\buff0_reg_i_13__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(4),
      Q => \buff0_reg_i_13__7_n_4\,
      R => '0'
    );
\buff0_reg_i_13__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(4),
      Q => \buff0_reg_i_13__8_n_4\,
      R => '0'
    );
buff0_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(3),
      Q => buff0_reg_i_14_n_4,
      R => '0'
    );
\buff0_reg_i_14__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(3),
      Q => \buff0_reg_i_14__0_n_4\,
      R => '0'
    );
\buff0_reg_i_14__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(3),
      Q => \buff0_reg_i_14__1_n_4\,
      R => '0'
    );
\buff0_reg_i_14__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(3),
      Q => \buff0_reg_i_14__2_n_4\,
      R => '0'
    );
\buff0_reg_i_14__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(3),
      Q => \buff0_reg_i_14__3_n_4\,
      R => '0'
    );
\buff0_reg_i_14__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(3),
      Q => \buff0_reg_i_14__4_n_4\,
      R => '0'
    );
\buff0_reg_i_14__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(3),
      Q => \buff0_reg_i_14__5_n_4\,
      R => '0'
    );
\buff0_reg_i_14__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(3),
      Q => \buff0_reg_i_14__6_n_4\,
      R => '0'
    );
\buff0_reg_i_14__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(3),
      Q => \buff0_reg_i_14__7_n_4\,
      R => '0'
    );
\buff0_reg_i_14__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(3),
      Q => \buff0_reg_i_14__8_n_4\,
      R => '0'
    );
buff0_reg_i_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(2),
      Q => buff0_reg_i_15_n_4,
      R => '0'
    );
\buff0_reg_i_15__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(2),
      Q => \buff0_reg_i_15__0_n_4\,
      R => '0'
    );
\buff0_reg_i_15__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(2),
      Q => \buff0_reg_i_15__1_n_4\,
      R => '0'
    );
\buff0_reg_i_15__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(2),
      Q => \buff0_reg_i_15__2_n_4\,
      R => '0'
    );
\buff0_reg_i_15__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(2),
      Q => \buff0_reg_i_15__3_n_4\,
      R => '0'
    );
\buff0_reg_i_15__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(2),
      Q => \buff0_reg_i_15__4_n_4\,
      R => '0'
    );
\buff0_reg_i_15__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(2),
      Q => \buff0_reg_i_15__5_n_4\,
      R => '0'
    );
\buff0_reg_i_15__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(2),
      Q => \buff0_reg_i_15__6_n_4\,
      R => '0'
    );
\buff0_reg_i_15__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(2),
      Q => \buff0_reg_i_15__7_n_4\,
      R => '0'
    );
\buff0_reg_i_15__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(2),
      Q => \buff0_reg_i_15__8_n_4\,
      R => '0'
    );
buff0_reg_i_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(1),
      Q => buff0_reg_i_16_n_4,
      R => '0'
    );
\buff0_reg_i_16__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(1),
      Q => \buff0_reg_i_16__0_n_4\,
      R => '0'
    );
\buff0_reg_i_16__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(1),
      Q => \buff0_reg_i_16__1_n_4\,
      R => '0'
    );
\buff0_reg_i_16__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(1),
      Q => \buff0_reg_i_16__2_n_4\,
      R => '0'
    );
\buff0_reg_i_16__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(1),
      Q => \buff0_reg_i_16__3_n_4\,
      R => '0'
    );
\buff0_reg_i_16__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(1),
      Q => \buff0_reg_i_16__4_n_4\,
      R => '0'
    );
\buff0_reg_i_16__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(1),
      Q => \buff0_reg_i_16__5_n_4\,
      R => '0'
    );
\buff0_reg_i_16__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(1),
      Q => \buff0_reg_i_16__6_n_4\,
      R => '0'
    );
\buff0_reg_i_16__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(1),
      Q => \buff0_reg_i_16__7_n_4\,
      R => '0'
    );
\buff0_reg_i_16__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(1),
      Q => \buff0_reg_i_16__8_n_4\,
      R => '0'
    );
buff0_reg_i_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(0),
      Q => buff0_reg_i_17_n_4,
      R => '0'
    );
\buff0_reg_i_17__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(0),
      Q => \buff0_reg_i_17__0_n_4\,
      R => '0'
    );
\buff0_reg_i_17__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(0),
      Q => \buff0_reg_i_17__1_n_4\,
      R => '0'
    );
\buff0_reg_i_17__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(0),
      Q => \buff0_reg_i_17__2_n_4\,
      R => '0'
    );
\buff0_reg_i_17__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(0),
      Q => \buff0_reg_i_17__3_n_4\,
      R => '0'
    );
\buff0_reg_i_17__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(0),
      Q => \buff0_reg_i_17__4_n_4\,
      R => '0'
    );
\buff0_reg_i_17__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(0),
      Q => \buff0_reg_i_17__5_n_4\,
      R => '0'
    );
\buff0_reg_i_17__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(0),
      Q => \buff0_reg_i_17__6_n_4\,
      R => '0'
    );
\buff0_reg_i_17__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(0),
      Q => \buff0_reg_i_17__7_n_4\,
      R => '0'
    );
\buff0_reg_i_17__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(0),
      Q => \buff0_reg_i_17__8_n_4\,
      R => '0'
    );
buff0_reg_i_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(16),
      Q => buff0_reg_i_18_n_4,
      R => '0'
    );
\buff0_reg_i_18__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(16),
      Q => \buff0_reg_i_18__0_n_4\,
      R => '0'
    );
\buff0_reg_i_18__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(16),
      Q => \buff0_reg_i_18__1_n_4\,
      R => '0'
    );
\buff0_reg_i_18__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(16),
      Q => \buff0_reg_i_18__2_n_4\,
      R => '0'
    );
\buff0_reg_i_18__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(16),
      Q => \buff0_reg_i_18__3_n_4\,
      R => '0'
    );
\buff0_reg_i_18__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(16),
      Q => \buff0_reg_i_18__4_n_4\,
      R => '0'
    );
\buff0_reg_i_18__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(16),
      Q => \buff0_reg_i_18__5_n_4\,
      R => '0'
    );
\buff0_reg_i_18__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(16),
      Q => \buff0_reg_i_18__6_n_4\,
      R => '0'
    );
buff0_reg_i_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(15),
      Q => buff0_reg_i_19_n_4,
      R => '0'
    );
\buff0_reg_i_19__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(15),
      Q => \buff0_reg_i_19__0_n_4\,
      R => '0'
    );
\buff0_reg_i_19__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(15),
      Q => \buff0_reg_i_19__1_n_4\,
      R => '0'
    );
\buff0_reg_i_19__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(15),
      Q => \buff0_reg_i_19__2_n_4\,
      R => '0'
    );
\buff0_reg_i_19__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(15),
      Q => \buff0_reg_i_19__3_n_4\,
      R => '0'
    );
\buff0_reg_i_19__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(15),
      Q => \buff0_reg_i_19__4_n_4\,
      R => '0'
    );
\buff0_reg_i_19__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(15),
      Q => \buff0_reg_i_19__5_n_4\,
      R => '0'
    );
\buff0_reg_i_19__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(15),
      Q => \buff0_reg_i_19__6_n_4\,
      R => '0'
    );
\buff0_reg_i_1__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(16),
      Q => \buff0_reg_i_1__0_n_4\,
      R => '0'
    );
\buff0_reg_i_1__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(16),
      Q => \buff0_reg_i_1__1_n_4\,
      R => '0'
    );
\buff0_reg_i_1__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(16),
      Q => \buff0_reg_i_1__2_n_4\,
      R => '0'
    );
\buff0_reg_i_1__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(16),
      Q => \buff0_reg_i_1__3_n_4\,
      R => '0'
    );
\buff0_reg_i_1__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(16),
      Q => \buff0_reg_i_1__4_n_4\,
      R => '0'
    );
\buff0_reg_i_1__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(16),
      Q => \buff0_reg_i_1__5_n_4\,
      R => '0'
    );
\buff0_reg_i_1__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(16),
      Q => \buff0_reg_i_1__6_n_4\,
      R => '0'
    );
\buff0_reg_i_1__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(16),
      Q => \buff0_reg_i_1__7_n_4\,
      R => '0'
    );
\buff0_reg_i_1__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(16),
      Q => \buff0_reg_i_1__8_n_4\,
      R => '0'
    );
buff0_reg_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(15),
      Q => buff0_reg_i_2_n_4,
      R => '0'
    );
buff0_reg_i_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(14),
      Q => buff0_reg_i_20_n_4,
      R => '0'
    );
\buff0_reg_i_20__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(14),
      Q => \buff0_reg_i_20__0_n_4\,
      R => '0'
    );
\buff0_reg_i_20__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(14),
      Q => \buff0_reg_i_20__1_n_4\,
      R => '0'
    );
\buff0_reg_i_20__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(14),
      Q => \buff0_reg_i_20__2_n_4\,
      R => '0'
    );
\buff0_reg_i_20__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(14),
      Q => \buff0_reg_i_20__3_n_4\,
      R => '0'
    );
\buff0_reg_i_20__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(14),
      Q => \buff0_reg_i_20__4_n_4\,
      R => '0'
    );
\buff0_reg_i_20__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(14),
      Q => \buff0_reg_i_20__5_n_4\,
      R => '0'
    );
\buff0_reg_i_20__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(14),
      Q => \buff0_reg_i_20__6_n_4\,
      R => '0'
    );
buff0_reg_i_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(13),
      Q => buff0_reg_i_21_n_4,
      R => '0'
    );
\buff0_reg_i_21__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(13),
      Q => \buff0_reg_i_21__0_n_4\,
      R => '0'
    );
\buff0_reg_i_21__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(13),
      Q => \buff0_reg_i_21__1_n_4\,
      R => '0'
    );
\buff0_reg_i_21__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(13),
      Q => \buff0_reg_i_21__2_n_4\,
      R => '0'
    );
\buff0_reg_i_21__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(13),
      Q => \buff0_reg_i_21__3_n_4\,
      R => '0'
    );
\buff0_reg_i_21__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(13),
      Q => \buff0_reg_i_21__4_n_4\,
      R => '0'
    );
\buff0_reg_i_21__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(13),
      Q => \buff0_reg_i_21__5_n_4\,
      R => '0'
    );
\buff0_reg_i_21__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(13),
      Q => \buff0_reg_i_21__6_n_4\,
      R => '0'
    );
buff0_reg_i_22: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(12),
      Q => buff0_reg_i_22_n_4,
      R => '0'
    );
\buff0_reg_i_22__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(12),
      Q => \buff0_reg_i_22__0_n_4\,
      R => '0'
    );
\buff0_reg_i_22__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(12),
      Q => \buff0_reg_i_22__1_n_4\,
      R => '0'
    );
\buff0_reg_i_22__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(12),
      Q => \buff0_reg_i_22__2_n_4\,
      R => '0'
    );
\buff0_reg_i_22__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(12),
      Q => \buff0_reg_i_22__3_n_4\,
      R => '0'
    );
\buff0_reg_i_22__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(12),
      Q => \buff0_reg_i_22__4_n_4\,
      R => '0'
    );
\buff0_reg_i_22__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(12),
      Q => \buff0_reg_i_22__5_n_4\,
      R => '0'
    );
\buff0_reg_i_22__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(12),
      Q => \buff0_reg_i_22__6_n_4\,
      R => '0'
    );
buff0_reg_i_23: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(11),
      Q => buff0_reg_i_23_n_4,
      R => '0'
    );
\buff0_reg_i_23__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(11),
      Q => \buff0_reg_i_23__0_n_4\,
      R => '0'
    );
\buff0_reg_i_23__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(11),
      Q => \buff0_reg_i_23__1_n_4\,
      R => '0'
    );
\buff0_reg_i_23__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(11),
      Q => \buff0_reg_i_23__2_n_4\,
      R => '0'
    );
\buff0_reg_i_23__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(11),
      Q => \buff0_reg_i_23__3_n_4\,
      R => '0'
    );
\buff0_reg_i_23__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(11),
      Q => \buff0_reg_i_23__4_n_4\,
      R => '0'
    );
\buff0_reg_i_23__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(11),
      Q => \buff0_reg_i_23__5_n_4\,
      R => '0'
    );
\buff0_reg_i_23__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(11),
      Q => \buff0_reg_i_23__6_n_4\,
      R => '0'
    );
buff0_reg_i_24: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(10),
      Q => buff0_reg_i_24_n_4,
      R => '0'
    );
\buff0_reg_i_24__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(10),
      Q => \buff0_reg_i_24__0_n_4\,
      R => '0'
    );
\buff0_reg_i_24__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(10),
      Q => \buff0_reg_i_24__1_n_4\,
      R => '0'
    );
\buff0_reg_i_24__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(10),
      Q => \buff0_reg_i_24__2_n_4\,
      R => '0'
    );
\buff0_reg_i_24__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(10),
      Q => \buff0_reg_i_24__3_n_4\,
      R => '0'
    );
\buff0_reg_i_24__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(10),
      Q => \buff0_reg_i_24__4_n_4\,
      R => '0'
    );
\buff0_reg_i_24__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(10),
      Q => \buff0_reg_i_24__5_n_4\,
      R => '0'
    );
\buff0_reg_i_24__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(10),
      Q => \buff0_reg_i_24__6_n_4\,
      R => '0'
    );
buff0_reg_i_25: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(9),
      Q => buff0_reg_i_25_n_4,
      R => '0'
    );
\buff0_reg_i_25__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(9),
      Q => \buff0_reg_i_25__0_n_4\,
      R => '0'
    );
\buff0_reg_i_25__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(9),
      Q => \buff0_reg_i_25__1_n_4\,
      R => '0'
    );
\buff0_reg_i_25__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(9),
      Q => \buff0_reg_i_25__2_n_4\,
      R => '0'
    );
\buff0_reg_i_25__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(9),
      Q => \buff0_reg_i_25__3_n_4\,
      R => '0'
    );
\buff0_reg_i_25__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(9),
      Q => \buff0_reg_i_25__4_n_4\,
      R => '0'
    );
\buff0_reg_i_25__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(9),
      Q => \buff0_reg_i_25__5_n_4\,
      R => '0'
    );
\buff0_reg_i_25__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(9),
      Q => \buff0_reg_i_25__6_n_4\,
      R => '0'
    );
buff0_reg_i_26: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(8),
      Q => buff0_reg_i_26_n_4,
      R => '0'
    );
\buff0_reg_i_26__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(8),
      Q => \buff0_reg_i_26__0_n_4\,
      R => '0'
    );
\buff0_reg_i_26__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(8),
      Q => \buff0_reg_i_26__1_n_4\,
      R => '0'
    );
\buff0_reg_i_26__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(8),
      Q => \buff0_reg_i_26__2_n_4\,
      R => '0'
    );
\buff0_reg_i_26__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(8),
      Q => \buff0_reg_i_26__3_n_4\,
      R => '0'
    );
\buff0_reg_i_26__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(8),
      Q => \buff0_reg_i_26__4_n_4\,
      R => '0'
    );
\buff0_reg_i_26__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(8),
      Q => \buff0_reg_i_26__5_n_4\,
      R => '0'
    );
\buff0_reg_i_26__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(8),
      Q => \buff0_reg_i_26__6_n_4\,
      R => '0'
    );
buff0_reg_i_27: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(7),
      Q => buff0_reg_i_27_n_4,
      R => '0'
    );
\buff0_reg_i_27__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(7),
      Q => \buff0_reg_i_27__0_n_4\,
      R => '0'
    );
\buff0_reg_i_27__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(7),
      Q => \buff0_reg_i_27__1_n_4\,
      R => '0'
    );
\buff0_reg_i_27__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(7),
      Q => \buff0_reg_i_27__2_n_4\,
      R => '0'
    );
\buff0_reg_i_27__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(7),
      Q => \buff0_reg_i_27__3_n_4\,
      R => '0'
    );
\buff0_reg_i_27__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(7),
      Q => \buff0_reg_i_27__4_n_4\,
      R => '0'
    );
\buff0_reg_i_27__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(7),
      Q => \buff0_reg_i_27__5_n_4\,
      R => '0'
    );
\buff0_reg_i_27__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(7),
      Q => \buff0_reg_i_27__6_n_4\,
      R => '0'
    );
buff0_reg_i_28: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(6),
      Q => buff0_reg_i_28_n_4,
      R => '0'
    );
\buff0_reg_i_28__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(6),
      Q => \buff0_reg_i_28__0_n_4\,
      R => '0'
    );
\buff0_reg_i_28__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(6),
      Q => \buff0_reg_i_28__1_n_4\,
      R => '0'
    );
\buff0_reg_i_28__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(6),
      Q => \buff0_reg_i_28__2_n_4\,
      R => '0'
    );
\buff0_reg_i_28__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(6),
      Q => \buff0_reg_i_28__3_n_4\,
      R => '0'
    );
\buff0_reg_i_28__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(6),
      Q => \buff0_reg_i_28__4_n_4\,
      R => '0'
    );
\buff0_reg_i_28__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(6),
      Q => \buff0_reg_i_28__5_n_4\,
      R => '0'
    );
\buff0_reg_i_28__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(6),
      Q => \buff0_reg_i_28__6_n_4\,
      R => '0'
    );
buff0_reg_i_29: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(5),
      Q => buff0_reg_i_29_n_4,
      R => '0'
    );
\buff0_reg_i_29__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(5),
      Q => \buff0_reg_i_29__0_n_4\,
      R => '0'
    );
\buff0_reg_i_29__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(5),
      Q => \buff0_reg_i_29__1_n_4\,
      R => '0'
    );
\buff0_reg_i_29__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(5),
      Q => \buff0_reg_i_29__2_n_4\,
      R => '0'
    );
\buff0_reg_i_29__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(5),
      Q => \buff0_reg_i_29__3_n_4\,
      R => '0'
    );
\buff0_reg_i_29__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(5),
      Q => \buff0_reg_i_29__4_n_4\,
      R => '0'
    );
\buff0_reg_i_29__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(5),
      Q => \buff0_reg_i_29__5_n_4\,
      R => '0'
    );
\buff0_reg_i_29__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(5),
      Q => \buff0_reg_i_29__6_n_4\,
      R => '0'
    );
\buff0_reg_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(15),
      Q => \buff0_reg_i_2__0_n_4\,
      R => '0'
    );
\buff0_reg_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(15),
      Q => \buff0_reg_i_2__1_n_4\,
      R => '0'
    );
\buff0_reg_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(15),
      Q => \buff0_reg_i_2__2_n_4\,
      R => '0'
    );
\buff0_reg_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(15),
      Q => \buff0_reg_i_2__3_n_4\,
      R => '0'
    );
\buff0_reg_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(15),
      Q => \buff0_reg_i_2__4_n_4\,
      R => '0'
    );
\buff0_reg_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(15),
      Q => \buff0_reg_i_2__5_n_4\,
      R => '0'
    );
\buff0_reg_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(15),
      Q => \buff0_reg_i_2__6_n_4\,
      R => '0'
    );
\buff0_reg_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(15),
      Q => \buff0_reg_i_2__7_n_4\,
      R => '0'
    );
\buff0_reg_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(15),
      Q => \buff0_reg_i_2__8_n_4\,
      R => '0'
    );
buff0_reg_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(14),
      Q => buff0_reg_i_3_n_4,
      R => '0'
    );
buff0_reg_i_30: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(4),
      Q => buff0_reg_i_30_n_4,
      R => '0'
    );
\buff0_reg_i_30__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(4),
      Q => \buff0_reg_i_30__0_n_4\,
      R => '0'
    );
\buff0_reg_i_30__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(4),
      Q => \buff0_reg_i_30__1_n_4\,
      R => '0'
    );
\buff0_reg_i_30__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(4),
      Q => \buff0_reg_i_30__2_n_4\,
      R => '0'
    );
\buff0_reg_i_30__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(4),
      Q => \buff0_reg_i_30__3_n_4\,
      R => '0'
    );
\buff0_reg_i_30__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(4),
      Q => \buff0_reg_i_30__4_n_4\,
      R => '0'
    );
\buff0_reg_i_30__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(4),
      Q => \buff0_reg_i_30__5_n_4\,
      R => '0'
    );
\buff0_reg_i_30__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(4),
      Q => \buff0_reg_i_30__6_n_4\,
      R => '0'
    );
buff0_reg_i_31: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(3),
      Q => buff0_reg_i_31_n_4,
      R => '0'
    );
\buff0_reg_i_31__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(3),
      Q => \buff0_reg_i_31__0_n_4\,
      R => '0'
    );
\buff0_reg_i_31__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(3),
      Q => \buff0_reg_i_31__1_n_4\,
      R => '0'
    );
\buff0_reg_i_31__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(3),
      Q => \buff0_reg_i_31__2_n_4\,
      R => '0'
    );
\buff0_reg_i_31__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(3),
      Q => \buff0_reg_i_31__3_n_4\,
      R => '0'
    );
\buff0_reg_i_31__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(3),
      Q => \buff0_reg_i_31__4_n_4\,
      R => '0'
    );
\buff0_reg_i_31__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(3),
      Q => \buff0_reg_i_31__5_n_4\,
      R => '0'
    );
\buff0_reg_i_31__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(3),
      Q => \buff0_reg_i_31__6_n_4\,
      R => '0'
    );
buff0_reg_i_32: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(2),
      Q => buff0_reg_i_32_n_4,
      R => '0'
    );
\buff0_reg_i_32__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(2),
      Q => \buff0_reg_i_32__0_n_4\,
      R => '0'
    );
\buff0_reg_i_32__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(2),
      Q => \buff0_reg_i_32__1_n_4\,
      R => '0'
    );
\buff0_reg_i_32__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(2),
      Q => \buff0_reg_i_32__2_n_4\,
      R => '0'
    );
\buff0_reg_i_32__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(2),
      Q => \buff0_reg_i_32__3_n_4\,
      R => '0'
    );
\buff0_reg_i_32__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(2),
      Q => \buff0_reg_i_32__4_n_4\,
      R => '0'
    );
\buff0_reg_i_32__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(2),
      Q => \buff0_reg_i_32__5_n_4\,
      R => '0'
    );
\buff0_reg_i_32__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(2),
      Q => \buff0_reg_i_32__6_n_4\,
      R => '0'
    );
buff0_reg_i_33: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(1),
      Q => buff0_reg_i_33_n_4,
      R => '0'
    );
\buff0_reg_i_33__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(1),
      Q => \buff0_reg_i_33__0_n_4\,
      R => '0'
    );
\buff0_reg_i_33__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(1),
      Q => \buff0_reg_i_33__1_n_4\,
      R => '0'
    );
\buff0_reg_i_33__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(1),
      Q => \buff0_reg_i_33__2_n_4\,
      R => '0'
    );
\buff0_reg_i_33__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(1),
      Q => \buff0_reg_i_33__3_n_4\,
      R => '0'
    );
\buff0_reg_i_33__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(1),
      Q => \buff0_reg_i_33__4_n_4\,
      R => '0'
    );
\buff0_reg_i_33__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(1),
      Q => \buff0_reg_i_33__5_n_4\,
      R => '0'
    );
\buff0_reg_i_33__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(1),
      Q => \buff0_reg_i_33__6_n_4\,
      R => '0'
    );
buff0_reg_i_34: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(0),
      Q => buff0_reg_i_34_n_4,
      R => '0'
    );
\buff0_reg_i_34__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(0),
      Q => \buff0_reg_i_34__0_n_4\,
      R => '0'
    );
\buff0_reg_i_34__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(0),
      Q => \buff0_reg_i_34__1_n_4\,
      R => '0'
    );
\buff0_reg_i_34__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(0),
      Q => \buff0_reg_i_34__2_n_4\,
      R => '0'
    );
\buff0_reg_i_34__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(0),
      Q => \buff0_reg_i_34__3_n_4\,
      R => '0'
    );
\buff0_reg_i_34__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(0),
      Q => \buff0_reg_i_34__4_n_4\,
      R => '0'
    );
\buff0_reg_i_34__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(0),
      Q => \buff0_reg_i_34__5_n_4\,
      R => '0'
    );
\buff0_reg_i_34__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(0),
      Q => \buff0_reg_i_34__6_n_4\,
      R => '0'
    );
\buff0_reg_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(14),
      Q => \buff0_reg_i_3__0_n_4\,
      R => '0'
    );
\buff0_reg_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(14),
      Q => \buff0_reg_i_3__1_n_4\,
      R => '0'
    );
\buff0_reg_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(14),
      Q => \buff0_reg_i_3__2_n_4\,
      R => '0'
    );
\buff0_reg_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(14),
      Q => \buff0_reg_i_3__3_n_4\,
      R => '0'
    );
\buff0_reg_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(14),
      Q => \buff0_reg_i_3__4_n_4\,
      R => '0'
    );
\buff0_reg_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(14),
      Q => \buff0_reg_i_3__5_n_4\,
      R => '0'
    );
\buff0_reg_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(14),
      Q => \buff0_reg_i_3__6_n_4\,
      R => '0'
    );
\buff0_reg_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(14),
      Q => \buff0_reg_i_3__7_n_4\,
      R => '0'
    );
\buff0_reg_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(14),
      Q => \buff0_reg_i_3__8_n_4\,
      R => '0'
    );
buff0_reg_i_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(13),
      Q => buff0_reg_i_4_n_4,
      R => '0'
    );
\buff0_reg_i_4__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(13),
      Q => \buff0_reg_i_4__0_n_4\,
      R => '0'
    );
\buff0_reg_i_4__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(13),
      Q => \buff0_reg_i_4__1_n_4\,
      R => '0'
    );
\buff0_reg_i_4__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(13),
      Q => \buff0_reg_i_4__2_n_4\,
      R => '0'
    );
\buff0_reg_i_4__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(13),
      Q => \buff0_reg_i_4__3_n_4\,
      R => '0'
    );
\buff0_reg_i_4__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(13),
      Q => \buff0_reg_i_4__4_n_4\,
      R => '0'
    );
\buff0_reg_i_4__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(13),
      Q => \buff0_reg_i_4__5_n_4\,
      R => '0'
    );
\buff0_reg_i_4__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(13),
      Q => \buff0_reg_i_4__6_n_4\,
      R => '0'
    );
\buff0_reg_i_4__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(13),
      Q => \buff0_reg_i_4__7_n_4\,
      R => '0'
    );
\buff0_reg_i_4__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(13),
      Q => \buff0_reg_i_4__8_n_4\,
      R => '0'
    );
buff0_reg_i_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(12),
      Q => buff0_reg_i_5_n_4,
      R => '0'
    );
\buff0_reg_i_5__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(12),
      Q => \buff0_reg_i_5__0_n_4\,
      R => '0'
    );
\buff0_reg_i_5__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(12),
      Q => \buff0_reg_i_5__1_n_4\,
      R => '0'
    );
\buff0_reg_i_5__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(12),
      Q => \buff0_reg_i_5__2_n_4\,
      R => '0'
    );
\buff0_reg_i_5__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(12),
      Q => \buff0_reg_i_5__3_n_4\,
      R => '0'
    );
\buff0_reg_i_5__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(12),
      Q => \buff0_reg_i_5__4_n_4\,
      R => '0'
    );
\buff0_reg_i_5__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(12),
      Q => \buff0_reg_i_5__5_n_4\,
      R => '0'
    );
\buff0_reg_i_5__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(12),
      Q => \buff0_reg_i_5__6_n_4\,
      R => '0'
    );
\buff0_reg_i_5__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(12),
      Q => \buff0_reg_i_5__7_n_4\,
      R => '0'
    );
\buff0_reg_i_5__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(12),
      Q => \buff0_reg_i_5__8_n_4\,
      R => '0'
    );
buff0_reg_i_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(11),
      Q => buff0_reg_i_6_n_4,
      R => '0'
    );
\buff0_reg_i_6__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(11),
      Q => \buff0_reg_i_6__0_n_4\,
      R => '0'
    );
\buff0_reg_i_6__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(11),
      Q => \buff0_reg_i_6__1_n_4\,
      R => '0'
    );
\buff0_reg_i_6__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(11),
      Q => \buff0_reg_i_6__2_n_4\,
      R => '0'
    );
\buff0_reg_i_6__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(11),
      Q => \buff0_reg_i_6__3_n_4\,
      R => '0'
    );
\buff0_reg_i_6__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(11),
      Q => \buff0_reg_i_6__4_n_4\,
      R => '0'
    );
\buff0_reg_i_6__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(11),
      Q => \buff0_reg_i_6__5_n_4\,
      R => '0'
    );
\buff0_reg_i_6__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(11),
      Q => \buff0_reg_i_6__6_n_4\,
      R => '0'
    );
\buff0_reg_i_6__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(11),
      Q => \buff0_reg_i_6__7_n_4\,
      R => '0'
    );
\buff0_reg_i_6__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(11),
      Q => \buff0_reg_i_6__8_n_4\,
      R => '0'
    );
buff0_reg_i_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(10),
      Q => buff0_reg_i_7_n_4,
      R => '0'
    );
\buff0_reg_i_7__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(10),
      Q => \buff0_reg_i_7__0_n_4\,
      R => '0'
    );
\buff0_reg_i_7__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(10),
      Q => \buff0_reg_i_7__1_n_4\,
      R => '0'
    );
\buff0_reg_i_7__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(10),
      Q => \buff0_reg_i_7__2_n_4\,
      R => '0'
    );
\buff0_reg_i_7__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(10),
      Q => \buff0_reg_i_7__3_n_4\,
      R => '0'
    );
\buff0_reg_i_7__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(10),
      Q => \buff0_reg_i_7__4_n_4\,
      R => '0'
    );
\buff0_reg_i_7__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(10),
      Q => \buff0_reg_i_7__5_n_4\,
      R => '0'
    );
\buff0_reg_i_7__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(10),
      Q => \buff0_reg_i_7__6_n_4\,
      R => '0'
    );
\buff0_reg_i_7__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(10),
      Q => \buff0_reg_i_7__7_n_4\,
      R => '0'
    );
\buff0_reg_i_7__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(10),
      Q => \buff0_reg_i_7__8_n_4\,
      R => '0'
    );
buff0_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(9),
      Q => buff0_reg_i_8_n_4,
      R => '0'
    );
\buff0_reg_i_8__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(9),
      Q => \buff0_reg_i_8__0_n_4\,
      R => '0'
    );
\buff0_reg_i_8__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(9),
      Q => \buff0_reg_i_8__1_n_4\,
      R => '0'
    );
\buff0_reg_i_8__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(9),
      Q => \buff0_reg_i_8__2_n_4\,
      R => '0'
    );
\buff0_reg_i_8__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(9),
      Q => \buff0_reg_i_8__3_n_4\,
      R => '0'
    );
\buff0_reg_i_8__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(9),
      Q => \buff0_reg_i_8__4_n_4\,
      R => '0'
    );
\buff0_reg_i_8__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(9),
      Q => \buff0_reg_i_8__5_n_4\,
      R => '0'
    );
\buff0_reg_i_8__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(9),
      Q => \buff0_reg_i_8__6_n_4\,
      R => '0'
    );
\buff0_reg_i_8__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(9),
      Q => \buff0_reg_i_8__7_n_4\,
      R => '0'
    );
\buff0_reg_i_8__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(9),
      Q => \buff0_reg_i_8__8_n_4\,
      R => '0'
    );
buff0_reg_i_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      D => A_1_t_q0(8),
      Q => buff0_reg_i_9_n_4,
      R => '0'
    );
\buff0_reg_i_9__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(8),
      Q => \buff0_reg_i_9__0_n_4\,
      R => '0'
    );
\buff0_reg_i_9__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_0_t_q0(8),
      Q => \buff0_reg_i_9__1_n_4\,
      R => '0'
    );
\buff0_reg_i_9__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => tmp_mid_1_t_q0(8),
      Q => \buff0_reg_i_9__2_n_4\,
      R => '0'
    );
\buff0_reg_i_9__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_3_t_q0(8),
      Q => \buff0_reg_i_9__3_n_4\,
      R => '0'
    );
\buff0_reg_i_9__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_2_t_q0(8),
      Q => \buff0_reg_i_9__4_n_4\,
      R => '0'
    );
\buff0_reg_i_9__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_5_t_q0(8),
      Q => \buff0_reg_i_9__5_n_4\,
      R => '0'
    );
\buff0_reg_i_9__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => C_mid_4_t_q0(8),
      Q => \buff0_reg_i_9__6_n_4\,
      R => '0'
    );
\buff0_reg_i_9__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_7_t_q0(8),
      Q => \buff0_reg_i_9__7_n_4\,
      R => '0'
    );
\buff0_reg_i_9__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => C_mid_6_t_q0(8),
      Q => \buff0_reg_i_9__8_n_4\,
      R => '0'
    );
buff1_reg_i_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(16),
      Q => buff1_reg_i_1_n_4,
      R => '0'
    );
buff1_reg_i_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(7),
      Q => buff1_reg_i_10_n_4,
      R => '0'
    );
\buff1_reg_i_10__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(7),
      Q => \buff1_reg_i_10__0_n_4\,
      R => '0'
    );
\buff1_reg_i_10__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(7),
      Q => \buff1_reg_i_10__1_n_4\,
      R => '0'
    );
\buff1_reg_i_10__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(7),
      Q => \buff1_reg_i_10__2_n_4\,
      R => '0'
    );
\buff1_reg_i_10__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(7),
      Q => \buff1_reg_i_10__3_n_4\,
      R => '0'
    );
\buff1_reg_i_10__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(7),
      Q => \buff1_reg_i_10__4_n_4\,
      R => '0'
    );
\buff1_reg_i_10__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(7),
      Q => \buff1_reg_i_10__5_n_4\,
      R => '0'
    );
\buff1_reg_i_10__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(7),
      Q => \buff1_reg_i_10__6_n_4\,
      R => '0'
    );
\buff1_reg_i_10__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(7),
      Q => \buff1_reg_i_10__7_n_4\,
      R => '0'
    );
buff1_reg_i_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(6),
      Q => buff1_reg_i_11_n_4,
      R => '0'
    );
\buff1_reg_i_11__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(6),
      Q => \buff1_reg_i_11__0_n_4\,
      R => '0'
    );
\buff1_reg_i_11__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(6),
      Q => \buff1_reg_i_11__1_n_4\,
      R => '0'
    );
\buff1_reg_i_11__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(6),
      Q => \buff1_reg_i_11__2_n_4\,
      R => '0'
    );
\buff1_reg_i_11__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(6),
      Q => \buff1_reg_i_11__3_n_4\,
      R => '0'
    );
\buff1_reg_i_11__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(6),
      Q => \buff1_reg_i_11__4_n_4\,
      R => '0'
    );
\buff1_reg_i_11__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(6),
      Q => \buff1_reg_i_11__5_n_4\,
      R => '0'
    );
\buff1_reg_i_11__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(6),
      Q => \buff1_reg_i_11__6_n_4\,
      R => '0'
    );
\buff1_reg_i_11__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(6),
      Q => \buff1_reg_i_11__7_n_4\,
      R => '0'
    );
buff1_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(5),
      Q => buff1_reg_i_12_n_4,
      R => '0'
    );
\buff1_reg_i_12__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(5),
      Q => \buff1_reg_i_12__0_n_4\,
      R => '0'
    );
\buff1_reg_i_12__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(5),
      Q => \buff1_reg_i_12__1_n_4\,
      R => '0'
    );
\buff1_reg_i_12__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(5),
      Q => \buff1_reg_i_12__2_n_4\,
      R => '0'
    );
\buff1_reg_i_12__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(5),
      Q => \buff1_reg_i_12__3_n_4\,
      R => '0'
    );
\buff1_reg_i_12__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(5),
      Q => \buff1_reg_i_12__4_n_4\,
      R => '0'
    );
\buff1_reg_i_12__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(5),
      Q => \buff1_reg_i_12__5_n_4\,
      R => '0'
    );
\buff1_reg_i_12__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(5),
      Q => \buff1_reg_i_12__6_n_4\,
      R => '0'
    );
\buff1_reg_i_12__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(5),
      Q => \buff1_reg_i_12__7_n_4\,
      R => '0'
    );
buff1_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(4),
      Q => buff1_reg_i_13_n_4,
      R => '0'
    );
\buff1_reg_i_13__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(4),
      Q => \buff1_reg_i_13__0_n_4\,
      R => '0'
    );
\buff1_reg_i_13__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(4),
      Q => \buff1_reg_i_13__1_n_4\,
      R => '0'
    );
\buff1_reg_i_13__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(4),
      Q => \buff1_reg_i_13__2_n_4\,
      R => '0'
    );
\buff1_reg_i_13__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(4),
      Q => \buff1_reg_i_13__3_n_4\,
      R => '0'
    );
\buff1_reg_i_13__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(4),
      Q => \buff1_reg_i_13__4_n_4\,
      R => '0'
    );
\buff1_reg_i_13__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(4),
      Q => \buff1_reg_i_13__5_n_4\,
      R => '0'
    );
\buff1_reg_i_13__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(4),
      Q => \buff1_reg_i_13__6_n_4\,
      R => '0'
    );
\buff1_reg_i_13__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(4),
      Q => \buff1_reg_i_13__7_n_4\,
      R => '0'
    );
buff1_reg_i_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(3),
      Q => buff1_reg_i_14_n_4,
      R => '0'
    );
\buff1_reg_i_14__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(3),
      Q => \buff1_reg_i_14__0_n_4\,
      R => '0'
    );
\buff1_reg_i_14__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(3),
      Q => \buff1_reg_i_14__1_n_4\,
      R => '0'
    );
\buff1_reg_i_14__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(3),
      Q => \buff1_reg_i_14__2_n_4\,
      R => '0'
    );
\buff1_reg_i_14__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(3),
      Q => \buff1_reg_i_14__3_n_4\,
      R => '0'
    );
\buff1_reg_i_14__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(3),
      Q => \buff1_reg_i_14__4_n_4\,
      R => '0'
    );
\buff1_reg_i_14__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(3),
      Q => \buff1_reg_i_14__5_n_4\,
      R => '0'
    );
\buff1_reg_i_14__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(3),
      Q => \buff1_reg_i_14__6_n_4\,
      R => '0'
    );
\buff1_reg_i_14__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(3),
      Q => \buff1_reg_i_14__7_n_4\,
      R => '0'
    );
buff1_reg_i_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(2),
      Q => buff1_reg_i_15_n_4,
      R => '0'
    );
\buff1_reg_i_15__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(2),
      Q => \buff1_reg_i_15__0_n_4\,
      R => '0'
    );
\buff1_reg_i_15__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(2),
      Q => \buff1_reg_i_15__1_n_4\,
      R => '0'
    );
\buff1_reg_i_15__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(2),
      Q => \buff1_reg_i_15__2_n_4\,
      R => '0'
    );
\buff1_reg_i_15__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(2),
      Q => \buff1_reg_i_15__3_n_4\,
      R => '0'
    );
\buff1_reg_i_15__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(2),
      Q => \buff1_reg_i_15__4_n_4\,
      R => '0'
    );
\buff1_reg_i_15__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(2),
      Q => \buff1_reg_i_15__5_n_4\,
      R => '0'
    );
\buff1_reg_i_15__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(2),
      Q => \buff1_reg_i_15__6_n_4\,
      R => '0'
    );
\buff1_reg_i_15__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(2),
      Q => \buff1_reg_i_15__7_n_4\,
      R => '0'
    );
buff1_reg_i_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(1),
      Q => buff1_reg_i_16_n_4,
      R => '0'
    );
\buff1_reg_i_16__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(1),
      Q => \buff1_reg_i_16__0_n_4\,
      R => '0'
    );
\buff1_reg_i_16__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(1),
      Q => \buff1_reg_i_16__1_n_4\,
      R => '0'
    );
\buff1_reg_i_16__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(1),
      Q => \buff1_reg_i_16__2_n_4\,
      R => '0'
    );
\buff1_reg_i_16__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(1),
      Q => \buff1_reg_i_16__3_n_4\,
      R => '0'
    );
\buff1_reg_i_16__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(1),
      Q => \buff1_reg_i_16__4_n_4\,
      R => '0'
    );
\buff1_reg_i_16__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(1),
      Q => \buff1_reg_i_16__5_n_4\,
      R => '0'
    );
\buff1_reg_i_16__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(1),
      Q => \buff1_reg_i_16__6_n_4\,
      R => '0'
    );
\buff1_reg_i_16__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(1),
      Q => \buff1_reg_i_16__7_n_4\,
      R => '0'
    );
buff1_reg_i_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(0),
      Q => buff1_reg_i_17_n_4,
      R => '0'
    );
\buff1_reg_i_17__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(0),
      Q => \buff1_reg_i_17__0_n_4\,
      R => '0'
    );
\buff1_reg_i_17__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(0),
      Q => \buff1_reg_i_17__1_n_4\,
      R => '0'
    );
\buff1_reg_i_17__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(0),
      Q => \buff1_reg_i_17__2_n_4\,
      R => '0'
    );
\buff1_reg_i_17__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(0),
      Q => \buff1_reg_i_17__3_n_4\,
      R => '0'
    );
\buff1_reg_i_17__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(0),
      Q => \buff1_reg_i_17__4_n_4\,
      R => '0'
    );
\buff1_reg_i_17__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(0),
      Q => \buff1_reg_i_17__5_n_4\,
      R => '0'
    );
\buff1_reg_i_17__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(0),
      Q => \buff1_reg_i_17__6_n_4\,
      R => '0'
    );
\buff1_reg_i_17__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(0),
      Q => \buff1_reg_i_17__7_n_4\,
      R => '0'
    );
\buff1_reg_i_1__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(16),
      Q => \buff1_reg_i_1__0_n_4\,
      R => '0'
    );
\buff1_reg_i_1__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(16),
      Q => \buff1_reg_i_1__1_n_4\,
      R => '0'
    );
\buff1_reg_i_1__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(16),
      Q => \buff1_reg_i_1__2_n_4\,
      R => '0'
    );
\buff1_reg_i_1__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(16),
      Q => \buff1_reg_i_1__3_n_4\,
      R => '0'
    );
\buff1_reg_i_1__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(16),
      Q => \buff1_reg_i_1__4_n_4\,
      R => '0'
    );
\buff1_reg_i_1__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(16),
      Q => \buff1_reg_i_1__5_n_4\,
      R => '0'
    );
\buff1_reg_i_1__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(16),
      Q => \buff1_reg_i_1__6_n_4\,
      R => '0'
    );
\buff1_reg_i_1__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(16),
      Q => \buff1_reg_i_1__7_n_4\,
      R => '0'
    );
buff1_reg_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(15),
      Q => buff1_reg_i_2_n_4,
      R => '0'
    );
\buff1_reg_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(15),
      Q => \buff1_reg_i_2__0_n_4\,
      R => '0'
    );
\buff1_reg_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(15),
      Q => \buff1_reg_i_2__1_n_4\,
      R => '0'
    );
\buff1_reg_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(15),
      Q => \buff1_reg_i_2__2_n_4\,
      R => '0'
    );
\buff1_reg_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(15),
      Q => \buff1_reg_i_2__3_n_4\,
      R => '0'
    );
\buff1_reg_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(15),
      Q => \buff1_reg_i_2__4_n_4\,
      R => '0'
    );
\buff1_reg_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(15),
      Q => \buff1_reg_i_2__5_n_4\,
      R => '0'
    );
\buff1_reg_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(15),
      Q => \buff1_reg_i_2__6_n_4\,
      R => '0'
    );
\buff1_reg_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(15),
      Q => \buff1_reg_i_2__7_n_4\,
      R => '0'
    );
buff1_reg_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(14),
      Q => buff1_reg_i_3_n_4,
      R => '0'
    );
\buff1_reg_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(14),
      Q => \buff1_reg_i_3__0_n_4\,
      R => '0'
    );
\buff1_reg_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(14),
      Q => \buff1_reg_i_3__1_n_4\,
      R => '0'
    );
\buff1_reg_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(14),
      Q => \buff1_reg_i_3__2_n_4\,
      R => '0'
    );
\buff1_reg_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(14),
      Q => \buff1_reg_i_3__3_n_4\,
      R => '0'
    );
\buff1_reg_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(14),
      Q => \buff1_reg_i_3__4_n_4\,
      R => '0'
    );
\buff1_reg_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(14),
      Q => \buff1_reg_i_3__5_n_4\,
      R => '0'
    );
\buff1_reg_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(14),
      Q => \buff1_reg_i_3__6_n_4\,
      R => '0'
    );
\buff1_reg_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(14),
      Q => \buff1_reg_i_3__7_n_4\,
      R => '0'
    );
buff1_reg_i_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(13),
      Q => buff1_reg_i_4_n_4,
      R => '0'
    );
\buff1_reg_i_4__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(13),
      Q => \buff1_reg_i_4__0_n_4\,
      R => '0'
    );
\buff1_reg_i_4__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(13),
      Q => \buff1_reg_i_4__1_n_4\,
      R => '0'
    );
\buff1_reg_i_4__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(13),
      Q => \buff1_reg_i_4__2_n_4\,
      R => '0'
    );
\buff1_reg_i_4__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(13),
      Q => \buff1_reg_i_4__3_n_4\,
      R => '0'
    );
\buff1_reg_i_4__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(13),
      Q => \buff1_reg_i_4__4_n_4\,
      R => '0'
    );
\buff1_reg_i_4__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(13),
      Q => \buff1_reg_i_4__5_n_4\,
      R => '0'
    );
\buff1_reg_i_4__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(13),
      Q => \buff1_reg_i_4__6_n_4\,
      R => '0'
    );
\buff1_reg_i_4__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(13),
      Q => \buff1_reg_i_4__7_n_4\,
      R => '0'
    );
buff1_reg_i_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(12),
      Q => buff1_reg_i_5_n_4,
      R => '0'
    );
\buff1_reg_i_5__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(12),
      Q => \buff1_reg_i_5__0_n_4\,
      R => '0'
    );
\buff1_reg_i_5__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(12),
      Q => \buff1_reg_i_5__1_n_4\,
      R => '0'
    );
\buff1_reg_i_5__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(12),
      Q => \buff1_reg_i_5__2_n_4\,
      R => '0'
    );
\buff1_reg_i_5__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(12),
      Q => \buff1_reg_i_5__3_n_4\,
      R => '0'
    );
\buff1_reg_i_5__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(12),
      Q => \buff1_reg_i_5__4_n_4\,
      R => '0'
    );
\buff1_reg_i_5__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(12),
      Q => \buff1_reg_i_5__5_n_4\,
      R => '0'
    );
\buff1_reg_i_5__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(12),
      Q => \buff1_reg_i_5__6_n_4\,
      R => '0'
    );
\buff1_reg_i_5__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(12),
      Q => \buff1_reg_i_5__7_n_4\,
      R => '0'
    );
buff1_reg_i_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(11),
      Q => buff1_reg_i_6_n_4,
      R => '0'
    );
\buff1_reg_i_6__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(11),
      Q => \buff1_reg_i_6__0_n_4\,
      R => '0'
    );
\buff1_reg_i_6__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(11),
      Q => \buff1_reg_i_6__1_n_4\,
      R => '0'
    );
\buff1_reg_i_6__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(11),
      Q => \buff1_reg_i_6__2_n_4\,
      R => '0'
    );
\buff1_reg_i_6__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(11),
      Q => \buff1_reg_i_6__3_n_4\,
      R => '0'
    );
\buff1_reg_i_6__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(11),
      Q => \buff1_reg_i_6__4_n_4\,
      R => '0'
    );
\buff1_reg_i_6__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(11),
      Q => \buff1_reg_i_6__5_n_4\,
      R => '0'
    );
\buff1_reg_i_6__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(11),
      Q => \buff1_reg_i_6__6_n_4\,
      R => '0'
    );
\buff1_reg_i_6__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(11),
      Q => \buff1_reg_i_6__7_n_4\,
      R => '0'
    );
buff1_reg_i_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(10),
      Q => buff1_reg_i_7_n_4,
      R => '0'
    );
\buff1_reg_i_7__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(10),
      Q => \buff1_reg_i_7__0_n_4\,
      R => '0'
    );
\buff1_reg_i_7__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(10),
      Q => \buff1_reg_i_7__1_n_4\,
      R => '0'
    );
\buff1_reg_i_7__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(10),
      Q => \buff1_reg_i_7__2_n_4\,
      R => '0'
    );
\buff1_reg_i_7__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(10),
      Q => \buff1_reg_i_7__3_n_4\,
      R => '0'
    );
\buff1_reg_i_7__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(10),
      Q => \buff1_reg_i_7__4_n_4\,
      R => '0'
    );
\buff1_reg_i_7__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(10),
      Q => \buff1_reg_i_7__5_n_4\,
      R => '0'
    );
\buff1_reg_i_7__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(10),
      Q => \buff1_reg_i_7__6_n_4\,
      R => '0'
    );
\buff1_reg_i_7__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(10),
      Q => \buff1_reg_i_7__7_n_4\,
      R => '0'
    );
buff1_reg_i_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(9),
      Q => buff1_reg_i_8_n_4,
      R => '0'
    );
\buff1_reg_i_8__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(9),
      Q => \buff1_reg_i_8__0_n_4\,
      R => '0'
    );
\buff1_reg_i_8__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(9),
      Q => \buff1_reg_i_8__1_n_4\,
      R => '0'
    );
\buff1_reg_i_8__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(9),
      Q => \buff1_reg_i_8__2_n_4\,
      R => '0'
    );
\buff1_reg_i_8__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(9),
      Q => \buff1_reg_i_8__3_n_4\,
      R => '0'
    );
\buff1_reg_i_8__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(9),
      Q => \buff1_reg_i_8__4_n_4\,
      R => '0'
    );
\buff1_reg_i_8__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(9),
      Q => \buff1_reg_i_8__5_n_4\,
      R => '0'
    );
\buff1_reg_i_8__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(9),
      Q => \buff1_reg_i_8__6_n_4\,
      R => '0'
    );
\buff1_reg_i_8__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(9),
      Q => \buff1_reg_i_8__7_n_4\,
      R => '0'
    );
buff1_reg_i_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      D => A_0_t_q0(8),
      Q => buff1_reg_i_9_n_4,
      R => '0'
    );
\buff1_reg_i_9__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_0_t_q0(8),
      Q => \buff1_reg_i_9__0_n_4\,
      R => '0'
    );
\buff1_reg_i_9__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state13\,
      D => C_mid_1_t_q0(8),
      Q => \buff1_reg_i_9__1_n_4\,
      R => '0'
    );
\buff1_reg_i_9__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_3_t_q0(8),
      Q => \buff1_reg_i_9__2_n_4\,
      R => '0'
    );
\buff1_reg_i_9__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_2_t_q0(8),
      Q => \buff1_reg_i_9__3_n_4\,
      R => '0'
    );
\buff1_reg_i_9__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_5_t_q0(8),
      Q => \buff1_reg_i_9__4_n_4\,
      R => '0'
    );
\buff1_reg_i_9__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \func24_U0/ap_CS_fsm_state21\,
      D => tmp_mid_4_t_q0(8),
      Q => \buff1_reg_i_9__5_n_4\,
      R => '0'
    );
\buff1_reg_i_9__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_7_t_q0(8),
      Q => \buff1_reg_i_9__6_n_4\,
      R => '0'
    );
\buff1_reg_i_9__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => func24_U0_tmp_5_ce0,
      D => tmp_mid_6_t_q0(8),
      Q => \buff1_reg_i_9__7_n_4\,
      R => '0'
    );
kernel_2mm_U0: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm
     port map (
      A(16) => buff1_reg_i_1_n_4,
      A(15) => buff1_reg_i_2_n_4,
      A(14) => buff1_reg_i_3_n_4,
      A(13) => buff1_reg_i_4_n_4,
      A(12) => buff1_reg_i_5_n_4,
      A(11) => buff1_reg_i_6_n_4,
      A(10) => buff1_reg_i_7_n_4,
      A(9) => buff1_reg_i_8_n_4,
      A(8) => buff1_reg_i_9_n_4,
      A(7) => buff1_reg_i_10_n_4,
      A(6) => buff1_reg_i_11_n_4,
      A(5) => buff1_reg_i_12_n_4,
      A(4) => buff1_reg_i_13_n_4,
      A(3) => buff1_reg_i_14_n_4,
      A(2) => buff1_reg_i_15_n_4,
      A(1) => buff1_reg_i_16_n_4,
      A(0) => buff1_reg_i_17_n_4,
      ADDRARDADDR(0) => memcore_iaddr_12(0),
      A_0_q0(31 downto 17) => A_0_t_q0(31 downto 17),
      A_0_q0(16) => \buff0_reg_i_1__0_n_4\,
      A_0_q0(15) => \buff0_reg_i_2__0_n_4\,
      A_0_q0(14) => \buff0_reg_i_3__0_n_4\,
      A_0_q0(13) => \buff0_reg_i_4__0_n_4\,
      A_0_q0(12) => \buff0_reg_i_5__0_n_4\,
      A_0_q0(11) => \buff0_reg_i_6__0_n_4\,
      A_0_q0(10) => \buff0_reg_i_7__0_n_4\,
      A_0_q0(9) => \buff0_reg_i_8__0_n_4\,
      A_0_q0(8) => \buff0_reg_i_9__0_n_4\,
      A_0_q0(7) => \buff0_reg_i_10__0_n_4\,
      A_0_q0(6) => \buff0_reg_i_11__0_n_4\,
      A_0_q0(5) => \buff0_reg_i_12__0_n_4\,
      A_0_q0(4) => \buff0_reg_i_13__0_n_4\,
      A_0_q0(3) => \buff0_reg_i_14__0_n_4\,
      A_0_q0(2) => \buff0_reg_i_15__0_n_4\,
      A_0_q0(1) => \buff0_reg_i_16__0_n_4\,
      A_0_q0(0) => \buff0_reg_i_17__0_n_4\,
      \A_1_addr_reg_695_reg[7]\(7 downto 0) => kernel_2mm_U0_A_0_address0(7 downto 0),
      A_1_address0(7 downto 0) => kernel_2mm_U0_A_1_address0(7 downto 0),
      A_1_q0(31 downto 0) => A_1_t_q0(31 downto 0),
      B(16) => buff0_reg_i_1_n_4,
      B(15) => buff0_reg_i_2_n_4,
      B(14) => buff0_reg_i_3_n_4,
      B(13) => buff0_reg_i_4_n_4,
      B(12) => buff0_reg_i_5_n_4,
      B(11) => buff0_reg_i_6_n_4,
      B(10) => buff0_reg_i_7_n_4,
      B(9) => buff0_reg_i_8_n_4,
      B(8) => buff0_reg_i_9_n_4,
      B(7) => buff0_reg_i_10_n_4,
      B(6) => buff0_reg_i_11_n_4,
      B(5) => buff0_reg_i_12_n_4,
      B(4) => buff0_reg_i_13_n_4,
      B(3) => buff0_reg_i_14_n_4,
      B(2) => buff0_reg_i_15_n_4,
      B(1) => buff0_reg_i_16_n_4,
      B(0) => buff0_reg_i_17_n_4,
      B_0_address0(7 downto 0) => kernel_2mm_U0_B_0_address0(7 downto 0),
      B_0_q0(16 downto 0) => B_0_t_q0(16 downto 0),
      B_1_address0(7 downto 0) => kernel_2mm_U0_B_1_address0(7 downto 0),
      B_1_q0(16 downto 0) => B_1_t_q0(16 downto 0),
      C_0_address0(6 downto 0) => kernel_2mm_U0_C_0_address0(6 downto 0),
      \C_2_load_reg_847_reg[16]\(16 downto 0) => C_mid_2_t_q0(16 downto 0),
      C_3_address0(5 downto 0) => kernel_2mm_U0_C_3_address0(5 downto 0),
      \C_3_load_reg_857_reg[16]\(16 downto 0) => C_mid_3_t_q0(16 downto 0),
      \C_4_load_reg_867_reg[16]\(16 downto 0) => C_mid_4_t_q0(16 downto 0),
      \C_5_load_reg_877_reg[16]\(16 downto 0) => C_mid_5_t_q0(16 downto 0),
      \C_6_load_reg_827_reg[16]\(16 downto 0) => C_mid_6_t_q0(16 downto 0),
      \C_7_load_reg_837_reg[16]\(16 downto 0) => C_mid_7_t_q0(16 downto 0),
      D(8 downto 0) => kernel_2mm_U0_D_address0(8 downto 0),
      DOBDO(31 downto 0) => func15_U0_D_mid_d0(31 downto 0),
      D_output_address0(8 downto 0) => kernel_2mm_U0_D_output_address0(8 downto 0),
      D_output_d0(31 downto 0) => kernel_2mm_U0_D_output_d0(31 downto 0),
      Q(1) => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage1\,
      Q(0) => \func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm_pp0_stage0\,
      \ap_CS_fsm_reg[0]\(0) => readData32_U0_n_23,
      \ap_CS_fsm_reg[4]\(1) => kernel_2mm_U0_n_11,
      \ap_CS_fsm_reg[4]\(0) => kernel_2mm_U0_D_ce0,
      \ap_CS_fsm_reg[5]\(1) => kernel_2mm_U0_n_341,
      \ap_CS_fsm_reg[5]\(0) => kernel_2mm_U0_C_0_ce0,
      \ap_CS_fsm_reg[7]\(1) => \func15_U0/ap_CS_fsm_state7\,
      \ap_CS_fsm_reg[7]\(0) => kernel_2mm_U0_C_3_ce0,
      ap_clk => ap_clk,
      ap_done_reg => \func24_U0/ap_done_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_C_mid_2_reg_0 => kernel_2mm_U0_n_10,
      buff0_reg_i_18(16) => buff0_reg_i_18_n_4,
      buff0_reg_i_18(15) => buff0_reg_i_19_n_4,
      buff0_reg_i_18(14) => buff0_reg_i_20_n_4,
      buff0_reg_i_18(13) => buff0_reg_i_21_n_4,
      buff0_reg_i_18(12) => buff0_reg_i_22_n_4,
      buff0_reg_i_18(11) => buff0_reg_i_23_n_4,
      buff0_reg_i_18(10) => buff0_reg_i_24_n_4,
      buff0_reg_i_18(9) => buff0_reg_i_25_n_4,
      buff0_reg_i_18(8) => buff0_reg_i_26_n_4,
      buff0_reg_i_18(7) => buff0_reg_i_27_n_4,
      buff0_reg_i_18(6) => buff0_reg_i_28_n_4,
      buff0_reg_i_18(5) => buff0_reg_i_29_n_4,
      buff0_reg_i_18(4) => buff0_reg_i_30_n_4,
      buff0_reg_i_18(3) => buff0_reg_i_31_n_4,
      buff0_reg_i_18(2) => buff0_reg_i_32_n_4,
      buff0_reg_i_18(1) => buff0_reg_i_33_n_4,
      buff0_reg_i_18(0) => buff0_reg_i_34_n_4,
      \buff0_reg_i_18__0\(16) => \buff0_reg_i_18__0_n_4\,
      \buff0_reg_i_18__0\(15) => \buff0_reg_i_19__0_n_4\,
      \buff0_reg_i_18__0\(14) => \buff0_reg_i_20__0_n_4\,
      \buff0_reg_i_18__0\(13) => \buff0_reg_i_21__0_n_4\,
      \buff0_reg_i_18__0\(12) => \buff0_reg_i_22__0_n_4\,
      \buff0_reg_i_18__0\(11) => \buff0_reg_i_23__0_n_4\,
      \buff0_reg_i_18__0\(10) => \buff0_reg_i_24__0_n_4\,
      \buff0_reg_i_18__0\(9) => \buff0_reg_i_25__0_n_4\,
      \buff0_reg_i_18__0\(8) => \buff0_reg_i_26__0_n_4\,
      \buff0_reg_i_18__0\(7) => \buff0_reg_i_27__0_n_4\,
      \buff0_reg_i_18__0\(6) => \buff0_reg_i_28__0_n_4\,
      \buff0_reg_i_18__0\(5) => \buff0_reg_i_29__0_n_4\,
      \buff0_reg_i_18__0\(4) => \buff0_reg_i_30__0_n_4\,
      \buff0_reg_i_18__0\(3) => \buff0_reg_i_31__0_n_4\,
      \buff0_reg_i_18__0\(2) => \buff0_reg_i_32__0_n_4\,
      \buff0_reg_i_18__0\(1) => \buff0_reg_i_33__0_n_4\,
      \buff0_reg_i_18__0\(0) => \buff0_reg_i_34__0_n_4\,
      \buff0_reg_i_18__1\(16) => \buff0_reg_i_18__1_n_4\,
      \buff0_reg_i_18__1\(15) => \buff0_reg_i_19__1_n_4\,
      \buff0_reg_i_18__1\(14) => \buff0_reg_i_20__1_n_4\,
      \buff0_reg_i_18__1\(13) => \buff0_reg_i_21__1_n_4\,
      \buff0_reg_i_18__1\(12) => \buff0_reg_i_22__1_n_4\,
      \buff0_reg_i_18__1\(11) => \buff0_reg_i_23__1_n_4\,
      \buff0_reg_i_18__1\(10) => \buff0_reg_i_24__1_n_4\,
      \buff0_reg_i_18__1\(9) => \buff0_reg_i_25__1_n_4\,
      \buff0_reg_i_18__1\(8) => \buff0_reg_i_26__1_n_4\,
      \buff0_reg_i_18__1\(7) => \buff0_reg_i_27__1_n_4\,
      \buff0_reg_i_18__1\(6) => \buff0_reg_i_28__1_n_4\,
      \buff0_reg_i_18__1\(5) => \buff0_reg_i_29__1_n_4\,
      \buff0_reg_i_18__1\(4) => \buff0_reg_i_30__1_n_4\,
      \buff0_reg_i_18__1\(3) => \buff0_reg_i_31__1_n_4\,
      \buff0_reg_i_18__1\(2) => \buff0_reg_i_32__1_n_4\,
      \buff0_reg_i_18__1\(1) => \buff0_reg_i_33__1_n_4\,
      \buff0_reg_i_18__1\(0) => \buff0_reg_i_34__1_n_4\,
      \buff0_reg_i_18__2\(16) => \buff0_reg_i_18__2_n_4\,
      \buff0_reg_i_18__2\(15) => \buff0_reg_i_19__2_n_4\,
      \buff0_reg_i_18__2\(14) => \buff0_reg_i_20__2_n_4\,
      \buff0_reg_i_18__2\(13) => \buff0_reg_i_21__2_n_4\,
      \buff0_reg_i_18__2\(12) => \buff0_reg_i_22__2_n_4\,
      \buff0_reg_i_18__2\(11) => \buff0_reg_i_23__2_n_4\,
      \buff0_reg_i_18__2\(10) => \buff0_reg_i_24__2_n_4\,
      \buff0_reg_i_18__2\(9) => \buff0_reg_i_25__2_n_4\,
      \buff0_reg_i_18__2\(8) => \buff0_reg_i_26__2_n_4\,
      \buff0_reg_i_18__2\(7) => \buff0_reg_i_27__2_n_4\,
      \buff0_reg_i_18__2\(6) => \buff0_reg_i_28__2_n_4\,
      \buff0_reg_i_18__2\(5) => \buff0_reg_i_29__2_n_4\,
      \buff0_reg_i_18__2\(4) => \buff0_reg_i_30__2_n_4\,
      \buff0_reg_i_18__2\(3) => \buff0_reg_i_31__2_n_4\,
      \buff0_reg_i_18__2\(2) => \buff0_reg_i_32__2_n_4\,
      \buff0_reg_i_18__2\(1) => \buff0_reg_i_33__2_n_4\,
      \buff0_reg_i_18__2\(0) => \buff0_reg_i_34__2_n_4\,
      \buff0_reg_i_18__3\(16) => \buff0_reg_i_18__3_n_4\,
      \buff0_reg_i_18__3\(15) => \buff0_reg_i_19__3_n_4\,
      \buff0_reg_i_18__3\(14) => \buff0_reg_i_20__3_n_4\,
      \buff0_reg_i_18__3\(13) => \buff0_reg_i_21__3_n_4\,
      \buff0_reg_i_18__3\(12) => \buff0_reg_i_22__3_n_4\,
      \buff0_reg_i_18__3\(11) => \buff0_reg_i_23__3_n_4\,
      \buff0_reg_i_18__3\(10) => \buff0_reg_i_24__3_n_4\,
      \buff0_reg_i_18__3\(9) => \buff0_reg_i_25__3_n_4\,
      \buff0_reg_i_18__3\(8) => \buff0_reg_i_26__3_n_4\,
      \buff0_reg_i_18__3\(7) => \buff0_reg_i_27__3_n_4\,
      \buff0_reg_i_18__3\(6) => \buff0_reg_i_28__3_n_4\,
      \buff0_reg_i_18__3\(5) => \buff0_reg_i_29__3_n_4\,
      \buff0_reg_i_18__3\(4) => \buff0_reg_i_30__3_n_4\,
      \buff0_reg_i_18__3\(3) => \buff0_reg_i_31__3_n_4\,
      \buff0_reg_i_18__3\(2) => \buff0_reg_i_32__3_n_4\,
      \buff0_reg_i_18__3\(1) => \buff0_reg_i_33__3_n_4\,
      \buff0_reg_i_18__3\(0) => \buff0_reg_i_34__3_n_4\,
      \buff0_reg_i_18__4\(16) => \buff0_reg_i_18__4_n_4\,
      \buff0_reg_i_18__4\(15) => \buff0_reg_i_19__4_n_4\,
      \buff0_reg_i_18__4\(14) => \buff0_reg_i_20__4_n_4\,
      \buff0_reg_i_18__4\(13) => \buff0_reg_i_21__4_n_4\,
      \buff0_reg_i_18__4\(12) => \buff0_reg_i_22__4_n_4\,
      \buff0_reg_i_18__4\(11) => \buff0_reg_i_23__4_n_4\,
      \buff0_reg_i_18__4\(10) => \buff0_reg_i_24__4_n_4\,
      \buff0_reg_i_18__4\(9) => \buff0_reg_i_25__4_n_4\,
      \buff0_reg_i_18__4\(8) => \buff0_reg_i_26__4_n_4\,
      \buff0_reg_i_18__4\(7) => \buff0_reg_i_27__4_n_4\,
      \buff0_reg_i_18__4\(6) => \buff0_reg_i_28__4_n_4\,
      \buff0_reg_i_18__4\(5) => \buff0_reg_i_29__4_n_4\,
      \buff0_reg_i_18__4\(4) => \buff0_reg_i_30__4_n_4\,
      \buff0_reg_i_18__4\(3) => \buff0_reg_i_31__4_n_4\,
      \buff0_reg_i_18__4\(2) => \buff0_reg_i_32__4_n_4\,
      \buff0_reg_i_18__4\(1) => \buff0_reg_i_33__4_n_4\,
      \buff0_reg_i_18__4\(0) => \buff0_reg_i_34__4_n_4\,
      \buff0_reg_i_18__5\(16) => \buff0_reg_i_18__5_n_4\,
      \buff0_reg_i_18__5\(15) => \buff0_reg_i_19__5_n_4\,
      \buff0_reg_i_18__5\(14) => \buff0_reg_i_20__5_n_4\,
      \buff0_reg_i_18__5\(13) => \buff0_reg_i_21__5_n_4\,
      \buff0_reg_i_18__5\(12) => \buff0_reg_i_22__5_n_4\,
      \buff0_reg_i_18__5\(11) => \buff0_reg_i_23__5_n_4\,
      \buff0_reg_i_18__5\(10) => \buff0_reg_i_24__5_n_4\,
      \buff0_reg_i_18__5\(9) => \buff0_reg_i_25__5_n_4\,
      \buff0_reg_i_18__5\(8) => \buff0_reg_i_26__5_n_4\,
      \buff0_reg_i_18__5\(7) => \buff0_reg_i_27__5_n_4\,
      \buff0_reg_i_18__5\(6) => \buff0_reg_i_28__5_n_4\,
      \buff0_reg_i_18__5\(5) => \buff0_reg_i_29__5_n_4\,
      \buff0_reg_i_18__5\(4) => \buff0_reg_i_30__5_n_4\,
      \buff0_reg_i_18__5\(3) => \buff0_reg_i_31__5_n_4\,
      \buff0_reg_i_18__5\(2) => \buff0_reg_i_32__5_n_4\,
      \buff0_reg_i_18__5\(1) => \buff0_reg_i_33__5_n_4\,
      \buff0_reg_i_18__5\(0) => \buff0_reg_i_34__5_n_4\,
      \buff0_reg_i_18__6\(16) => \buff0_reg_i_18__6_n_4\,
      \buff0_reg_i_18__6\(15) => \buff0_reg_i_19__6_n_4\,
      \buff0_reg_i_18__6\(14) => \buff0_reg_i_20__6_n_4\,
      \buff0_reg_i_18__6\(13) => \buff0_reg_i_21__6_n_4\,
      \buff0_reg_i_18__6\(12) => \buff0_reg_i_22__6_n_4\,
      \buff0_reg_i_18__6\(11) => \buff0_reg_i_23__6_n_4\,
      \buff0_reg_i_18__6\(10) => \buff0_reg_i_24__6_n_4\,
      \buff0_reg_i_18__6\(9) => \buff0_reg_i_25__6_n_4\,
      \buff0_reg_i_18__6\(8) => \buff0_reg_i_26__6_n_4\,
      \buff0_reg_i_18__6\(7) => \buff0_reg_i_27__6_n_4\,
      \buff0_reg_i_18__6\(6) => \buff0_reg_i_28__6_n_4\,
      \buff0_reg_i_18__6\(5) => \buff0_reg_i_29__6_n_4\,
      \buff0_reg_i_18__6\(4) => \buff0_reg_i_30__6_n_4\,
      \buff0_reg_i_18__6\(3) => \buff0_reg_i_31__6_n_4\,
      \buff0_reg_i_18__6\(2) => \buff0_reg_i_32__6_n_4\,
      \buff0_reg_i_18__6\(1) => \buff0_reg_i_33__6_n_4\,
      \buff0_reg_i_18__6\(0) => \buff0_reg_i_34__6_n_4\,
      \buff0_reg_i_1__1\(16) => \buff0_reg_i_1__1_n_4\,
      \buff0_reg_i_1__1\(15) => \buff0_reg_i_2__1_n_4\,
      \buff0_reg_i_1__1\(14) => \buff0_reg_i_3__1_n_4\,
      \buff0_reg_i_1__1\(13) => \buff0_reg_i_4__1_n_4\,
      \buff0_reg_i_1__1\(12) => \buff0_reg_i_5__1_n_4\,
      \buff0_reg_i_1__1\(11) => \buff0_reg_i_6__1_n_4\,
      \buff0_reg_i_1__1\(10) => \buff0_reg_i_7__1_n_4\,
      \buff0_reg_i_1__1\(9) => \buff0_reg_i_8__1_n_4\,
      \buff0_reg_i_1__1\(8) => \buff0_reg_i_9__1_n_4\,
      \buff0_reg_i_1__1\(7) => \buff0_reg_i_10__1_n_4\,
      \buff0_reg_i_1__1\(6) => \buff0_reg_i_11__1_n_4\,
      \buff0_reg_i_1__1\(5) => \buff0_reg_i_12__1_n_4\,
      \buff0_reg_i_1__1\(4) => \buff0_reg_i_13__1_n_4\,
      \buff0_reg_i_1__1\(3) => \buff0_reg_i_14__1_n_4\,
      \buff0_reg_i_1__1\(2) => \buff0_reg_i_15__1_n_4\,
      \buff0_reg_i_1__1\(1) => \buff0_reg_i_16__1_n_4\,
      \buff0_reg_i_1__1\(0) => \buff0_reg_i_17__1_n_4\,
      \buff0_reg_i_1__2\(16) => \buff0_reg_i_1__2_n_4\,
      \buff0_reg_i_1__2\(15) => \buff0_reg_i_2__2_n_4\,
      \buff0_reg_i_1__2\(14) => \buff0_reg_i_3__2_n_4\,
      \buff0_reg_i_1__2\(13) => \buff0_reg_i_4__2_n_4\,
      \buff0_reg_i_1__2\(12) => \buff0_reg_i_5__2_n_4\,
      \buff0_reg_i_1__2\(11) => \buff0_reg_i_6__2_n_4\,
      \buff0_reg_i_1__2\(10) => \buff0_reg_i_7__2_n_4\,
      \buff0_reg_i_1__2\(9) => \buff0_reg_i_8__2_n_4\,
      \buff0_reg_i_1__2\(8) => \buff0_reg_i_9__2_n_4\,
      \buff0_reg_i_1__2\(7) => \buff0_reg_i_10__2_n_4\,
      \buff0_reg_i_1__2\(6) => \buff0_reg_i_11__2_n_4\,
      \buff0_reg_i_1__2\(5) => \buff0_reg_i_12__2_n_4\,
      \buff0_reg_i_1__2\(4) => \buff0_reg_i_13__2_n_4\,
      \buff0_reg_i_1__2\(3) => \buff0_reg_i_14__2_n_4\,
      \buff0_reg_i_1__2\(2) => \buff0_reg_i_15__2_n_4\,
      \buff0_reg_i_1__2\(1) => \buff0_reg_i_16__2_n_4\,
      \buff0_reg_i_1__2\(0) => \buff0_reg_i_17__2_n_4\,
      \buff0_reg_i_1__3\(16) => \buff0_reg_i_1__3_n_4\,
      \buff0_reg_i_1__3\(15) => \buff0_reg_i_2__3_n_4\,
      \buff0_reg_i_1__3\(14) => \buff0_reg_i_3__3_n_4\,
      \buff0_reg_i_1__3\(13) => \buff0_reg_i_4__3_n_4\,
      \buff0_reg_i_1__3\(12) => \buff0_reg_i_5__3_n_4\,
      \buff0_reg_i_1__3\(11) => \buff0_reg_i_6__3_n_4\,
      \buff0_reg_i_1__3\(10) => \buff0_reg_i_7__3_n_4\,
      \buff0_reg_i_1__3\(9) => \buff0_reg_i_8__3_n_4\,
      \buff0_reg_i_1__3\(8) => \buff0_reg_i_9__3_n_4\,
      \buff0_reg_i_1__3\(7) => \buff0_reg_i_10__3_n_4\,
      \buff0_reg_i_1__3\(6) => \buff0_reg_i_11__3_n_4\,
      \buff0_reg_i_1__3\(5) => \buff0_reg_i_12__3_n_4\,
      \buff0_reg_i_1__3\(4) => \buff0_reg_i_13__3_n_4\,
      \buff0_reg_i_1__3\(3) => \buff0_reg_i_14__3_n_4\,
      \buff0_reg_i_1__3\(2) => \buff0_reg_i_15__3_n_4\,
      \buff0_reg_i_1__3\(1) => \buff0_reg_i_16__3_n_4\,
      \buff0_reg_i_1__3\(0) => \buff0_reg_i_17__3_n_4\,
      \buff0_reg_i_1__4\(16) => \buff0_reg_i_1__4_n_4\,
      \buff0_reg_i_1__4\(15) => \buff0_reg_i_2__4_n_4\,
      \buff0_reg_i_1__4\(14) => \buff0_reg_i_3__4_n_4\,
      \buff0_reg_i_1__4\(13) => \buff0_reg_i_4__4_n_4\,
      \buff0_reg_i_1__4\(12) => \buff0_reg_i_5__4_n_4\,
      \buff0_reg_i_1__4\(11) => \buff0_reg_i_6__4_n_4\,
      \buff0_reg_i_1__4\(10) => \buff0_reg_i_7__4_n_4\,
      \buff0_reg_i_1__4\(9) => \buff0_reg_i_8__4_n_4\,
      \buff0_reg_i_1__4\(8) => \buff0_reg_i_9__4_n_4\,
      \buff0_reg_i_1__4\(7) => \buff0_reg_i_10__4_n_4\,
      \buff0_reg_i_1__4\(6) => \buff0_reg_i_11__4_n_4\,
      \buff0_reg_i_1__4\(5) => \buff0_reg_i_12__4_n_4\,
      \buff0_reg_i_1__4\(4) => \buff0_reg_i_13__4_n_4\,
      \buff0_reg_i_1__4\(3) => \buff0_reg_i_14__4_n_4\,
      \buff0_reg_i_1__4\(2) => \buff0_reg_i_15__4_n_4\,
      \buff0_reg_i_1__4\(1) => \buff0_reg_i_16__4_n_4\,
      \buff0_reg_i_1__4\(0) => \buff0_reg_i_17__4_n_4\,
      \buff0_reg_i_1__5\(16) => \buff0_reg_i_1__5_n_4\,
      \buff0_reg_i_1__5\(15) => \buff0_reg_i_2__5_n_4\,
      \buff0_reg_i_1__5\(14) => \buff0_reg_i_3__5_n_4\,
      \buff0_reg_i_1__5\(13) => \buff0_reg_i_4__5_n_4\,
      \buff0_reg_i_1__5\(12) => \buff0_reg_i_5__5_n_4\,
      \buff0_reg_i_1__5\(11) => \buff0_reg_i_6__5_n_4\,
      \buff0_reg_i_1__5\(10) => \buff0_reg_i_7__5_n_4\,
      \buff0_reg_i_1__5\(9) => \buff0_reg_i_8__5_n_4\,
      \buff0_reg_i_1__5\(8) => \buff0_reg_i_9__5_n_4\,
      \buff0_reg_i_1__5\(7) => \buff0_reg_i_10__5_n_4\,
      \buff0_reg_i_1__5\(6) => \buff0_reg_i_11__5_n_4\,
      \buff0_reg_i_1__5\(5) => \buff0_reg_i_12__5_n_4\,
      \buff0_reg_i_1__5\(4) => \buff0_reg_i_13__5_n_4\,
      \buff0_reg_i_1__5\(3) => \buff0_reg_i_14__5_n_4\,
      \buff0_reg_i_1__5\(2) => \buff0_reg_i_15__5_n_4\,
      \buff0_reg_i_1__5\(1) => \buff0_reg_i_16__5_n_4\,
      \buff0_reg_i_1__5\(0) => \buff0_reg_i_17__5_n_4\,
      \buff0_reg_i_1__6\(16) => \buff0_reg_i_1__6_n_4\,
      \buff0_reg_i_1__6\(15) => \buff0_reg_i_2__6_n_4\,
      \buff0_reg_i_1__6\(14) => \buff0_reg_i_3__6_n_4\,
      \buff0_reg_i_1__6\(13) => \buff0_reg_i_4__6_n_4\,
      \buff0_reg_i_1__6\(12) => \buff0_reg_i_5__6_n_4\,
      \buff0_reg_i_1__6\(11) => \buff0_reg_i_6__6_n_4\,
      \buff0_reg_i_1__6\(10) => \buff0_reg_i_7__6_n_4\,
      \buff0_reg_i_1__6\(9) => \buff0_reg_i_8__6_n_4\,
      \buff0_reg_i_1__6\(8) => \buff0_reg_i_9__6_n_4\,
      \buff0_reg_i_1__6\(7) => \buff0_reg_i_10__6_n_4\,
      \buff0_reg_i_1__6\(6) => \buff0_reg_i_11__6_n_4\,
      \buff0_reg_i_1__6\(5) => \buff0_reg_i_12__6_n_4\,
      \buff0_reg_i_1__6\(4) => \buff0_reg_i_13__6_n_4\,
      \buff0_reg_i_1__6\(3) => \buff0_reg_i_14__6_n_4\,
      \buff0_reg_i_1__6\(2) => \buff0_reg_i_15__6_n_4\,
      \buff0_reg_i_1__6\(1) => \buff0_reg_i_16__6_n_4\,
      \buff0_reg_i_1__6\(0) => \buff0_reg_i_17__6_n_4\,
      \buff0_reg_i_1__7\(16) => \buff0_reg_i_1__7_n_4\,
      \buff0_reg_i_1__7\(15) => \buff0_reg_i_2__7_n_4\,
      \buff0_reg_i_1__7\(14) => \buff0_reg_i_3__7_n_4\,
      \buff0_reg_i_1__7\(13) => \buff0_reg_i_4__7_n_4\,
      \buff0_reg_i_1__7\(12) => \buff0_reg_i_5__7_n_4\,
      \buff0_reg_i_1__7\(11) => \buff0_reg_i_6__7_n_4\,
      \buff0_reg_i_1__7\(10) => \buff0_reg_i_7__7_n_4\,
      \buff0_reg_i_1__7\(9) => \buff0_reg_i_8__7_n_4\,
      \buff0_reg_i_1__7\(8) => \buff0_reg_i_9__7_n_4\,
      \buff0_reg_i_1__7\(7) => \buff0_reg_i_10__7_n_4\,
      \buff0_reg_i_1__7\(6) => \buff0_reg_i_11__7_n_4\,
      \buff0_reg_i_1__7\(5) => \buff0_reg_i_12__7_n_4\,
      \buff0_reg_i_1__7\(4) => \buff0_reg_i_13__7_n_4\,
      \buff0_reg_i_1__7\(3) => \buff0_reg_i_14__7_n_4\,
      \buff0_reg_i_1__7\(2) => \buff0_reg_i_15__7_n_4\,
      \buff0_reg_i_1__7\(1) => \buff0_reg_i_16__7_n_4\,
      \buff0_reg_i_1__7\(0) => \buff0_reg_i_17__7_n_4\,
      \buff0_reg_i_1__8\(16) => \buff0_reg_i_1__8_n_4\,
      \buff0_reg_i_1__8\(15) => \buff0_reg_i_2__8_n_4\,
      \buff0_reg_i_1__8\(14) => \buff0_reg_i_3__8_n_4\,
      \buff0_reg_i_1__8\(13) => \buff0_reg_i_4__8_n_4\,
      \buff0_reg_i_1__8\(12) => \buff0_reg_i_5__8_n_4\,
      \buff0_reg_i_1__8\(11) => \buff0_reg_i_6__8_n_4\,
      \buff0_reg_i_1__8\(10) => \buff0_reg_i_7__8_n_4\,
      \buff0_reg_i_1__8\(9) => \buff0_reg_i_8__8_n_4\,
      \buff0_reg_i_1__8\(8) => \buff0_reg_i_9__8_n_4\,
      \buff0_reg_i_1__8\(7) => \buff0_reg_i_10__8_n_4\,
      \buff0_reg_i_1__8\(6) => \buff0_reg_i_11__8_n_4\,
      \buff0_reg_i_1__8\(5) => \buff0_reg_i_12__8_n_4\,
      \buff0_reg_i_1__8\(4) => \buff0_reg_i_13__8_n_4\,
      \buff0_reg_i_1__8\(3) => \buff0_reg_i_14__8_n_4\,
      \buff0_reg_i_1__8\(2) => \buff0_reg_i_15__8_n_4\,
      \buff0_reg_i_1__8\(1) => \buff0_reg_i_16__8_n_4\,
      \buff0_reg_i_1__8\(0) => \buff0_reg_i_17__8_n_4\,
      \buff1_reg_i_1__0\(16 downto 0) => C_mid_0_t_q0(16 downto 0),
      \buff1_reg_i_1__0_0\(16) => \buff1_reg_i_1__0_n_4\,
      \buff1_reg_i_1__0_0\(15) => \buff1_reg_i_2__0_n_4\,
      \buff1_reg_i_1__0_0\(14) => \buff1_reg_i_3__0_n_4\,
      \buff1_reg_i_1__0_0\(13) => \buff1_reg_i_4__0_n_4\,
      \buff1_reg_i_1__0_0\(12) => \buff1_reg_i_5__0_n_4\,
      \buff1_reg_i_1__0_0\(11) => \buff1_reg_i_6__0_n_4\,
      \buff1_reg_i_1__0_0\(10) => \buff1_reg_i_7__0_n_4\,
      \buff1_reg_i_1__0_0\(9) => \buff1_reg_i_8__0_n_4\,
      \buff1_reg_i_1__0_0\(8) => \buff1_reg_i_9__0_n_4\,
      \buff1_reg_i_1__0_0\(7) => \buff1_reg_i_10__0_n_4\,
      \buff1_reg_i_1__0_0\(6) => \buff1_reg_i_11__0_n_4\,
      \buff1_reg_i_1__0_0\(5) => \buff1_reg_i_12__0_n_4\,
      \buff1_reg_i_1__0_0\(4) => \buff1_reg_i_13__0_n_4\,
      \buff1_reg_i_1__0_0\(3) => \buff1_reg_i_14__0_n_4\,
      \buff1_reg_i_1__0_0\(2) => \buff1_reg_i_15__0_n_4\,
      \buff1_reg_i_1__0_0\(1) => \buff1_reg_i_16__0_n_4\,
      \buff1_reg_i_1__0_0\(0) => \buff1_reg_i_17__0_n_4\,
      \buff1_reg_i_1__1\(16 downto 0) => C_mid_1_t_q0(16 downto 0),
      \buff1_reg_i_1__1_0\(16) => \buff1_reg_i_1__1_n_4\,
      \buff1_reg_i_1__1_0\(15) => \buff1_reg_i_2__1_n_4\,
      \buff1_reg_i_1__1_0\(14) => \buff1_reg_i_3__1_n_4\,
      \buff1_reg_i_1__1_0\(13) => \buff1_reg_i_4__1_n_4\,
      \buff1_reg_i_1__1_0\(12) => \buff1_reg_i_5__1_n_4\,
      \buff1_reg_i_1__1_0\(11) => \buff1_reg_i_6__1_n_4\,
      \buff1_reg_i_1__1_0\(10) => \buff1_reg_i_7__1_n_4\,
      \buff1_reg_i_1__1_0\(9) => \buff1_reg_i_8__1_n_4\,
      \buff1_reg_i_1__1_0\(8) => \buff1_reg_i_9__1_n_4\,
      \buff1_reg_i_1__1_0\(7) => \buff1_reg_i_10__1_n_4\,
      \buff1_reg_i_1__1_0\(6) => \buff1_reg_i_11__1_n_4\,
      \buff1_reg_i_1__1_0\(5) => \buff1_reg_i_12__1_n_4\,
      \buff1_reg_i_1__1_0\(4) => \buff1_reg_i_13__1_n_4\,
      \buff1_reg_i_1__1_0\(3) => \buff1_reg_i_14__1_n_4\,
      \buff1_reg_i_1__1_0\(2) => \buff1_reg_i_15__1_n_4\,
      \buff1_reg_i_1__1_0\(1) => \buff1_reg_i_16__1_n_4\,
      \buff1_reg_i_1__1_0\(0) => \buff1_reg_i_17__1_n_4\,
      \buff1_reg_i_1__2\(16 downto 0) => tmp_mid_3_t_q0(16 downto 0),
      \buff1_reg_i_1__2_0\(16) => \buff1_reg_i_1__2_n_4\,
      \buff1_reg_i_1__2_0\(15) => \buff1_reg_i_2__2_n_4\,
      \buff1_reg_i_1__2_0\(14) => \buff1_reg_i_3__2_n_4\,
      \buff1_reg_i_1__2_0\(13) => \buff1_reg_i_4__2_n_4\,
      \buff1_reg_i_1__2_0\(12) => \buff1_reg_i_5__2_n_4\,
      \buff1_reg_i_1__2_0\(11) => \buff1_reg_i_6__2_n_4\,
      \buff1_reg_i_1__2_0\(10) => \buff1_reg_i_7__2_n_4\,
      \buff1_reg_i_1__2_0\(9) => \buff1_reg_i_8__2_n_4\,
      \buff1_reg_i_1__2_0\(8) => \buff1_reg_i_9__2_n_4\,
      \buff1_reg_i_1__2_0\(7) => \buff1_reg_i_10__2_n_4\,
      \buff1_reg_i_1__2_0\(6) => \buff1_reg_i_11__2_n_4\,
      \buff1_reg_i_1__2_0\(5) => \buff1_reg_i_12__2_n_4\,
      \buff1_reg_i_1__2_0\(4) => \buff1_reg_i_13__2_n_4\,
      \buff1_reg_i_1__2_0\(3) => \buff1_reg_i_14__2_n_4\,
      \buff1_reg_i_1__2_0\(2) => \buff1_reg_i_15__2_n_4\,
      \buff1_reg_i_1__2_0\(1) => \buff1_reg_i_16__2_n_4\,
      \buff1_reg_i_1__2_0\(0) => \buff1_reg_i_17__2_n_4\,
      \buff1_reg_i_1__3\(16 downto 0) => tmp_mid_2_t_q0(16 downto 0),
      \buff1_reg_i_1__3_0\(16) => \buff1_reg_i_1__3_n_4\,
      \buff1_reg_i_1__3_0\(15) => \buff1_reg_i_2__3_n_4\,
      \buff1_reg_i_1__3_0\(14) => \buff1_reg_i_3__3_n_4\,
      \buff1_reg_i_1__3_0\(13) => \buff1_reg_i_4__3_n_4\,
      \buff1_reg_i_1__3_0\(12) => \buff1_reg_i_5__3_n_4\,
      \buff1_reg_i_1__3_0\(11) => \buff1_reg_i_6__3_n_4\,
      \buff1_reg_i_1__3_0\(10) => \buff1_reg_i_7__3_n_4\,
      \buff1_reg_i_1__3_0\(9) => \buff1_reg_i_8__3_n_4\,
      \buff1_reg_i_1__3_0\(8) => \buff1_reg_i_9__3_n_4\,
      \buff1_reg_i_1__3_0\(7) => \buff1_reg_i_10__3_n_4\,
      \buff1_reg_i_1__3_0\(6) => \buff1_reg_i_11__3_n_4\,
      \buff1_reg_i_1__3_0\(5) => \buff1_reg_i_12__3_n_4\,
      \buff1_reg_i_1__3_0\(4) => \buff1_reg_i_13__3_n_4\,
      \buff1_reg_i_1__3_0\(3) => \buff1_reg_i_14__3_n_4\,
      \buff1_reg_i_1__3_0\(2) => \buff1_reg_i_15__3_n_4\,
      \buff1_reg_i_1__3_0\(1) => \buff1_reg_i_16__3_n_4\,
      \buff1_reg_i_1__3_0\(0) => \buff1_reg_i_17__3_n_4\,
      \buff1_reg_i_1__4\(16 downto 0) => tmp_mid_5_t_q0(16 downto 0),
      \buff1_reg_i_1__4_0\(16) => \buff1_reg_i_1__4_n_4\,
      \buff1_reg_i_1__4_0\(15) => \buff1_reg_i_2__4_n_4\,
      \buff1_reg_i_1__4_0\(14) => \buff1_reg_i_3__4_n_4\,
      \buff1_reg_i_1__4_0\(13) => \buff1_reg_i_4__4_n_4\,
      \buff1_reg_i_1__4_0\(12) => \buff1_reg_i_5__4_n_4\,
      \buff1_reg_i_1__4_0\(11) => \buff1_reg_i_6__4_n_4\,
      \buff1_reg_i_1__4_0\(10) => \buff1_reg_i_7__4_n_4\,
      \buff1_reg_i_1__4_0\(9) => \buff1_reg_i_8__4_n_4\,
      \buff1_reg_i_1__4_0\(8) => \buff1_reg_i_9__4_n_4\,
      \buff1_reg_i_1__4_0\(7) => \buff1_reg_i_10__4_n_4\,
      \buff1_reg_i_1__4_0\(6) => \buff1_reg_i_11__4_n_4\,
      \buff1_reg_i_1__4_0\(5) => \buff1_reg_i_12__4_n_4\,
      \buff1_reg_i_1__4_0\(4) => \buff1_reg_i_13__4_n_4\,
      \buff1_reg_i_1__4_0\(3) => \buff1_reg_i_14__4_n_4\,
      \buff1_reg_i_1__4_0\(2) => \buff1_reg_i_15__4_n_4\,
      \buff1_reg_i_1__4_0\(1) => \buff1_reg_i_16__4_n_4\,
      \buff1_reg_i_1__4_0\(0) => \buff1_reg_i_17__4_n_4\,
      \buff1_reg_i_1__5\(16 downto 0) => tmp_mid_4_t_q0(16 downto 0),
      \buff1_reg_i_1__5_0\(16) => \buff1_reg_i_1__5_n_4\,
      \buff1_reg_i_1__5_0\(15) => \buff1_reg_i_2__5_n_4\,
      \buff1_reg_i_1__5_0\(14) => \buff1_reg_i_3__5_n_4\,
      \buff1_reg_i_1__5_0\(13) => \buff1_reg_i_4__5_n_4\,
      \buff1_reg_i_1__5_0\(12) => \buff1_reg_i_5__5_n_4\,
      \buff1_reg_i_1__5_0\(11) => \buff1_reg_i_6__5_n_4\,
      \buff1_reg_i_1__5_0\(10) => \buff1_reg_i_7__5_n_4\,
      \buff1_reg_i_1__5_0\(9) => \buff1_reg_i_8__5_n_4\,
      \buff1_reg_i_1__5_0\(8) => \buff1_reg_i_9__5_n_4\,
      \buff1_reg_i_1__5_0\(7) => \buff1_reg_i_10__5_n_4\,
      \buff1_reg_i_1__5_0\(6) => \buff1_reg_i_11__5_n_4\,
      \buff1_reg_i_1__5_0\(5) => \buff1_reg_i_12__5_n_4\,
      \buff1_reg_i_1__5_0\(4) => \buff1_reg_i_13__5_n_4\,
      \buff1_reg_i_1__5_0\(3) => \buff1_reg_i_14__5_n_4\,
      \buff1_reg_i_1__5_0\(2) => \buff1_reg_i_15__5_n_4\,
      \buff1_reg_i_1__5_0\(1) => \buff1_reg_i_16__5_n_4\,
      \buff1_reg_i_1__5_0\(0) => \buff1_reg_i_17__5_n_4\,
      \buff1_reg_i_1__6\(16 downto 0) => tmp_mid_7_t_q0(16 downto 0),
      \buff1_reg_i_1__6_0\(16) => \buff1_reg_i_1__6_n_4\,
      \buff1_reg_i_1__6_0\(15) => \buff1_reg_i_2__6_n_4\,
      \buff1_reg_i_1__6_0\(14) => \buff1_reg_i_3__6_n_4\,
      \buff1_reg_i_1__6_0\(13) => \buff1_reg_i_4__6_n_4\,
      \buff1_reg_i_1__6_0\(12) => \buff1_reg_i_5__6_n_4\,
      \buff1_reg_i_1__6_0\(11) => \buff1_reg_i_6__6_n_4\,
      \buff1_reg_i_1__6_0\(10) => \buff1_reg_i_7__6_n_4\,
      \buff1_reg_i_1__6_0\(9) => \buff1_reg_i_8__6_n_4\,
      \buff1_reg_i_1__6_0\(8) => \buff1_reg_i_9__6_n_4\,
      \buff1_reg_i_1__6_0\(7) => \buff1_reg_i_10__6_n_4\,
      \buff1_reg_i_1__6_0\(6) => \buff1_reg_i_11__6_n_4\,
      \buff1_reg_i_1__6_0\(5) => \buff1_reg_i_12__6_n_4\,
      \buff1_reg_i_1__6_0\(4) => \buff1_reg_i_13__6_n_4\,
      \buff1_reg_i_1__6_0\(3) => \buff1_reg_i_14__6_n_4\,
      \buff1_reg_i_1__6_0\(2) => \buff1_reg_i_15__6_n_4\,
      \buff1_reg_i_1__6_0\(1) => \buff1_reg_i_16__6_n_4\,
      \buff1_reg_i_1__6_0\(0) => \buff1_reg_i_17__6_n_4\,
      \buff1_reg_i_1__7\(16 downto 0) => tmp_mid_6_t_q0(16 downto 0),
      \buff1_reg_i_1__7_0\(16) => \buff1_reg_i_1__7_n_4\,
      \buff1_reg_i_1__7_0\(15) => \buff1_reg_i_2__7_n_4\,
      \buff1_reg_i_1__7_0\(14) => \buff1_reg_i_3__7_n_4\,
      \buff1_reg_i_1__7_0\(13) => \buff1_reg_i_4__7_n_4\,
      \buff1_reg_i_1__7_0\(12) => \buff1_reg_i_5__7_n_4\,
      \buff1_reg_i_1__7_0\(11) => \buff1_reg_i_6__7_n_4\,
      \buff1_reg_i_1__7_0\(10) => \buff1_reg_i_7__7_n_4\,
      \buff1_reg_i_1__7_0\(9) => \buff1_reg_i_8__7_n_4\,
      \buff1_reg_i_1__7_0\(8) => \buff1_reg_i_9__7_n_4\,
      \buff1_reg_i_1__7_0\(7) => \buff1_reg_i_10__7_n_4\,
      \buff1_reg_i_1__7_0\(6) => \buff1_reg_i_11__7_n_4\,
      \buff1_reg_i_1__7_0\(5) => \buff1_reg_i_12__7_n_4\,
      \buff1_reg_i_1__7_0\(4) => \buff1_reg_i_13__7_n_4\,
      \buff1_reg_i_1__7_0\(3) => \buff1_reg_i_14__7_n_4\,
      \buff1_reg_i_1__7_0\(2) => \buff1_reg_i_15__7_n_4\,
      \buff1_reg_i_1__7_0\(1) => \buff1_reg_i_16__7_n_4\,
      \buff1_reg_i_1__7_0\(0) => \buff1_reg_i_17__7_n_4\,
      func15_U0_C_mid_0_d0(31 downto 0) => func15_U0_C_mid_0_d0(31 downto 0),
      func15_U0_C_mid_1_d0(31 downto 0) => func15_U0_C_mid_1_d0(31 downto 0),
      func15_U0_C_mid_2_d0(31 downto 0) => func15_U0_C_mid_2_d0(31 downto 0),
      func15_U0_C_mid_3_d0(31 downto 0) => func15_U0_C_mid_3_d0(31 downto 0),
      func15_U0_C_mid_4_d0(31 downto 0) => func15_U0_C_mid_4_d0(31 downto 0),
      func15_U0_C_mid_5_d0(31 downto 0) => func15_U0_C_mid_5_d0(31 downto 0),
      func15_U0_C_mid_6_d0(31 downto 0) => func15_U0_C_mid_6_d0(31 downto 0),
      func15_U0_C_mid_7_d0(31 downto 0) => func15_U0_C_mid_7_d0(31 downto 0),
      func24_U0_ap_ready => func24_U0_ap_ready,
      int_ap_idle_reg => kernel_2mm_U0_n_6,
      \iptr_reg[0]\ => kernel_2mm_U0_n_22,
      \j_reg_320_reg[0]\(3) => kernel_2mm_U0_D_output_ce0,
      \j_reg_320_reg[0]\(2) => \func24_U0/ap_CS_fsm_state21\,
      \j_reg_320_reg[0]\(1) => func24_U0_tmp_5_ce0,
      \j_reg_320_reg[0]\(0) => \func24_U0/ap_CS_fsm_state13\,
      kernel_2mm_U0_A_0_ce0 => kernel_2mm_U0_A_0_ce0,
      kernel_2mm_U0_A_1_ce0 => kernel_2mm_U0_A_1_ce0,
      kernel_2mm_U0_B_0_ce0 => kernel_2mm_U0_B_0_ce0,
      kernel_2mm_U0_B_1_ce0 => kernel_2mm_U0_B_1_ce0,
      kernel_2mm_U0_D_output_full_n => kernel_2mm_U0_D_output_full_n,
      kernel_2mm_U0_ap_start => kernel_2mm_U0_ap_start,
      push_buf => push_buf,
      ram_reg => kernel_2mm_U0_n_23,
      ram_reg_0 => kernel_2mm_U0_n_24,
      ram_reg_1(14 downto 0) => \func15_U0/B_1_load_reg_680\(31 downto 17),
      ram_reg_2(14 downto 0) => \func15_U0/B_0_load_reg_675\(31 downto 17),
      readData32_U0_ap_start => readData32_U0_ap_start,
      \tmp_0_load_reg_748_reg[16]\(16 downto 0) => tmp_mid_0_t_q0(16 downto 0),
      \tmp_1_load_reg_758_reg[16]\(16 downto 0) => tmp_mid_1_t_q0(16 downto 0)
    );
kernel_2mm_wrapper_for_control_s_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_for_control_s_axi
     port map (
      A_AXI(29 downto 0) => A_AXI(31 downto 2),
      B_AXI(29 downto 0) => B_AXI(31 downto 2),
      C_AXI(29 downto 0) => C_AXI(31 downto 2),
      D_input_AXI(29 downto 0) => D_input_AXI(31 downto 2),
      D_output_AXI(29 downto 0) => D_output_AXI(31 downto 2),
      Q(0) => readData32_U0_ap_ready,
      \ap_CS_fsm_reg[2]\(0) => writeData_U0_ap_done,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      interrupt => interrupt,
      \out\(1) => s_axi_for_control_RVALID,
      \out\(0) => s_axi_for_control_ARREADY,
      readData32_U0_ap_start => readData32_U0_ap_start,
      s_axi_for_control_ARADDR(5 downto 0) => s_axi_for_control_ARADDR(5 downto 0),
      s_axi_for_control_ARVALID => s_axi_for_control_ARVALID,
      s_axi_for_control_AWADDR(5 downto 0) => s_axi_for_control_AWADDR(5 downto 0),
      s_axi_for_control_AWVALID => s_axi_for_control_AWVALID,
      s_axi_for_control_BREADY => s_axi_for_control_BREADY,
      s_axi_for_control_BVALID(2) => s_axi_for_control_BVALID,
      s_axi_for_control_BVALID(1) => s_axi_for_control_WREADY,
      s_axi_for_control_BVALID(0) => s_axi_for_control_AWREADY,
      s_axi_for_control_RDATA(31 downto 0) => s_axi_for_control_RDATA(31 downto 0),
      s_axi_for_control_RREADY => s_axi_for_control_RREADY,
      s_axi_for_control_WDATA(31 downto 0) => s_axi_for_control_WDATA(31 downto 0),
      s_axi_for_control_WSTRB(3 downto 0) => s_axi_for_control_WSTRB(3 downto 0),
      s_axi_for_control_WVALID => s_axi_for_control_WVALID
    );
kernel_2mm_wrapper_gmem0_m_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem0_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      D(32) => m_axi_gmem0_RLAST,
      D(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      I_RDATA(31 downto 0) => gmem0_RDATA(31 downto 0),
      I_RVALID => gmem0_RVALID,
      Q(29 downto 0) => readData32_U0_m_axi_A_AXI_ARADDR(29 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]__0\ => readData32_U0_n_4,
      gmem0_ARREADY => gmem0_ARREADY,
      m_axi_gmem0_ARADDR(29 downto 0) => \^m_axi_gmem0_araddr\(31 downto 2),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      readData32_U0_m_axi_A_AXI_ARVALID => readData32_U0_m_axi_A_AXI_ARVALID,
      readData32_U0_m_axi_A_AXI_RREADY => readData32_U0_m_axi_A_AXI_RREADY
    );
kernel_2mm_wrapper_gmem1_m_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem1_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      D(32) => m_axi_gmem1_RLAST,
      D(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      I_RDATA(31 downto 0) => gmem1_RDATA(31 downto 0),
      I_RVALID => gmem1_RVALID,
      Q(29 downto 0) => readData32_U0_m_axi_B_AXI_ARADDR(29 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter10 => ap_enable_reg_pp1_iter10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]__0\ => readData32_U0_n_5,
      gmem1_ARREADY => gmem1_ARREADY,
      m_axi_gmem1_ARADDR(29 downto 0) => \^m_axi_gmem1_araddr\(31 downto 2),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      readData32_U0_m_axi_B_AXI_ARVALID => readData32_U0_m_axi_B_AXI_ARVALID,
      readData32_U0_m_axi_B_AXI_RREADY => readData32_U0_m_axi_B_AXI_RREADY
    );
kernel_2mm_wrapper_gmem2_m_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem2_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem2_arlen\(3 downto 0),
      D(32) => m_axi_gmem2_RLAST,
      D(31 downto 0) => m_axi_gmem2_RDATA(31 downto 0),
      I_RDATA(31 downto 0) => gmem2_RDATA(31 downto 0),
      I_RVALID => gmem2_RVALID,
      Q(29 downto 0) => readData32_U0_m_axi_C_AXI_ARADDR(29 downto 0),
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter9 => ap_enable_reg_pp2_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]__0\ => readData32_U0_n_6,
      gmem2_ARREADY => gmem2_ARREADY,
      m_axi_gmem2_ARADDR(29 downto 0) => \^m_axi_gmem2_araddr\(31 downto 2),
      m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
      m_axi_gmem2_ARVALID => m_axi_gmem2_ARVALID,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => m_axi_gmem2_RRESP(1 downto 0),
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      readData32_U0_m_axi_C_AXI_ARVALID => readData32_U0_m_axi_C_AXI_ARVALID,
      readData32_U0_m_axi_C_AXI_RREADY => readData32_U0_m_axi_C_AXI_RREADY
    );
kernel_2mm_wrapper_gmem3_m_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem3_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem3_arlen\(3 downto 0),
      D(32) => m_axi_gmem3_RLAST,
      D(31 downto 0) => m_axi_gmem3_RDATA(31 downto 0),
      I_RDATA(31 downto 0) => gmem3_RDATA(31 downto 0),
      I_RVALID => gmem3_RVALID,
      Q(29 downto 0) => readData32_U0_m_axi_D_input_AXI_ARADDR(29 downto 0),
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter9 => ap_enable_reg_pp3_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]__0\ => readData32_U0_n_7,
      gmem3_ARREADY => gmem3_ARREADY,
      m_axi_gmem3_ARADDR(29 downto 0) => \^m_axi_gmem3_araddr\(31 downto 2),
      m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
      m_axi_gmem3_ARVALID => m_axi_gmem3_ARVALID,
      m_axi_gmem3_RREADY => m_axi_gmem3_RREADY,
      m_axi_gmem3_RRESP(1 downto 0) => m_axi_gmem3_RRESP(1 downto 0),
      m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
      readData32_U0_m_axi_D_input_AXI_ARVALID => readData32_U0_m_axi_D_input_AXI_ARVALID,
      readData32_U0_m_axi_D_input_AXI_RREADY => readData32_U0_m_axi_D_input_AXI_RREADY
    );
kernel_2mm_wrapper_gmem4_m_axi_U: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper_gmem4_m_axi
     port map (
      D(31 downto 0) => writeData_U0_m_axi_D_output_AXI_WDATA(31 downto 0),
      Q(3 downto 0) => \^m_axi_gmem4_awlen\(3 downto 0),
      WEBWE(0) => writeData_U0_m_axi_D_output_AXI_WVALID,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone_26,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8_reg => writeData_U0_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_vld_reg => writeData_U0_n_11,
      data_vld_reg_0 => writeData_U0_n_8,
      \exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]__0\ => writeData_U0_n_5,
      gmem4_AWREADY => gmem4_AWREADY,
      gmem4_BVALID => gmem4_BVALID,
      gmem4_WREADY => gmem4_WREADY,
      m_axi_gmem4_AWADDR(29 downto 0) => \^m_axi_gmem4_awaddr\(31 downto 2),
      m_axi_gmem4_AWREADY => m_axi_gmem4_AWREADY,
      m_axi_gmem4_AWVALID => m_axi_gmem4_AWVALID,
      m_axi_gmem4_BREADY => m_axi_gmem4_BREADY,
      m_axi_gmem4_BVALID => m_axi_gmem4_BVALID,
      m_axi_gmem4_RREADY => m_axi_gmem4_RREADY,
      m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
      m_axi_gmem4_WDATA(31 downto 0) => m_axi_gmem4_WDATA(31 downto 0),
      m_axi_gmem4_WLAST => m_axi_gmem4_WLAST,
      m_axi_gmem4_WREADY => m_axi_gmem4_WREADY,
      m_axi_gmem4_WSTRB(3 downto 0) => m_axi_gmem4_WSTRB(3 downto 0),
      m_axi_gmem4_WVALID => m_axi_gmem4_WVALID,
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      \pout_reg[2]\ => kernel_2mm_wrapper_gmem4_m_axi_U_n_8,
      push => \bus_write/buff_wdata/push\,
      \sum_i_reg_302_reg[29]\(29 downto 0) => writeData_U0_m_axi_D_output_AXI_AWADDR(29 downto 0),
      writeData_U0_m_axi_D_output_AXI_AWVALID => writeData_U0_m_axi_D_output_AXI_AWVALID
    );
readData32_U0: entity work.zedboard_base_kernel_2mm_wrapper_0_0_readData32
     port map (
      ADDRARDADDR(8 downto 0) => readData32_U0_D_address0(8 downto 0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      A_0_i_full_n => A_0_i_full_n,
      A_1_address0(7 downto 0) => readData32_U0_A_1_address0(7 downto 0),
      A_1_d0(31 downto 0) => readData32_U0_A_1_d0(31 downto 0),
      A_1_i_full_n => A_1_i_full_n,
      \A_AXI_addr_read_reg_1277_reg[0]_0\ => readData32_U0_n_4,
      A_AXI_offset(29 downto 0) => A_AXI(31 downto 2),
      B_0_i_full_n => B_0_i_full_n,
      B_1_address0(7 downto 0) => readData32_U0_B_1_address0(7 downto 0),
      B_1_d0(31 downto 0) => readData32_U0_B_1_d0(31 downto 0),
      B_1_i_full_n => B_1_i_full_n,
      \B_AXI_addr_read_reg_1351_reg[0]_0\ => readData32_U0_n_5,
      B_AXI_offset(29 downto 0) => B_AXI(31 downto 2),
      C_0_address0(6 downto 0) => readData32_U0_C_0_address0(6 downto 0),
      C_0_d0(31 downto 0) => readData32_U0_C_0_d0(31 downto 0),
      C_0_i_full_n => C_0_i_full_n,
      C_1_i_full_n => C_1_i_full_n,
      C_2_i_full_n => C_2_i_full_n,
      C_3_i_full_n => C_3_i_full_n,
      C_4_i_full_n => C_4_i_full_n,
      C_5_i_full_n => C_5_i_full_n,
      C_6_i_full_n => C_6_i_full_n,
      C_7_i_full_n => C_7_i_full_n,
      \C_AXI_addr_read_reg_1418_reg[0]_0\ => readData32_U0_n_6,
      C_AXI_offset(29 downto 0) => C_AXI(31 downto 2),
      D_d0(31 downto 0) => readData32_U0_D_d0(31 downto 0),
      D_i_full_n => D_i_full_n,
      D_input_AXI_offset(29 downto 0) => D_input_AXI(31 downto 2),
      D_output_AXI_c_full_n => D_output_AXI_c_full_n,
      I_RVALID => gmem0_RVALID,
      Q(1) => readData32_U0_ap_ready,
      Q(0) => readData32_U0_n_23,
      WEA(0) => readData32_U0_D_we0,
      WEBWE(0) => readData32_U0_A_1_ce0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_block_pp2_stage0_subdone => ap_block_pp2_stage0_subdone,
      ap_block_pp3_stage0_subdone => ap_block_pp3_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_enable_reg_pp1_iter10 => ap_enable_reg_pp1_iter10,
      ap_enable_reg_pp2_iter9 => ap_enable_reg_pp2_iter9,
      ap_enable_reg_pp3_iter9 => ap_enable_reg_pp3_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_A_0 => ap_sync_channel_write_A_0,
      ap_sync_channel_write_A_1 => ap_sync_channel_write_A_1,
      ap_sync_channel_write_B_0 => ap_sync_channel_write_B_0,
      ap_sync_channel_write_B_1 => ap_sync_channel_write_B_1,
      ap_sync_channel_write_C_0 => ap_sync_channel_write_C_0,
      ap_sync_channel_write_C_1 => ap_sync_channel_write_C_1,
      ap_sync_channel_write_C_2 => ap_sync_channel_write_C_2,
      ap_sync_channel_write_C_3 => ap_sync_channel_write_C_3,
      ap_sync_channel_write_C_4 => ap_sync_channel_write_C_4,
      ap_sync_channel_write_C_5 => ap_sync_channel_write_C_5,
      ap_sync_channel_write_C_6 => ap_sync_channel_write_C_6,
      ap_sync_channel_write_C_7 => ap_sync_channel_write_C_7,
      ap_sync_channel_write_D => ap_sync_channel_write_D,
      ap_sync_reg_channel_write_A_0 => ap_sync_reg_channel_write_A_0,
      ap_sync_reg_channel_write_A_1 => ap_sync_reg_channel_write_A_1,
      ap_sync_reg_channel_write_B_0 => ap_sync_reg_channel_write_B_0,
      ap_sync_reg_channel_write_B_1 => ap_sync_reg_channel_write_B_1,
      ap_sync_reg_channel_write_C_0 => ap_sync_reg_channel_write_C_0,
      ap_sync_reg_channel_write_C_1 => ap_sync_reg_channel_write_C_1,
      ap_sync_reg_channel_write_C_2 => ap_sync_reg_channel_write_C_2,
      ap_sync_reg_channel_write_C_3 => ap_sync_reg_channel_write_C_3,
      ap_sync_reg_channel_write_C_4 => ap_sync_reg_channel_write_C_4,
      ap_sync_reg_channel_write_C_5 => ap_sync_reg_channel_write_C_5,
      ap_sync_reg_channel_write_C_6 => ap_sync_reg_channel_write_C_6,
      ap_sync_reg_channel_write_C_7 => ap_sync_reg_channel_write_C_7,
      ap_sync_reg_channel_write_D => ap_sync_reg_channel_write_D,
      ap_sync_reg_channel_write_D_reg => ap_sync_reg_channel_write_D_reg_n_4,
      \exitcond_flatten2_i_s_reg_1435_pp3_iter9_reg_reg[0]_0\ => readData32_U0_n_7,
      gmem0_ARREADY => gmem0_ARREADY,
      gmem1_ARREADY => gmem1_ARREADY,
      gmem2_ARREADY => gmem2_ARREADY,
      gmem3_ARREADY => gmem3_ARREADY,
      \iptr_reg[0]\ => readData32_U0_n_53,
      \iptr_reg[0]_0\ => readData32_U0_n_54,
      \iptr_reg[0]_1\ => readData32_U0_n_55,
      \iptr_reg[0]_10\ => readData32_U0_n_64,
      \iptr_reg[0]_11\ => readData32_U0_n_65,
      \iptr_reg[0]_12\(0) => memcore_iaddr_0(0),
      \iptr_reg[0]_13\(0) => memcore_iaddr_1(0),
      \iptr_reg[0]_14\(0) => memcore_iaddr_2(0),
      \iptr_reg[0]_15\(0) => memcore_iaddr_3(0),
      \iptr_reg[0]_16\(0) => memcore_iaddr_4(0),
      \iptr_reg[0]_17\(0) => memcore_iaddr_5(0),
      \iptr_reg[0]_18\(0) => memcore_iaddr_6(0),
      \iptr_reg[0]_19\(0) => memcore_iaddr_7(0),
      \iptr_reg[0]_2\ => readData32_U0_n_56,
      \iptr_reg[0]_20\(0) => memcore_iaddr_8(0),
      \iptr_reg[0]_21\(0) => memcore_iaddr_9(0),
      \iptr_reg[0]_22\(0) => memcore_iaddr_10(0),
      \iptr_reg[0]_23\(0) => memcore_iaddr_11(0),
      \iptr_reg[0]_3\ => readData32_U0_n_57,
      \iptr_reg[0]_4\ => readData32_U0_n_58,
      \iptr_reg[0]_5\ => readData32_U0_n_59,
      \iptr_reg[0]_6\ => readData32_U0_n_60,
      \iptr_reg[0]_7\ => readData32_U0_n_61,
      \iptr_reg[0]_8\ => readData32_U0_n_62,
      \iptr_reg[0]_9\ => readData32_U0_n_63,
      \mOutPtr_reg[2]\ => readData32_U0_n_24,
      m_axi_A_AXI_ARADDR(29 downto 0) => readData32_U0_m_axi_A_AXI_ARADDR(29 downto 0),
      m_axi_A_AXI_RDATA(31 downto 0) => gmem0_RDATA(31 downto 0),
      m_axi_B_AXI_ARADDR(29 downto 0) => readData32_U0_m_axi_B_AXI_ARADDR(29 downto 0),
      m_axi_B_AXI_RDATA(31 downto 0) => gmem1_RDATA(31 downto 0),
      m_axi_C_AXI_ARADDR(29 downto 0) => readData32_U0_m_axi_C_AXI_ARADDR(29 downto 0),
      m_axi_C_AXI_RDATA(31 downto 0) => gmem2_RDATA(31 downto 0),
      m_axi_D_input_AXI_ARADDR(29 downto 0) => readData32_U0_m_axi_D_input_AXI_ARADDR(29 downto 0),
      m_axi_D_input_AXI_RDATA(31 downto 0) => gmem3_RDATA(31 downto 0),
      push_buf => push_buf_25,
      push_buf_0 => push_buf_24,
      push_buf_1 => push_buf_23,
      push_buf_10 => push_buf_14,
      push_buf_11 => push_buf_13,
      push_buf_2 => push_buf_22,
      push_buf_3 => push_buf_21,
      push_buf_4 => push_buf_20,
      push_buf_5 => push_buf_19,
      push_buf_6 => push_buf_18,
      push_buf_7 => push_buf_17,
      push_buf_8 => push_buf_16,
      push_buf_9 => push_buf_15,
      ram_reg(0) => readData32_U0_B_1_ce0,
      ram_reg_0(0) => readData32_U0_C_0_ce0,
      readData32_U0_A_0_we0 => readData32_U0_A_0_we0,
      readData32_U0_A_1_we0 => readData32_U0_A_1_we0,
      readData32_U0_B_0_we0 => readData32_U0_B_0_we0,
      readData32_U0_B_1_we0 => readData32_U0_B_1_we0,
      readData32_U0_C_0_we0 => readData32_U0_C_0_we0,
      readData32_U0_C_1_we0 => readData32_U0_C_1_we0,
      readData32_U0_C_2_we0 => readData32_U0_C_2_we0,
      readData32_U0_C_3_we0 => readData32_U0_C_3_we0,
      readData32_U0_C_4_we0 => readData32_U0_C_4_we0,
      readData32_U0_C_5_we0 => readData32_U0_C_5_we0,
      readData32_U0_C_6_we0 => readData32_U0_C_6_we0,
      readData32_U0_C_7_we0 => readData32_U0_C_7_we0,
      readData32_U0_D_ce0 => readData32_U0_D_ce0,
      readData32_U0_D_output_AXI_out_write => readData32_U0_D_output_AXI_out_write,
      readData32_U0_ap_done => readData32_U0_ap_done,
      readData32_U0_ap_start => readData32_U0_ap_start,
      readData32_U0_m_axi_A_AXI_ARVALID => readData32_U0_m_axi_A_AXI_ARVALID,
      readData32_U0_m_axi_A_AXI_RREADY => readData32_U0_m_axi_A_AXI_RREADY,
      readData32_U0_m_axi_B_AXI_ARVALID => readData32_U0_m_axi_B_AXI_ARVALID,
      readData32_U0_m_axi_B_AXI_RREADY => readData32_U0_m_axi_B_AXI_RREADY,
      readData32_U0_m_axi_C_AXI_ARVALID => readData32_U0_m_axi_C_AXI_ARVALID,
      readData32_U0_m_axi_C_AXI_RREADY => readData32_U0_m_axi_C_AXI_RREADY,
      readData32_U0_m_axi_D_input_AXI_ARVALID => readData32_U0_m_axi_D_input_AXI_ARVALID,
      readData32_U0_m_axi_D_input_AXI_RREADY => readData32_U0_m_axi_D_input_AXI_RREADY,
      shiftReg_ce => shiftReg_ce,
      \state_reg[0]\ => gmem1_RVALID,
      \state_reg[0]_0\ => gmem2_RVALID,
      \state_reg[0]_1\ => gmem3_RVALID
    );
writeData_U0: entity work.zedboard_base_kernel_2mm_wrapper_0_0_writeData
     port map (
      ADDRBWRADDR(8 downto 0) => writeData_U0_D_output_address0(8 downto 0),
      D(29 downto 0) => D_output_AXI_c_dout(31 downto 2),
      D_output_AXI_c_empty_n => D_output_AXI_c_empty_n,
      D_output_load_reg_3180 => D_output_load_reg_3180,
      Q(1) => writeData_U0_ap_done,
      Q(0) => writeData_U0_n_13,
      WEBWE(0) => writeData_U0_m_axi_D_output_AXI_WVALID,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone_26,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[29]\(29 downto 0) => writeData_U0_m_axi_D_output_AXI_AWADDR(29 downto 0),
      data_vld_reg => writeData_U0_n_8,
      data_vld_reg_0 => kernel_2mm_wrapper_gmem4_m_axi_U_n_8,
      empty_n_reg => writeData_U0_n_4,
      empty_n_reg_0 => writeData_U0_n_5,
      empty_n_reg_1 => writeData_U0_n_11,
      gmem4_AWREADY => gmem4_AWREADY,
      gmem4_BVALID => gmem4_BVALID,
      gmem4_WREADY => gmem4_WREADY,
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      push => \bus_write/buff_wdata/push\,
      writeData_U0_D_output_AXI_offset_read => writeData_U0_D_output_AXI_offset_read,
      writeData_U0_D_output_ce0 => writeData_U0_D_output_ce0,
      writeData_U0_ap_start => writeData_U0_ap_start,
      writeData_U0_m_axi_D_output_AXI_AWVALID => writeData_U0_m_axi_D_output_AXI_AWVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zedboard_base_kernel_2mm_wrapper_0_0 is
  port (
    s_axi_for_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_for_control_AWVALID : in STD_LOGIC;
    s_axi_for_control_AWREADY : out STD_LOGIC;
    s_axi_for_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_for_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_for_control_WVALID : in STD_LOGIC;
    s_axi_for_control_WREADY : out STD_LOGIC;
    s_axi_for_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_for_control_BVALID : out STD_LOGIC;
    s_axi_for_control_BREADY : in STD_LOGIC;
    s_axi_for_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_for_control_ARVALID : in STD_LOGIC;
    s_axi_for_control_ARREADY : out STD_LOGIC;
    s_axi_for_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_for_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_for_control_RVALID : out STD_LOGIC;
    s_axi_for_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem3_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem3_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_AWVALID : out STD_LOGIC;
    m_axi_gmem3_AWREADY : in STD_LOGIC;
    m_axi_gmem3_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_WLAST : out STD_LOGIC;
    m_axi_gmem3_WVALID : out STD_LOGIC;
    m_axi_gmem3_WREADY : in STD_LOGIC;
    m_axi_gmem3_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_BVALID : in STD_LOGIC;
    m_axi_gmem3_BREADY : out STD_LOGIC;
    m_axi_gmem3_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem3_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem3_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem3_ARVALID : out STD_LOGIC;
    m_axi_gmem3_ARREADY : in STD_LOGIC;
    m_axi_gmem3_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem3_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem3_RLAST : in STD_LOGIC;
    m_axi_gmem3_RVALID : in STD_LOGIC;
    m_axi_gmem3_RREADY : out STD_LOGIC;
    m_axi_gmem4_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem4_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_AWVALID : out STD_LOGIC;
    m_axi_gmem4_AWREADY : in STD_LOGIC;
    m_axi_gmem4_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_WLAST : out STD_LOGIC;
    m_axi_gmem4_WVALID : out STD_LOGIC;
    m_axi_gmem4_WREADY : in STD_LOGIC;
    m_axi_gmem4_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_BVALID : in STD_LOGIC;
    m_axi_gmem4_BREADY : out STD_LOGIC;
    m_axi_gmem4_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem4_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem4_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem4_ARVALID : out STD_LOGIC;
    m_axi_gmem4_ARREADY : in STD_LOGIC;
    m_axi_gmem4_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem4_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem4_RLAST : in STD_LOGIC;
    m_axi_gmem4_RVALID : in STD_LOGIC;
    m_axi_gmem4_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zedboard_base_kernel_2mm_wrapper_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zedboard_base_kernel_2mm_wrapper_0_0 : entity is "zedboard_base_kernel_2mm_wrapper_0_0,kernel_2mm_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zedboard_base_kernel_2mm_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zedboard_base_kernel_2mm_wrapper_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zedboard_base_kernel_2mm_wrapper_0_0 : entity is "kernel_2mm_wrapper,Vivado 2018.2";
  attribute hls_module : string;
  attribute hls_module of zedboard_base_kernel_2mm_wrapper_0_0 : entity is "yes";
end zedboard_base_kernel_2mm_wrapper_0_0;

architecture STRUCTURE of zedboard_base_kernel_2mm_wrapper_0_0 is
  signal NLW_inst_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem4_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM0_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM2_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM3_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM3_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM3_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM3_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM3_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM3_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM3_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM3_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM3_USER_VALUE : integer;
  attribute C_M_AXI_GMEM3_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM3_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM3_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM3_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM3_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM4_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM4_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM4_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM4_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM4_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM4_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM4_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM4_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM4_USER_VALUE : integer;
  attribute C_M_AXI_GMEM4_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM4_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM4_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM4_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM4_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_FOR_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_FOR_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_FOR_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_FOR_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_for_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 166666672, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem2_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem3_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem3_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem3_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem3_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem3_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem3, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem3_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem3_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem3_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem3_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem4_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem4_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem4_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem4_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem4_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem4, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem4_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem4_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem4_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem4_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WVALID";
  attribute X_INTERFACE_INFO of s_axi_for_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_for_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_for_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_for_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_for_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_for_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_for_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_for_control_RREADY : signal is "XIL_INTERFACENAME s_axi_for_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 166666672, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN zedboard_base_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_for_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_for_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_for_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem2_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem2_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem2_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem3_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem3_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem3_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem3_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem3_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem3_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem3_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem3 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem4_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem4_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem4_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem4_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem4_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem4_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem4_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem4 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_for_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_for_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_for_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_for_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_for_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_for_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_for_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_for_control WSTRB";
begin
inst: entity work.zedboard_base_kernel_2mm_wrapper_0_0_kernel_2mm_wrapper
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(31 downto 0) => m_axi_gmem0_ARADDR(31 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => m_axi_gmem0_ARBURST(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => m_axi_gmem0_ARCACHE(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_inst_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 0) => m_axi_gmem0_ARLEN(7 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => m_axi_gmem0_ARLOCK(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => m_axi_gmem0_ARPROT(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => m_axi_gmem0_ARQOS(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => m_axi_gmem0_ARREGION(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => m_axi_gmem0_ARSIZE(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(31 downto 0) => m_axi_gmem0_AWADDR(31 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => m_axi_gmem0_AWBURST(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => m_axi_gmem0_AWCACHE(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_inst_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => m_axi_gmem0_AWLEN(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => m_axi_gmem0_AWLOCK(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => m_axi_gmem0_AWPROT(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => m_axi_gmem0_AWQOS(3 downto 0),
      m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
      m_axi_gmem0_AWREGION(3 downto 0) => m_axi_gmem0_AWREGION(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => m_axi_gmem0_AWSIZE(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => m_axi_gmem0_AWVALID,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BRESP(1 downto 0) => m_axi_gmem0_BRESP(1 downto 0),
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => m_axi_gmem0_WDATA(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_inst_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => m_axi_gmem0_WLAST,
      m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
      m_axi_gmem0_WSTRB(3 downto 0) => m_axi_gmem0_WSTRB(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => m_axi_gmem0_WVALID,
      m_axi_gmem1_ARADDR(31 downto 0) => m_axi_gmem1_ARADDR(31 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => m_axi_gmem1_ARBURST(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => m_axi_gmem1_ARCACHE(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => m_axi_gmem1_ARLEN(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => m_axi_gmem1_ARLOCK(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => m_axi_gmem1_ARPROT(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => m_axi_gmem1_ARQOS(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => m_axi_gmem1_ARREGION(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => m_axi_gmem1_ARSIZE(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(31 downto 0) => m_axi_gmem1_AWADDR(31 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => m_axi_gmem1_AWBURST(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => m_axi_gmem1_AWCACHE(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => m_axi_gmem1_AWLEN(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => m_axi_gmem1_AWLOCK(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => m_axi_gmem1_AWPROT(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => m_axi_gmem1_AWQOS(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => m_axi_gmem1_AWREGION(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => m_axi_gmem1_AWSIZE(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => m_axi_gmem1_BRESP(1 downto 0),
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      m_axi_gmem2_ARADDR(31 downto 0) => m_axi_gmem2_ARADDR(31 downto 0),
      m_axi_gmem2_ARBURST(1 downto 0) => m_axi_gmem2_ARBURST(1 downto 0),
      m_axi_gmem2_ARCACHE(3 downto 0) => m_axi_gmem2_ARCACHE(3 downto 0),
      m_axi_gmem2_ARID(0) => NLW_inst_m_axi_gmem2_ARID_UNCONNECTED(0),
      m_axi_gmem2_ARLEN(7 downto 0) => m_axi_gmem2_ARLEN(7 downto 0),
      m_axi_gmem2_ARLOCK(1 downto 0) => m_axi_gmem2_ARLOCK(1 downto 0),
      m_axi_gmem2_ARPROT(2 downto 0) => m_axi_gmem2_ARPROT(2 downto 0),
      m_axi_gmem2_ARQOS(3 downto 0) => m_axi_gmem2_ARQOS(3 downto 0),
      m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
      m_axi_gmem2_ARREGION(3 downto 0) => m_axi_gmem2_ARREGION(3 downto 0),
      m_axi_gmem2_ARSIZE(2 downto 0) => m_axi_gmem2_ARSIZE(2 downto 0),
      m_axi_gmem2_ARUSER(0) => NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED(0),
      m_axi_gmem2_ARVALID => m_axi_gmem2_ARVALID,
      m_axi_gmem2_AWADDR(31 downto 0) => m_axi_gmem2_AWADDR(31 downto 0),
      m_axi_gmem2_AWBURST(1 downto 0) => m_axi_gmem2_AWBURST(1 downto 0),
      m_axi_gmem2_AWCACHE(3 downto 0) => m_axi_gmem2_AWCACHE(3 downto 0),
      m_axi_gmem2_AWID(0) => NLW_inst_m_axi_gmem2_AWID_UNCONNECTED(0),
      m_axi_gmem2_AWLEN(7 downto 0) => m_axi_gmem2_AWLEN(7 downto 0),
      m_axi_gmem2_AWLOCK(1 downto 0) => m_axi_gmem2_AWLOCK(1 downto 0),
      m_axi_gmem2_AWPROT(2 downto 0) => m_axi_gmem2_AWPROT(2 downto 0),
      m_axi_gmem2_AWQOS(3 downto 0) => m_axi_gmem2_AWQOS(3 downto 0),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWREGION(3 downto 0) => m_axi_gmem2_AWREGION(3 downto 0),
      m_axi_gmem2_AWSIZE(2 downto 0) => m_axi_gmem2_AWSIZE(2 downto 0),
      m_axi_gmem2_AWUSER(0) => NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED(0),
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BID(0) => '0',
      m_axi_gmem2_BREADY => m_axi_gmem2_BREADY,
      m_axi_gmem2_BRESP(1 downto 0) => m_axi_gmem2_BRESP(1 downto 0),
      m_axi_gmem2_BUSER(0) => '0',
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RDATA(31 downto 0) => m_axi_gmem2_RDATA(31 downto 0),
      m_axi_gmem2_RID(0) => '0',
      m_axi_gmem2_RLAST => m_axi_gmem2_RLAST,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => m_axi_gmem2_RRESP(1 downto 0),
      m_axi_gmem2_RUSER(0) => '0',
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WID(0) => NLW_inst_m_axi_gmem2_WID_UNCONNECTED(0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      m_axi_gmem2_WUSER(0) => NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED(0),
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      m_axi_gmem3_ARADDR(31 downto 0) => m_axi_gmem3_ARADDR(31 downto 0),
      m_axi_gmem3_ARBURST(1 downto 0) => m_axi_gmem3_ARBURST(1 downto 0),
      m_axi_gmem3_ARCACHE(3 downto 0) => m_axi_gmem3_ARCACHE(3 downto 0),
      m_axi_gmem3_ARID(0) => NLW_inst_m_axi_gmem3_ARID_UNCONNECTED(0),
      m_axi_gmem3_ARLEN(7 downto 0) => m_axi_gmem3_ARLEN(7 downto 0),
      m_axi_gmem3_ARLOCK(1 downto 0) => m_axi_gmem3_ARLOCK(1 downto 0),
      m_axi_gmem3_ARPROT(2 downto 0) => m_axi_gmem3_ARPROT(2 downto 0),
      m_axi_gmem3_ARQOS(3 downto 0) => m_axi_gmem3_ARQOS(3 downto 0),
      m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
      m_axi_gmem3_ARREGION(3 downto 0) => m_axi_gmem3_ARREGION(3 downto 0),
      m_axi_gmem3_ARSIZE(2 downto 0) => m_axi_gmem3_ARSIZE(2 downto 0),
      m_axi_gmem3_ARUSER(0) => NLW_inst_m_axi_gmem3_ARUSER_UNCONNECTED(0),
      m_axi_gmem3_ARVALID => m_axi_gmem3_ARVALID,
      m_axi_gmem3_AWADDR(31 downto 0) => m_axi_gmem3_AWADDR(31 downto 0),
      m_axi_gmem3_AWBURST(1 downto 0) => m_axi_gmem3_AWBURST(1 downto 0),
      m_axi_gmem3_AWCACHE(3 downto 0) => m_axi_gmem3_AWCACHE(3 downto 0),
      m_axi_gmem3_AWID(0) => NLW_inst_m_axi_gmem3_AWID_UNCONNECTED(0),
      m_axi_gmem3_AWLEN(7 downto 0) => m_axi_gmem3_AWLEN(7 downto 0),
      m_axi_gmem3_AWLOCK(1 downto 0) => m_axi_gmem3_AWLOCK(1 downto 0),
      m_axi_gmem3_AWPROT(2 downto 0) => m_axi_gmem3_AWPROT(2 downto 0),
      m_axi_gmem3_AWQOS(3 downto 0) => m_axi_gmem3_AWQOS(3 downto 0),
      m_axi_gmem3_AWREADY => m_axi_gmem3_AWREADY,
      m_axi_gmem3_AWREGION(3 downto 0) => m_axi_gmem3_AWREGION(3 downto 0),
      m_axi_gmem3_AWSIZE(2 downto 0) => m_axi_gmem3_AWSIZE(2 downto 0),
      m_axi_gmem3_AWUSER(0) => NLW_inst_m_axi_gmem3_AWUSER_UNCONNECTED(0),
      m_axi_gmem3_AWVALID => m_axi_gmem3_AWVALID,
      m_axi_gmem3_BID(0) => '0',
      m_axi_gmem3_BREADY => m_axi_gmem3_BREADY,
      m_axi_gmem3_BRESP(1 downto 0) => m_axi_gmem3_BRESP(1 downto 0),
      m_axi_gmem3_BUSER(0) => '0',
      m_axi_gmem3_BVALID => m_axi_gmem3_BVALID,
      m_axi_gmem3_RDATA(31 downto 0) => m_axi_gmem3_RDATA(31 downto 0),
      m_axi_gmem3_RID(0) => '0',
      m_axi_gmem3_RLAST => m_axi_gmem3_RLAST,
      m_axi_gmem3_RREADY => m_axi_gmem3_RREADY,
      m_axi_gmem3_RRESP(1 downto 0) => m_axi_gmem3_RRESP(1 downto 0),
      m_axi_gmem3_RUSER(0) => '0',
      m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
      m_axi_gmem3_WDATA(31 downto 0) => m_axi_gmem3_WDATA(31 downto 0),
      m_axi_gmem3_WID(0) => NLW_inst_m_axi_gmem3_WID_UNCONNECTED(0),
      m_axi_gmem3_WLAST => m_axi_gmem3_WLAST,
      m_axi_gmem3_WREADY => m_axi_gmem3_WREADY,
      m_axi_gmem3_WSTRB(3 downto 0) => m_axi_gmem3_WSTRB(3 downto 0),
      m_axi_gmem3_WUSER(0) => NLW_inst_m_axi_gmem3_WUSER_UNCONNECTED(0),
      m_axi_gmem3_WVALID => m_axi_gmem3_WVALID,
      m_axi_gmem4_ARADDR(31 downto 0) => m_axi_gmem4_ARADDR(31 downto 0),
      m_axi_gmem4_ARBURST(1 downto 0) => m_axi_gmem4_ARBURST(1 downto 0),
      m_axi_gmem4_ARCACHE(3 downto 0) => m_axi_gmem4_ARCACHE(3 downto 0),
      m_axi_gmem4_ARID(0) => NLW_inst_m_axi_gmem4_ARID_UNCONNECTED(0),
      m_axi_gmem4_ARLEN(7 downto 0) => m_axi_gmem4_ARLEN(7 downto 0),
      m_axi_gmem4_ARLOCK(1 downto 0) => m_axi_gmem4_ARLOCK(1 downto 0),
      m_axi_gmem4_ARPROT(2 downto 0) => m_axi_gmem4_ARPROT(2 downto 0),
      m_axi_gmem4_ARQOS(3 downto 0) => m_axi_gmem4_ARQOS(3 downto 0),
      m_axi_gmem4_ARREADY => m_axi_gmem4_ARREADY,
      m_axi_gmem4_ARREGION(3 downto 0) => m_axi_gmem4_ARREGION(3 downto 0),
      m_axi_gmem4_ARSIZE(2 downto 0) => m_axi_gmem4_ARSIZE(2 downto 0),
      m_axi_gmem4_ARUSER(0) => NLW_inst_m_axi_gmem4_ARUSER_UNCONNECTED(0),
      m_axi_gmem4_ARVALID => m_axi_gmem4_ARVALID,
      m_axi_gmem4_AWADDR(31 downto 0) => m_axi_gmem4_AWADDR(31 downto 0),
      m_axi_gmem4_AWBURST(1 downto 0) => m_axi_gmem4_AWBURST(1 downto 0),
      m_axi_gmem4_AWCACHE(3 downto 0) => m_axi_gmem4_AWCACHE(3 downto 0),
      m_axi_gmem4_AWID(0) => NLW_inst_m_axi_gmem4_AWID_UNCONNECTED(0),
      m_axi_gmem4_AWLEN(7 downto 0) => m_axi_gmem4_AWLEN(7 downto 0),
      m_axi_gmem4_AWLOCK(1 downto 0) => m_axi_gmem4_AWLOCK(1 downto 0),
      m_axi_gmem4_AWPROT(2 downto 0) => m_axi_gmem4_AWPROT(2 downto 0),
      m_axi_gmem4_AWQOS(3 downto 0) => m_axi_gmem4_AWQOS(3 downto 0),
      m_axi_gmem4_AWREADY => m_axi_gmem4_AWREADY,
      m_axi_gmem4_AWREGION(3 downto 0) => m_axi_gmem4_AWREGION(3 downto 0),
      m_axi_gmem4_AWSIZE(2 downto 0) => m_axi_gmem4_AWSIZE(2 downto 0),
      m_axi_gmem4_AWUSER(0) => NLW_inst_m_axi_gmem4_AWUSER_UNCONNECTED(0),
      m_axi_gmem4_AWVALID => m_axi_gmem4_AWVALID,
      m_axi_gmem4_BID(0) => '0',
      m_axi_gmem4_BREADY => m_axi_gmem4_BREADY,
      m_axi_gmem4_BRESP(1 downto 0) => m_axi_gmem4_BRESP(1 downto 0),
      m_axi_gmem4_BUSER(0) => '0',
      m_axi_gmem4_BVALID => m_axi_gmem4_BVALID,
      m_axi_gmem4_RDATA(31 downto 0) => m_axi_gmem4_RDATA(31 downto 0),
      m_axi_gmem4_RID(0) => '0',
      m_axi_gmem4_RLAST => m_axi_gmem4_RLAST,
      m_axi_gmem4_RREADY => m_axi_gmem4_RREADY,
      m_axi_gmem4_RRESP(1 downto 0) => m_axi_gmem4_RRESP(1 downto 0),
      m_axi_gmem4_RUSER(0) => '0',
      m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
      m_axi_gmem4_WDATA(31 downto 0) => m_axi_gmem4_WDATA(31 downto 0),
      m_axi_gmem4_WID(0) => NLW_inst_m_axi_gmem4_WID_UNCONNECTED(0),
      m_axi_gmem4_WLAST => m_axi_gmem4_WLAST,
      m_axi_gmem4_WREADY => m_axi_gmem4_WREADY,
      m_axi_gmem4_WSTRB(3 downto 0) => m_axi_gmem4_WSTRB(3 downto 0),
      m_axi_gmem4_WUSER(0) => NLW_inst_m_axi_gmem4_WUSER_UNCONNECTED(0),
      m_axi_gmem4_WVALID => m_axi_gmem4_WVALID,
      s_axi_for_control_ARADDR(5 downto 0) => s_axi_for_control_ARADDR(5 downto 0),
      s_axi_for_control_ARREADY => s_axi_for_control_ARREADY,
      s_axi_for_control_ARVALID => s_axi_for_control_ARVALID,
      s_axi_for_control_AWADDR(5 downto 0) => s_axi_for_control_AWADDR(5 downto 0),
      s_axi_for_control_AWREADY => s_axi_for_control_AWREADY,
      s_axi_for_control_AWVALID => s_axi_for_control_AWVALID,
      s_axi_for_control_BREADY => s_axi_for_control_BREADY,
      s_axi_for_control_BRESP(1 downto 0) => s_axi_for_control_BRESP(1 downto 0),
      s_axi_for_control_BVALID => s_axi_for_control_BVALID,
      s_axi_for_control_RDATA(31 downto 0) => s_axi_for_control_RDATA(31 downto 0),
      s_axi_for_control_RREADY => s_axi_for_control_RREADY,
      s_axi_for_control_RRESP(1 downto 0) => s_axi_for_control_RRESP(1 downto 0),
      s_axi_for_control_RVALID => s_axi_for_control_RVALID,
      s_axi_for_control_WDATA(31 downto 0) => s_axi_for_control_WDATA(31 downto 0),
      s_axi_for_control_WREADY => s_axi_for_control_WREADY,
      s_axi_for_control_WSTRB(3 downto 0) => s_axi_for_control_WSTRB(3 downto 0),
      s_axi_for_control_WVALID => s_axi_for_control_WVALID
    );
end STRUCTURE;
