---
layout: page
permalink: /publications/
title: Publications
hide_hero: true
---

## Publications   
**Designing Programmable Accelerators for Sparse Tensor Algebra**    
Kalhan Koul, Zhouhua Xie, Maxwell Strange, Sai Gautham Ravipati, Bo Wun Cheng, Olivia Hsu, Po-Han Chen, Mark Horowitz, Fredrik Kjolstad, Priyanka Raina    
*IEEE Micro*, March 2025.  

**Monolithic 3D Integration of Diverse Memories: Resistive Switching (RRAM) and Gain Cell (GC) Memory Integrated on Si CMOS**    
Shuhan Liu, Robert M. Radway, Xinxin Wang, Filippo Moro, Jean-Francois Nodin, Koustav Jana, Lixian Yan, Shuting Du, Luke R. Upton, Wei-Chen Chen, Jimin Kang, Jian Chen, Haitong Li, Francois Andrieu, Elisa Vianello, Priyanka Raina, Subhasish Mitra, H.-S. Philip Wong    
*IEEE Transactions on Electron Devices (T-ED)*, March 2025. 

**MINOTAUR: A Posit-Based 0.42-0.50 TOPS/W Edge Transformer Inference and Training Accelerator**    
Kartik Prabhu, Robert M. Radway, Jeffrey Yu, Kai Bartolone, Massimo Giordano, Fabian Peddinghaus, Yonatan Urman, Win-San Khwa, Yu-Der Chih,
Meng-Fan Chang, Subhasish Mitra, Priyanka Raina    
*IEEE Journal of Solid-State Circuits (JSSC)*, April 2025.  

**Opal: A 16nm Coarse-Grained Reconfigurable Array for Full Sparse ML Applications**    
Po-Han Chen, Bo Wun Cheng, Michael Oduoza, Zhouhua Xie, Kalhan Koul, Sai Gautham Ravipati, Yuchen Mei, Rupert Lu, Alex Carsello, Mark Horowitz, Priyanka Raina    
*IEEE Custom Integrated Circuits Conference (CICC)*, April 2025. 

**Aspen: A 630 FPS Real-Time Posit-Based Unified Accelerator for Extended Reality Perception Workloads**     
Kathleen Feng, Kartik Prabhu, Kai Bartolone, Jeffrey Yu, Priyanka Raina    
*IEEE Custom Integrated Circuits Conference (CICC)*, April 2025.    

**Edge Continual Training and Inference with RRAM-Gain Cell Memory Integrated on Si CMOS**    
Shuhan Liu, Robert M. Radway, Xinxin Wang, Filippo Moro, Jean-Francois Nodin, Koustav Jana, Shuting Du, Luke R. Upton, Wei-Chen Chen, Jian Chen, Haitong Li, Francois Andrieu, Elisa Vianello, Priyanka Raina, Subhasish Mitra, H.-S. Philip Wong    
*IEEE International Electron Devices Meeting (IEDM)*, December 2024.    

**PEak: A Single Source of Truth for Hardware Design and Verification**     
Caleb Donovick, Jackson Melchert, Ross Daly, Lenny Truong, Priyanka Raina, Pat Hanrahan, Clark Barrett   
*ACM Transactions on Embedded Computing Systems (TECS)*, October 2024.

**Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection**    
Ross Daly, Caleb Donovick, Caleb Terrill, Jack Melchert, Priyanka Raina, Clark Barrett, Pat Hanrahan    
*Formal Methods in Computer-Aided Design (FMCAD)*, October 2024. [Paper](https://arxiv.org/abs/2405.06127)

**Onyx: A Programmable Accelerator for Sparse Tensor Algebra**    
Kalhan Koul, Maxwell Strange, Jackson Melchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po-Han Chen, Huifeng Ke, Keyi Zhang, Qiaoyi Liu, Gedeon Nyengele, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel S Emer, Fredrik Kjolstad, Mark Horowitz, Priyanka Raina    
*IEEE Hot Chips Symposium (Hot Chips)*, August 2024.     

**AHA: An Open-Source Framework for Co-design of Programmable Accelerators and Compilers**    
Kalhan Koul, Jackson Melchert, Keyi Zhang, Taeyoung Kong, Maxwell Strange, Olivia Hsu, Qiaoyi Liu, Jeff Setter, Ross Daly, Caleb Donovick, Alex Carsello, Leonard Truong, Po-Han Chen, Yuchen Mei, Zhouhua Xie, Kathleen Feng, Gedeon Nyengele, Dillon Huff, Kavya Sreedhar, Huifeng Ke, Ankita Nayak, Rajsekhar Setaluri, Stephen Richardson, Christopher Torng, Pat Hanrahan, Clark Barrett, Mark Horowitz, Fredrik Kjolstad, Priyanka Raina    
*Open-Source Computer Architecture Research (OSCAR) Workshop at the International Symposium on Computer Architecture (ISCA)*, June 2024.    

**A High-Level Synthesis Based Framework for Design Space Exploration and Generation of Neural Network Accelerators**    
Kartik Prabhu, Jeffrey Yu, Suresh Nambi, Priyanka Raina    
*AI for Fully-Automated Chip Design (AI4FACD) Workshop at the International Symposium on Computer Architecture (ISCA)*, June 2024.    

**MINOTAUR: An Edge Transformer Inference and Training Accelerator with 12 MBytes On-Chip Resistive RAM and Fine-Grained Spatiotemporal Power Gating**    
Kartik Prabhu, Robert M. Radway, Jeffrey Yu, Kai Bartolone, Massimo Giordano, Fabian Peddinghaus, Yonatan Urman, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Subhasish Mitra, Priyanka Raina    
*IEEE Symposium on VLSI Technology & Circuits (VLSI)*, June 2024. [Paper](https://doi.org/10.1109/VLSITechnologyandCir46783.2024.10631515)           

**Onyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and Sparse Applications**    
Kalhan Koul, Maxwell Strange, Jackson Melchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po-Han Chen, Huifeng Ke, Keyi Zhang, Qiaoyi Liu, Gedeon Nyengele, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel Emer, Fredrik Kjolstad, Mark Horowitz, Priyanka Raina    
*IEEE Symposium on VLSI Technology & Circuits (VLSI)*, June 2024. [Paper](https://doi.org/10.1109/VLSITechnologyandCir46783.2024.10631383)       

**Cascade: An Application Pipelining Toolkit for Coarse-Grained Reconfigurable Arrays**    
Jackson Melchert, Yuchen Mei, Kalhan Koul, Qiaoyi Liu, Mark Horowitz, Priyanka Raina    
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, April 2024. [Paper](https://doi.org/10.1109/TCAD.2024.3390542)         

**EMBER: Efficient Multiple-Bits-per-Cell Embedded RRAM Macro for High-Density Digital Storage**    
Akash Levy, Luke R. Upton, Michael D. Scott, Dennis Rich, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Subhasish Mitra, Boris Murmann, Priyanka Raina    
*IEEE Journal of Solid-State Circuits (JSSC)*, April 2024. [Paper](https://doi.org/10.1109/JSSC.2024.3387566)           

**8-bit Transformer Inference and Fine-tuning for Edge Accelerators**    
Jeffrey Yu, Kartik Prabhu, Yonatan Urman, Robert M. Radway, Eric Han, Priyanka Raina    
*ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, April 2024. [Paper](https://doi.org/10.1145/3620666.3651368)        

**Cascade: An Application Pipelining Toolkit for Coarse-Grained Reconfigurable Arrays**    
Jackson Melchert, Yuchen Mei, Kalhan Koul, Qiaoyi Liu, Mark Horowitz, Priyanka Raina    
*Languages, Tools, and Techniques for Accelerator Design (LATTE) Workshop at the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, April 2024. [Paper](https://capra.cs.cornell.edu/latte24/paper/11.pdf)           

**FastPASE: An AI-Driven Fast PPA Speculation Engine for RTL Design Space Optimization**    
Akash Levy, Joe Walston, Priyanka Raina, Stelios Diamantidis    
*International Symposium on Quality Electronic Design (ISQED)*, April 2024. [Paper](https://doi.org/10.1109/ISQED60706.2024.10528750)       

**PBA: Percentile-Based Level Allocation for Multiple-Bits-Per-Cell RRAM**    
Anjiang Wei, Akash Levy, Pu Yi, Robert Radway, Priyanka Raina, Subhasish Mitra, Sara Achour    
*IEEE/ACM International Conference On Computer Aided Design (ICCAD)*, October 2023. [Paper](https://doi.org/10.1109/ICCAD57390.2023.10323967)           

**Amber: A 16nm System-on-Chip with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra**  
Kathleen Feng, Taeyoung Kong, Kalhan Koul, Jackson Melchert, Alex Carsello, Qiaoyi Liu, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Christopher Torng, Mark Horowitz, Priyanka Raina    
*IEEE Journal of Solid-State Circuits (JSSC)*, September 2023. [Paper](https://doi.org/10.1109/JSSC.2023.3313116)        

**EMBER: A 100 MHz, 0.86 mm2, Multiple-Bits-per-Cell RRAM Macro in 40 nm CMOS with Compact Peripherals and 1.0 pJ/bit Read Circuitry**    
Luke R. Upton, Akash Levy, Michael D. Scott, Dennis Rich, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Subhasish Mitra, Priyanka Raina, Boris Murmann    
*IEEE European Solid-State Circuits Conference (ESSCIRC)*, September 2023. [Paper](https://doi.org/10.1109/ESSCIRC59616.2023.10268807)      

**PEak: A Single Source of Truth for Hardware Design and Verification**     
Caleb Donovick, Ross Daly, Jackson Melchert, Lenny Truong, Priyanka Raina, Pat Hanrahan, Clark Barrett    
*Programming Languages for Architecture (PLARCH) Workshop at PLDI*, June 2023. [Paper](https://doi.org/10.48550/arXiv.2308.13106)       

**An Open-Source 4x8 Coarse-Grained Reconfigurable Array Using SkyWater 130 nm Technology and Agile Hardware Design Flow**    
Po-Han Chen, Charles Tsao, Priyanka Raina   
*IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2023. [Paper](https://doi.org/10.1109/ISCAS46773.2023.10182052)            

**Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays**    
Jackson Melchert, Keyi Zhang, Yuchen Mei, Mark Horowitz, Christopher Torng, Priyanka Raina    
*IEEE Computer Architecture Letters (CAL)*, April 2023. [Paper](https://doi.org/10.1109/LCA.2023.3268126)    
  
**Ultra-Dense 3D Physical Design Enables New Architectural Design Points with Large Benefits**    
Tathagata Srimani, Robert M. Radway, Jinwoo Kim, Kartik Prabhu, Dennis Rich, Carlo Gilardi, Priyanka Raina, Max M. Shulaker, Sung-Kyu Lim, Subhasish Mitra    
*Conference & Exhibition on Design, Automation & Test in Europe (DATE)*, April 2023. [Paper](https://doi.org/10.23919/DATE56975.2023.10137051)    

**APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph Analysis**     
Jackson Melchert, Kathleen Feng, Caleb Donovick, Ross Daly, Ritvik Sharma, Clark Barrett, Mark Horowitz, Pat Hanrahan, Priyanka Raina   
*International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, March 2023. [Paper](https://doi.org/10.1145/3582016.3582070), [Talk Video](https://www.youtube.com/watch?v=ebUdthdFHlE&ab_channel=ACMSIGARCH)    

**3-D Coarse-Grained Reconfigurable Array Using Multi-Pole NEM Relays for Programmable Routing**  
Akash Levy, Michael Oduoza, Akhilesh Balasingam, Roger T. Howe, Priyanka Raina  
*Integration*, January 2023. [Paper](https://doi.org/10.1016/j.vlsi.2022.10.001)  

**High-Density Analog Image Storage in an Analog-Valued Non-Volatile Memory Array**   
Xin Zheng, Ryan V. Zarcone, Akash Levy, Win-San Khwa, Priyanka Raina, Bruno A. Olshausen, H.-S. Philip Wong   
*Neuromorphic Computing and Engineering*, December 2022. [Paper](https://doi.org/10.1088/2634-4386/aca92c) 

**Unified Buffer: Compiling Halide Programs to Push-Memory Accelerators**  
Jeff Setter, Qiaoyi Liu, Dillon Huff, Maxwell Strange, Kathleen Feng, Mark Horowitz, Priyanka Raina, Fredrik Kjolstad    
*ACM Transactions on Architecture and Code Optimization (TACO)*, November 2022. [Paper](https://doi.org/10.1145/3572908)

**Synthesizing Instruction Selection Rewrite Rules from RTL using SMT**    
Ross Daly, Caleb Donovick, Jack Melchert, Raj Setaluri, Nestan Tsiskaridze, Priyanka Raina, Clark Barrett, Pat Hanrahan    
*Formal Methods in Computer-Aided Design (FMCAD)*, October 2022. [Paper](https://doi.org/10.34727/2022/isbn.978-3-85448-053-2_20)

**Canal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays**    
Jackson Melchert, Keyi Zhang, Yuchen Mei, Mark Horowitz, Christopher Torng, Priyanka Raina    
*Workshop on Democratizing Domain-Specific Accelerators (WDDSA) at MICRO*, October 2022. [Paper](https://arxiv.org/abs/2211.17207)    

**Hardware Abstractions and Hardware Mechanisms to Support Multi-Task Execution on Coarse-Grained Reconfigurable Arrays**    
Taeyoung Kong, Kalhan Koul, Priyanka Raina, Mark A Horowitz, Christopher Torng     
*Workshop on Democratizing Domain-Specific Accelerators (WDDSA) at MICRO*, October 2022. [Paper](https://priyanka-raina.github.io/assets/papers/MICRO\%20WDDSA\%202022\%20-\%20CGRA\%20DPR.pdf)    

**Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains**    
Ankita Nayak, Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann, Christopher Torng, Stephen Richardson, Rick Bahr, Pat Hanrahan, Mark Horowitz, Priyanka Raina    
*ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, August 2022. [Paper](https://doi.org/10.1145/3558394)        

**A Compute-in-Memory Chip Based on Resistive Random-Access Memory**    
Weier Wan, Rajkumar Kubendran, Clemens Schaefer, Sukru Burc Eryilmaz, Wenqiang Zhang, Dabin Wu, Stephen Deiss, Priyanka Raina, He Qian, Bin Gao, Siddharth Joshi, Huaqiang Wu, H.-S. Philip Wong, Gert Cauwenberghs     
*Nature*, August 2022. [Paper](https://doi.org/10.1038/s41586-022-04992-8)    

**Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration**    
Kathleen Feng, Alex Carsello, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, Priyanka Raina    
*IEEE Hot Chips Symposium (Hot Chips)*, August 2022. [Slides](http://doi.org/10.1109/HCS55958.2022.9895616), [Video](https://drive.google.com/file/d/1eTfIfUbUkYadmRmuRtVijnKcEoTy_G81/view?usp=sharing) 

**Enabling Reusable Physical Design Flows with Modular Flow Generators**  
Alex Carsello, James Thomas, Ankita Nayak, Po-Han Chen, Mark Horowitz, Priyanka Raina, Christopher Torng  
*ACM/IEEE Design Automation Conference (DAC)*, July 2022. [Paper](https://doi.org/10.1145/3489517.3530633)

**Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra**    
Alex Carsello, Kathleen Feng, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, Priyanka Raina    
*IEEE Symposium on VLSI Technology & Circuits (VLSI)*, June 2022. **(Best Demo Paper Award)** [Paper](http://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830509), [VLSI Demo Session](https://mobile.twitter.com/VLSI_2022/status/1536825690196217856)        

**AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers**    
Kalhan Koul, Jackson Melchert, Kavya Sreedhar, Leonard Truong, Gedeon Nyengele, Keyi Zhang, Qiaoyi Liu, Jeff Setter, Po-Han Chen, Yuchen Mei, Maxwell Strange, Ross Daly, Caleb Donovick, Alex Carsello, Taeyoung Kong, Kathleen Feng, Dillon Huff, Ankita Nayak, Rajsekhar Setaluri, James Thomas, Nikhil Bhagdikar, David Durst, Zachary Myers, Nestan Tsiskaridze, Stephen Richardson, Rick Bahr, Kayvon Fatahalian, Pat Hanrahan, Clark Barrett, Mark Horowitz, Christopher Torng, Fredrik Kjolstad, Priyanka Raina    
*ACM Transactions on Embedded Computing Systems (TECS)*, April 2022. [Paper](https://doi.org/10.1145/3534933)

**An Agile Approach to the Design of Hardware Accelerators and Adaptable Compilers**  
Ross Daly, Jackson Melchert, Kalhan Koul, Raj Setaluri, Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Fredrik Kjolstad, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Stephen Richardson, Jeff Setter, Kavya Sreedhar, Maxwell Strange, James Thomas, Christopher Torng, Leonard Truong, Nestan Tsiskaridze, Keyi Zhang, Priyanka Raina    
*GOMACTech*, March 2022. [Paper](https://priyanka-raina.github.io/assets/papers/GOMACTech\%202022\%20-\%20Agile\%20Hardware.pdf)    

**CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference**  
Kartik Prabhu, Albert Gural, Zainab F. Khan, Robert M. Radway, Massimo Giordano, Kalhan Koul, Rohan Doshi, John W. Kustin, Timothy Liu, Gregorio B. Lopes, Victor Turbiner, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Guenole Lallement, Boris Murmann, Subhasish Mitra, Priyanka Raina   
*IEEE Journal of Solid-State Circuits (JSSC)*, January 2022. [Paper](https://doi.org/10.1109/JSSC.2022.3140753)    

**Efficient Routing for Coarse-Grained Reconfigurable Arrays using Multi-Pole NEM Relays**  
Akash Levy, Michael Oduoza, Akhilesh Balasingam, Roger T. Howe, Priyanka Raina     
*IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC)*, January 2022. [Paper](http://doi.org/10.1109/ASP-DAC52403.2022.9712515)        

**SAPIENS: A 64-Kbit RRAM-Based Non-Volatile Associative Memory for One-Shot Learning and Inference at the Edge**   
Haitong Li, Wei-Chen Chen, Akash Levy, Ching-Hua Wang, Hongjie Wang, Po-Han Chen, Weier Wan, Win-San Khwa, Harry Chuang, Y.-D. Chih, Meng-Fan Chang, H.-S. Philip Wong, Priyanka Raina  
*IEEE Transactions on Electron Devices (T-ED)*, September 2021. [Paper](https://doi.org/10.1109/TED.2021.3110464)  

**RADAR: A Fast and Energy-Efficient Programming Technique for Multiple Bits-per-Cell RRAM Arrays**  
Binh Q. Le, Akash Levy, Tony F. Wu, Robert M. Radway, E. Ray Hsieh, Xin Zheng, Mark Nelson, Priyanka Raina, H.-S. Philip Wong, Simon Wong, Subhasish Mitra   
*IEEE Transactions on Electron Devices (T-ED)*, September 2021. [Paper](https://doi.org/10.1109/TED.2021.3097975)  

**CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference**  
Massimo Giordano, Kartik Prabhu, Kalhan Koul, Robert M. Radway, Albert Gural, Rohan Doshi, Zainab F. Khan, John W. Kustin, Timothy Liu, Gregorio B. Lopes, Victor Turbiner, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Guenole Lallement, Boris Murmann, Subhasish Mitra, Priyanka Raina  
*IEEE Symposium on VLSI Circuits (VLSI)*, June 2021. [Paper](http://doi.org/10.23919/VLSICircuits52068.2021.9492347) **(Best Student Paper Award)**  

**One-Shot Learning with Memory-Augmented Neural Networks Using a 64-kbit, 118 GOPS/W RRAM-Based Non-Volatile Associative Memory**  
Haitong Li, Wei-Chen Chen, Akash Levy, Ching-Hua Wang, Hongjie Wang, Po-Han Chen, Weier Wan, H.-S. Philip Wong, Priyanka Raina  
*IEEE Symposium on VLSI Technology (VLSI)*, June 2021. [Paper](https://ieeexplore.ieee.org/abstract/document/9508761)   

**Simba: Scaling Deep-Learning Inference with Chiplet-Based Architecture**   
Yakun Sophia Shao, Jason Cemons, Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel Emer, C. Thomas Gray, Brucek Khailany, Stephen W. Keckler   
*Communications of the ACM*, June 2021. [Paper](https://doi.org/10.1145/3460227)   

**Automated Codesign of Domain-Specific Hardware Accelerators and Compilers**  
Priyanka Raina, Fredrik Kjolstad, Mark Horowitz, Pat Hanrahan, Clark Barrett, Kayvon Fatahalian  
*ASCR Workshop on Reimagining Codesign*, March 2021. [Paper](https://priyanka-raina.github.io/assets/papers/ASCR\%20Workshop\%202021\%20-\%20Hardware-Compiler\%20Codesign.pdf) 

**Monte Carlo Simulation of a Three-Terminal RRAM with Applications to Neuromorphic Computing**  
Akhilesh Balasingam, Akash Levy, Haitong Li, Priyanka Raina  
*International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, September 2020. [Paper](http://doi.org/10.23919/SISPAD49475.2020.9241659)

**Creating an Agile Hardware Design Flow**  
Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Ross G. Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Fredrik Kjolstad, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Jackson Melchert, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen Richardson, Raj Setaluri, Jeff Setter, Kavya Sreedhar, Maxwell Strange, James Thomas, Christopher Torng, Leonard Truong, Nestan Tsiskaridze, Keyi Zhang  
*ACM/IEEE Design Automation Conference (DAC)*, July 2020. [Paper](http://doi.org/10.1109/DAC18072.2020.9218553)

**A-QED Verification of Hardware Accelerators**  
Eshan Singh, Florian Lonsing, Saranyu Chattopadhyay, Maxwell Strange, Peng Wei, Xiaofan Zhang, Yuan Zhou, Deming Chen, Jason Cong, Priyanka Raina, Zhiru Zhang, Clark Barrett, Subhasish Mitra  
*ACM/IEEE Design Automation Conference (DAC)*, July 2020. [Paper](http://doi.org/10.1109/DAC18072.2020.9218715)

**A Voltage-Mode Sensing Scheme with Differential-Row Weight Mapping For Energy-Efficient RRAM-Based In-Memory Computing**  
Weier Wan, Rajkumar Kubendran, Bin Gao, Siddharth Joshi, Priyanka Raina, Huaqiang Wu, Gert Cauwenberghs, H. S. Philip Wong  
*IEEE Symposium on VLSI Technology (VLSI)*, June 2020. [Paper](http://doi.org/10.1109/VLSITechnology18217.2020.9265066)

**Automating Vitiligo Skin Lesion Segmentation Using Convolutional Neural Networks**  
Makena Low, Victor Huang, Priyanka Raina  
*IEEE International Symposium on Biomedical Imaging (ISBI)*, April 2020. [Paper](https://doi.org/10.1109/ISBI45749.2020.9098682)

**Interstellar: Using Halide’s Scheduling Language to Analyze DNN Accelerators**  
Xuan Yang, Mingyu Gao, Qiaoyi Liu, Jeff Setter, Jing Pu, Ankita Nayak, Steven Bell, Kaidi Cao, Heonjae Ha, Priyanka Raina, Christos Kozyrakis, Mark Horowitz  
*International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, March 2020. [Paper](https://doi.org/10.1145/3373376.3378514), [Video](https://youtu.be/vy3s6VZr8TQ), [Abstract](https://asplos.hosting2.acm.org/wp/wp-content/uploads/2020/abstracts/paper_4_0.html)

**A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs**  
Ankita Nayak, Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann, Stephen Richardson, Rick Bahr, Pat Hanrahan, Mark Horowitz, Priyanka Raina  
*Conference & Exhibition on Design, Automation & Test in Europe (DATE)*, March 2020. **([Best Paper Award Nominee](https://www.date-conference.com))** [Paper](https://doi.org/10.23919/DATE48585.2020.9116477)

**A 74TMACS/W CMOS-ReRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-Situ Transposable Weights for Probabilistic Graphical Models**  
Weier Wan, Rajkumar Kubendran, S. Burc Eryilmaz, Wenqiang Zhang, Yan Liao, Dabin Wu, Stephen Deiss, Bin Gao, Priyanka Raina, Siddharth Joshi, Huaqiang Wu, Gert Cauwenberghs, H.-S. Philip Wong  
*IEEE International Solid-State Circuits Conference (ISSCC)*, February 2020. [Paper](https://doi.org/10.1109/ISSCC19947.2020.9062979)

**A 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Inference Accelerator with Ground-Referenced Signaling in 16nm**  
Brian Zimmer, Rangharajan Venkatesan, Yakun Sophia Shao, Jason Clemons, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel S. Emer, C. Thomas Gray, Stephen W. Keckler, Brucek Khailany  
*IEEE Journal of Solid-State Circuits (JSSC)*, January 2020. **([JSSC Best Paper Award](https://sscs.ieee.org/membership/awards/jssc-best-paper-award))** [Paper](https://doi.org/10.1109/JSSC.2019.2960488)

**MAGNet: A Modular Accelerator Generator for Neural Networks**  
Rangharajan Venkatesan, Yakun Sophia Shao, Miaorong Wang, Jason Clemons, Steve Dai, Matthew R. Fojtik, Ben Keller, Alicia Klinefelter, Nathaniel Ross Pinckney, Priyanka Raina, Yanqing Zhang, Brian Zimmer, William J. Dally, Joel S. Emer, Stephen W. Keckler, Brucek Khailany  
*IEEE/ACM International Conference On Computer Aided Design (ICCAD)*, November 2019. [Paper](https://doi.org/10.1109/ICCAD45719.2019.8942127)

**Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture**  
Yakun Sophia Shao, Jason Clemons, Rangharajan Venkatesan, Brian Zimmer, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel Emer, C. Thomas Gray, Brucek Khailany, Stephen W. Keckler  
*IEEE/ACM International Symposium on Microarchitecture (MICRO)*, October 2019. **([Best Paper Award](https://www.microarch.org/micro52/program/bestpaper.html), Top Picks in Computer Architecture Honorable Mentions)** [Paper](https://doi.org/10.1145/3352460.3358302)

**Neuro-Inspired Computing with Emerging Memories: Where Device Physics Meets Learning Algorithms**  
Haitong Li, Priyanka Raina, H.-S. Philip Wong  
*Proceedings of SPIE*, September 2019. (Invited) [Paper](https://doi.org/10.1117/12.2529916)

**Creating An Agile Hardware Flow**  
Rick Bahr, Clark Barrett, Nikhil Bhagdikar, Alex Carsello, Nate Chizgi, Ross G. Daly, Caleb Donovick, David Durst, Kayvon Fatahalian, Kathleen Feng, Pat Hanrahan, Teguh Hofstee, Mark Horowitz, Dillon Huff, Taeyoung Kong, Zheng Liang, Qiaoyi Liu, Makai Mann, Zachary Alexander Myers, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Priyanka Raina, Stephen Richardson, Raj Setaluri, Jeff Setter, Daniel Stanley, Maxwell Strange, Charles Tsao, James Thomas, Leonard Truong, Xuan Yang, Keyi Zhang  
*IEEE Hot Chips Symposium (Hot Chips)*, August 2019. [Slides](https://doi.org/10.1109/HOTCHIPS.2019.8875630)

**A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator Designed with a High-Productivity VLSI Methodology**  
Rangharajan Venkatesan, Yakun Sophia Shao, Brian Zimmer, Jason Clemons, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel S. Emer, C. Thomas Gray, Stephen W. Keckler, Brucek Khailany  
*IEEE Hot Chips Symposium (Hot Chips)*, August 2019. [Slides](https://doi.org/10.1109/HOTCHIPS.2019.8875657)

**A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm**  
Brian Zimmer, Rangharajan Venkatesan, Yakun Sophia Shao, Jason Clemons, Matthew Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, Nathaniel Pinckney, Priyanka Raina, Stephen G. Tell, Yanqing Zhang, William J. Dally, Joel S. Emer, C. Thomas Gray, Stephen W. Keckler, Brucek Khailany  
*IEEE Symposium on VLSI Circuits (VLSI)*, June 2019. [Paper](https://doi.org/10.23919/VLSIC.2019.8778056)

**Timeloop: A Systematic Approach to DNN Accelerator Evaluation**  
Angshuman Parashar, Priyanka Raina, Yakun Sophia Shao, Yu-Hsin Chen, Victor A. Ying, Anurag Mukkara, Rangharajan Venkatesan, Brucek Khailany, Stephen W. Keckler, Joel Emer  
*IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, March 2019. [Paper](https://doi.org/10.1109/ISPASS.2019.00042)

**An Energy-Scalable Accelerator for Blind Image Deblurring**  
Priyanka Raina, Mehul Tikekar, Anantha P. Chandrakasan  
*IEEE Journal of Solid-State Circuits (JSSC)*, July 2017. (Invited) [Paper](https://doi.org/10.1109/JSSC.2017.2682842)

**An Energy-Scalable Accelerator for Blind Image Deblurring**  
Priyanka Raina, Mehul Tikekar, Anantha P. Chandrakasan  
*IEEE European Solid-State Circuits Conference (ESSCIRC)*, September 2016. (**Best Young Scientist Paper Award**) [Paper](https://doi.org/10.1109/ESSCIRC.2016.7598255) 

**A 0.6V 8mW 3D Vision Processor for a Navigation Device for the Visually Impaired**  
Dongsuk Jeon, Nathan Ickes, Priyanka Raina, Hsueh-Cheng Wang, Daniela Rus, Anantha Chandrakasan  
*IEEE International Solid-State Circuits Conference (ISSCC)*, February 2016. [Paper](https://doi.org/10.1109/ISSCC.2016.7418084)

**Reconfigurable Processor for Energy-Efficient Computational Photography**  
Rahul Rithe, Priyanka Raina, Nathan Ickes, Srikanth V. Tenneti, Anantha P. Chandrakasan  
*IEEE Journal of Solid-State Circuits (JSSC)*, November 2013. [Paper](https://doi.org/10.1109/JSSC.2013.2282614)

**Reconfigurable Processor for Energy-Scalable Computational Photography**  
Rahul Rithe, Priyanka Raina, Nathan Ickes, Srikanth V. Tenneti, Anantha P. Chandrakasan  
*IEEE International Solid-State Circuits Conference (ISSCC)*, February 2013. [Paper](https://doi.org/10.1109/ISSCC.2013.6487683), [Demo](http://player.vimeo.com/video/70417371)

## Preprints    

## Tutorials
**AHA: An Open-Source Framework for Co-design of Programmable Accelerators and Compilers**    
Kalhan Koul, Leonard Truong, Caleb Donovick, Maxwell Strange, Jackson Melchert, Jeff Setter, Olivia Hsu, Keyi Zhang, Taeyoung Kong, Qiaoyi Liu, Ross Daly, Alex Carsello, Po-Han Chen, Yuchen Mei, Zhouhua Xie, Kathleen Feng, Gedeon Nyengele, Dillon Huff, Kavya Sreedhar, Huifeng Ke, Ankita Nayak, Rajsekhar Setaluri, Stephen Richardson, Christopher Torng, Pat Hanrahan, Clark Barrett, Mark Horowitz, Fredrik Kjolstad,  Priyanka Raina    
Tutorial at *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, November 2024.

## Posters 
**Opal: A 16nm Coarse-Grained Reconfigurable Array SoC for Sparse Machine Learning Applications**     
Po-Han Chen, Bo Wun Cheng, Michael Oduoza, Zhouhua Xie, Kalhan Koul, Sai Gautham Ravipati, Yuchen Mei, Rupert Lu, Alex Carsello, Mark Horowitz, Priyanka Raina    
*International Solid-State Circuits Conference (ISSCC) Student Research Preview (SRP)*, February 2025.     

**Onyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and Sparse Applications**     
Kalhan Koul, Maxwell Strange, Jackson Melchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po-Han Chen, Huifeng Ke, Keyi Zhang, Qiaoyi Liu, Gedeon Nyengele, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel S Emer, Fredrik Kjolstad, Mark Horowitz, Priyanka Raina      
*TECHCON*, September 2024. 

**An Open-Source 130-nm Fusion-Enabled Deconvolution Kernel Generator IC For Real-Time mmWave Radar Platform Motion Compensation**    
Nikhil Poole, Priyanka Raina, Amin Arbabian    
*IEEE Hot Chips Symposium (Hot Chips)*, August 2023.

**APEX: A Framework for Automated Processing Element Design Space Exploration using Frequent Subgraph Analysis**     
Jackson Melchert, Kathleen Feng, Caleb Donovick, Ross Daly, Ritvik Sharma, Clark Barrett, Mark Horowitz, Pat Hanrahan, Priyanka Raina   
*TECHCON*, September 2023.    

**Cascade: An Application Pipelining Toolkit for Coarse-Grained Reconfigurable Arrays**    
Jackson Melchert, Yuchen Mei, Qiaoyi Liu, Kalhan Koul, Mark Horowitz, Priyanka Raina    
*ACM/IEEE Design Automation Conference (DAC)*, July 2023.    

**Amber: a 441.2 GOPS/W 16nm Coarse Grained Reconfigurable Array-Based SoC Accelerator for Image Processing and Computer Vision**    
Kathleen Feng, Alex Carsello, Taeyoung Kong, Kalhan Koul, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, Qiaoyi Liu, James Thomas, Po-Han Chen, Jackson Melchert, Zachary Myers, Stephen Richardson, Rick Bahr, Christopher Torng, Mark Horowitz, Priyanka Raina    
*International Solid-State Circuits Conference (ISSCC) Student Research Preview (SRP)*, February 2022. (**2022 ISSCC Student Research Preview Poster Award**)    

**CHIMERA: A 2MB, 0.92 TOPS, Non-Volatile Edge AI Accelerator for Training and Inference**    
Massimo Giordano, Kartik Prabhu, Kalhan Koul, Rohan Doshi, Albert Gural, Zainab F. Khan, John W. Kustin, Timothy Liu, Gregorio B. Lopes, Robert M. Radway, Victor Turbiner, Guénolé Lallement, Boris  Murmann, Subhasish Mitra, Priyanka Raina    
*International Solid-State Circuits Conference (ISSCC) Student Research Preview (SRP)*, February 2021.    

**A Unified Push Memory for Accelerator Generation**  
Q. Liu, J. Setter, K. Feng, X. Yang, T. Hofstee, M. Horowitz, P. Raina  
*MICRO SRC Poster Presentation*, October 2019.

**An Energy-Scalable Co-processor for Blind Image Deblurring**  
P. Raina, M. Tikekar, A. P. Chandrakasan  
*International Solid-State Circuits Conference (ISSCC) Student Research Preview (SRP)*, February 2016. (**2016 ISSCC Student Research Preview Award**)

**Reconfigurable Processor for Energy-Scalable Computational Photography**  
R. Rithe, P. Raina, N. Ickes, S. V. Tenneti, A. P. Chandrakasan  
*International Solid-State Circuits Conference (ISSCC) Demo Session*, February 2013. [Video](http://player.vimeo.com/video/70417371)

## Patents

**Automated Surface Area Assessment for Dermatologic Lesions**  
A. Chandrakasan, V. Huang, J. Huang, P. Raina  
February 2020. [Patent](http://www.freepatentsonline.com/y2019/0053750.html)
