Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;


Entity cont4_tb is
end entity;
architecture nome_qualquer of cont4_tb is
component cont4 is
	PORT(RST: in std_logic;
	     CLK: in std_logic;
		  Q: out unsigned(3 downto 0);
		  EN: in std_logic;
		  CLR: in std_logic;
		  LD:  in std_logic;
		  LOAD: in unsigned (3 downto 0));
end component;  
begin
     DUT: cont4
	port map
	     (CLK => clk,
                    Q   => Q,
                    EN => EN,
                    CLR=> clr
                    LD  => ld
                    LOAD:load);


process
	begin
		clk <= ‘0’;
		wait for 15 ns;
		clk <= ‘1’;
		wait for 15 ns;
	end process;	
end architecture;
