# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../XADC_to_reg.srcs/sources_1/new/CORE.vhd" \

vhdl xil_defaultlib  \
"../../../../XADC_to_reg.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
