// Seed: 580508061
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8
);
  assign id_0 = id_5;
  genvar id_10;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand void id_1,
    output supply0 id_2,
    input wor id_3,
    output wire id_4
);
  wand id_6, id_7;
  integer id_8 = 1, id_9;
  wire id_10;
  logic [7:0] id_11;
  for (id_12 = id_3; id_11[1'b0]; id_7 = 1'b0) assign id_8 = id_12;
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_3,
      id_8,
      id_12,
      id_9,
      id_12,
      id_3
  );
endmodule
