{
  "name": "Mips-Piplined-Processor-",
  "full_name": "SuzyAdel/Mips-Piplined-Processor-",
  "description": "The MIPS pipelined processor project represents a significant advancement in computer architecture, implementing a streamlined approach based on Reduced Instruction Set Computing (RISC) principles. Built using VHDL, this processor features a pipelined design that facilitates concurrent execution of instructions, enhancing overall performance ",
  "html_url": "https://github.com/SuzyAdel/Mips-Piplined-Processor-",
  "language": "VHDL",
  "stars_count": 0,
  "forks_count": 0,
  "watchers_count": 0,
  "open_issues_count": 0,
  "created_at": "2024-05-28T14:48:11+00:00",
  "updated_at": "2024-06-26T12:47:32+00:00",
  "topics": [],
  "is_private": false,
  "homepage": ""
}