.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DB */
.set DB__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set DB__0__MASK, 0x04
.set DB__0__PC, CYREG_PRT1_PC2
.set DB__0__PORT, 1
.set DB__0__SHIFT, 2
.set DB__1__INTTYPE, CYREG_PICU1_INTTYPE3
.set DB__1__MASK, 0x08
.set DB__1__PC, CYREG_PRT1_PC3
.set DB__1__PORT, 1
.set DB__1__SHIFT, 3
.set DB__2__INTTYPE, CYREG_PICU1_INTTYPE4
.set DB__2__MASK, 0x10
.set DB__2__PC, CYREG_PRT1_PC4
.set DB__2__PORT, 1
.set DB__2__SHIFT, 4
.set DB__3__INTTYPE, CYREG_PICU1_INTTYPE5
.set DB__3__MASK, 0x20
.set DB__3__PC, CYREG_PRT1_PC5
.set DB__3__PORT, 1
.set DB__3__SHIFT, 5
.set DB__4__INTTYPE, CYREG_PICU1_INTTYPE6
.set DB__4__MASK, 0x40
.set DB__4__PC, CYREG_PRT1_PC6
.set DB__4__PORT, 1
.set DB__4__SHIFT, 6
.set DB__5__INTTYPE, CYREG_PICU1_INTTYPE7
.set DB__5__MASK, 0x80
.set DB__5__PC, CYREG_PRT1_PC7
.set DB__5__PORT, 1
.set DB__5__SHIFT, 7
.set DB__AG, CYREG_PRT1_AG
.set DB__AMUX, CYREG_PRT1_AMUX
.set DB__BIE, CYREG_PRT1_BIE
.set DB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set DB__BYP, CYREG_PRT1_BYP
.set DB__CTL, CYREG_PRT1_CTL
.set DB__DM0, CYREG_PRT1_DM0
.set DB__DM1, CYREG_PRT1_DM1
.set DB__DM2, CYREG_PRT1_DM2
.set DB__DR, CYREG_PRT1_DR
.set DB__INP_DIS, CYREG_PRT1_INP_DIS
.set DB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set DB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set DB__LCD_EN, CYREG_PRT1_LCD_EN
.set DB__PORT, 1
.set DB__PRT, CYREG_PRT1_PRT
.set DB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set DB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set DB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set DB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set DB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set DB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set DB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set DB__PS, CYREG_PRT1_PS
.set DB__SLW, CYREG_PRT1_SLW

/* P0 */
.set P0__0__AG, CYREG_PRT0_AG
.set P0__0__AMUX, CYREG_PRT0_AMUX
.set P0__0__BIE, CYREG_PRT0_BIE
.set P0__0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__0__BYP, CYREG_PRT0_BYP
.set P0__0__CTL, CYREG_PRT0_CTL
.set P0__0__DM0, CYREG_PRT0_DM0
.set P0__0__DM1, CYREG_PRT0_DM1
.set P0__0__DM2, CYREG_PRT0_DM2
.set P0__0__DR, CYREG_PRT0_DR
.set P0__0__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P0__0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__0__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__0__MASK, 0x01
.set P0__0__PC, CYREG_PRT0_PC0
.set P0__0__PORT, 0
.set P0__0__PRT, CYREG_PRT0_PRT
.set P0__0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__0__PS, CYREG_PRT0_PS
.set P0__0__SHIFT, 0
.set P0__0__SLW, CYREG_PRT0_SLW
.set P0__1__AG, CYREG_PRT0_AG
.set P0__1__AMUX, CYREG_PRT0_AMUX
.set P0__1__BIE, CYREG_PRT0_BIE
.set P0__1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__1__BYP, CYREG_PRT0_BYP
.set P0__1__CTL, CYREG_PRT0_CTL
.set P0__1__DM0, CYREG_PRT0_DM0
.set P0__1__DM1, CYREG_PRT0_DM1
.set P0__1__DM2, CYREG_PRT0_DM2
.set P0__1__DR, CYREG_PRT0_DR
.set P0__1__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set P0__1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__1__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__1__MASK, 0x02
.set P0__1__PC, CYREG_PRT0_PC1
.set P0__1__PORT, 0
.set P0__1__PRT, CYREG_PRT0_PRT
.set P0__1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__1__PS, CYREG_PRT0_PS
.set P0__1__SHIFT, 1
.set P0__1__SLW, CYREG_PRT0_SLW
.set P0__2__AG, CYREG_PRT15_AG
.set P0__2__AMUX, CYREG_PRT15_AMUX
.set P0__2__BIE, CYREG_PRT15_BIE
.set P0__2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P0__2__BYP, CYREG_PRT15_BYP
.set P0__2__CTL, CYREG_PRT15_CTL
.set P0__2__DM0, CYREG_PRT15_DM0
.set P0__2__DM1, CYREG_PRT15_DM1
.set P0__2__DM2, CYREG_PRT15_DM2
.set P0__2__DR, CYREG_PRT15_DR
.set P0__2__INP_DIS, CYREG_PRT15_INP_DIS
.set P0__2__INTTYPE, CYREG_PICU15_INTTYPE5
.set P0__2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P0__2__LCD_EN, CYREG_PRT15_LCD_EN
.set P0__2__MASK, 0x20
.set P0__2__PC, CYREG_IO_PC_PRT15_PC5
.set P0__2__PORT, 15
.set P0__2__PRT, CYREG_PRT15_PRT
.set P0__2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P0__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P0__2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P0__2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P0__2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P0__2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P0__2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P0__2__PS, CYREG_PRT15_PS
.set P0__2__SHIFT, 5
.set P0__2__SLW, CYREG_PRT15_SLW
.set P0__3__AG, CYREG_PRT0_AG
.set P0__3__AMUX, CYREG_PRT0_AMUX
.set P0__3__BIE, CYREG_PRT0_BIE
.set P0__3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__3__BYP, CYREG_PRT0_BYP
.set P0__3__CTL, CYREG_PRT0_CTL
.set P0__3__DM0, CYREG_PRT0_DM0
.set P0__3__DM1, CYREG_PRT0_DM1
.set P0__3__DM2, CYREG_PRT0_DM2
.set P0__3__DR, CYREG_PRT0_DR
.set P0__3__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set P0__3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__3__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__3__MASK, 0x08
.set P0__3__PC, CYREG_PRT0_PC3
.set P0__3__PORT, 0
.set P0__3__PRT, CYREG_PRT0_PRT
.set P0__3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__3__PS, CYREG_PRT0_PS
.set P0__3__SHIFT, 3
.set P0__3__SLW, CYREG_PRT0_SLW
.set P0__4__AG, CYREG_PRT0_AG
.set P0__4__AMUX, CYREG_PRT0_AMUX
.set P0__4__BIE, CYREG_PRT0_BIE
.set P0__4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__4__BYP, CYREG_PRT0_BYP
.set P0__4__CTL, CYREG_PRT0_CTL
.set P0__4__DM0, CYREG_PRT0_DM0
.set P0__4__DM1, CYREG_PRT0_DM1
.set P0__4__DM2, CYREG_PRT0_DM2
.set P0__4__DR, CYREG_PRT0_DR
.set P0__4__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set P0__4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__4__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__4__MASK, 0x10
.set P0__4__PC, CYREG_PRT0_PC4
.set P0__4__PORT, 0
.set P0__4__PRT, CYREG_PRT0_PRT
.set P0__4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__4__PS, CYREG_PRT0_PS
.set P0__4__SHIFT, 4
.set P0__4__SLW, CYREG_PRT0_SLW
.set P0__5__AG, CYREG_PRT0_AG
.set P0__5__AMUX, CYREG_PRT0_AMUX
.set P0__5__BIE, CYREG_PRT0_BIE
.set P0__5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__5__BYP, CYREG_PRT0_BYP
.set P0__5__CTL, CYREG_PRT0_CTL
.set P0__5__DM0, CYREG_PRT0_DM0
.set P0__5__DM1, CYREG_PRT0_DM1
.set P0__5__DM2, CYREG_PRT0_DM2
.set P0__5__DR, CYREG_PRT0_DR
.set P0__5__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set P0__5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__5__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__5__MASK, 0x20
.set P0__5__PC, CYREG_PRT0_PC5
.set P0__5__PORT, 0
.set P0__5__PRT, CYREG_PRT0_PRT
.set P0__5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__5__PS, CYREG_PRT0_PS
.set P0__5__SHIFT, 5
.set P0__5__SLW, CYREG_PRT0_SLW
.set P0__6__AG, CYREG_PRT0_AG
.set P0__6__AMUX, CYREG_PRT0_AMUX
.set P0__6__BIE, CYREG_PRT0_BIE
.set P0__6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__6__BYP, CYREG_PRT0_BYP
.set P0__6__CTL, CYREG_PRT0_CTL
.set P0__6__DM0, CYREG_PRT0_DM0
.set P0__6__DM1, CYREG_PRT0_DM1
.set P0__6__DM2, CYREG_PRT0_DM2
.set P0__6__DR, CYREG_PRT0_DR
.set P0__6__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set P0__6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__6__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__6__MASK, 0x40
.set P0__6__PC, CYREG_PRT0_PC6
.set P0__6__PORT, 0
.set P0__6__PRT, CYREG_PRT0_PRT
.set P0__6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__6__PS, CYREG_PRT0_PS
.set P0__6__SHIFT, 6
.set P0__6__SLW, CYREG_PRT0_SLW
.set P0__7__AG, CYREG_PRT0_AG
.set P0__7__AMUX, CYREG_PRT0_AMUX
.set P0__7__BIE, CYREG_PRT0_BIE
.set P0__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0__7__BYP, CYREG_PRT0_BYP
.set P0__7__CTL, CYREG_PRT0_CTL
.set P0__7__DM0, CYREG_PRT0_DM0
.set P0__7__DM1, CYREG_PRT0_DM1
.set P0__7__DM2, CYREG_PRT0_DM2
.set P0__7__DR, CYREG_PRT0_DR
.set P0__7__INP_DIS, CYREG_PRT0_INP_DIS
.set P0__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set P0__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0__7__LCD_EN, CYREG_PRT0_LCD_EN
.set P0__7__MASK, 0x80
.set P0__7__PC, CYREG_PRT0_PC7
.set P0__7__PORT, 0
.set P0__7__PRT, CYREG_PRT0_PRT
.set P0__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0__7__PS, CYREG_PRT0_PS
.set P0__7__SHIFT, 7
.set P0__7__SLW, CYREG_PRT0_SLW

/* P2 */
.set P2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P2__0__MASK, 0x01
.set P2__0__PC, CYREG_PRT2_PC0
.set P2__0__PORT, 2
.set P2__0__SHIFT, 0
.set P2__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2__1__MASK, 0x02
.set P2__1__PC, CYREG_PRT2_PC1
.set P2__1__PORT, 2
.set P2__1__SHIFT, 1
.set P2__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set P2__2__MASK, 0x04
.set P2__2__PC, CYREG_PRT2_PC2
.set P2__2__PORT, 2
.set P2__2__SHIFT, 2
.set P2__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set P2__3__MASK, 0x08
.set P2__3__PC, CYREG_PRT2_PC3
.set P2__3__PORT, 2
.set P2__3__SHIFT, 3
.set P2__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set P2__4__MASK, 0x10
.set P2__4__PC, CYREG_PRT2_PC4
.set P2__4__PORT, 2
.set P2__4__SHIFT, 4
.set P2__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set P2__5__MASK, 0x20
.set P2__5__PC, CYREG_PRT2_PC5
.set P2__5__PORT, 2
.set P2__5__SHIFT, 5
.set P2__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set P2__6__MASK, 0x40
.set P2__6__PC, CYREG_PRT2_PC6
.set P2__6__PORT, 2
.set P2__6__SHIFT, 6
.set P2__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set P2__7__MASK, 0x80
.set P2__7__PC, CYREG_PRT2_PC7
.set P2__7__PORT, 2
.set P2__7__SHIFT, 7
.set P2__AG, CYREG_PRT2_AG
.set P2__AMUX, CYREG_PRT2_AMUX
.set P2__BIE, CYREG_PRT2_BIE
.set P2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2__BYP, CYREG_PRT2_BYP
.set P2__CTL, CYREG_PRT2_CTL
.set P2__DM0, CYREG_PRT2_DM0
.set P2__DM1, CYREG_PRT2_DM1
.set P2__DM2, CYREG_PRT2_DM2
.set P2__DR, CYREG_PRT2_DR
.set P2__INP_DIS, CYREG_PRT2_INP_DIS
.set P2__INTSTAT, CYREG_PICU2_INTSTAT
.set P2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2__LCD_EN, CYREG_PRT2_LCD_EN
.set P2__MASK, 0xFF
.set P2__PORT, 2
.set P2__PRT, CYREG_PRT2_PRT
.set P2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2__PS, CYREG_PRT2_PS
.set P2__SHIFT, 0
.set P2__SLW, CYREG_PRT2_SLW
.set P2__SNAP, CYREG_PICU2_SNAP
.set P2__UserButton__INTTYPE, CYREG_PICU2_INTTYPE2
.set P2__UserButton__MASK, 0x04
.set P2__UserButton__PC, CYREG_PRT2_PC2
.set P2__UserButton__PORT, 2
.set P2__UserButton__SHIFT, 2
.set P2__UserLed__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2__UserLed__MASK, 0x02
.set P2__UserLed__PC, CYREG_PRT2_PC1
.set P2__UserLed__PORT, 2
.set P2__UserLed__SHIFT, 1

/* P3 */
.set P3__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set P3__0__MASK, 0x01
.set P3__0__PC, CYREG_PRT3_PC0
.set P3__0__PORT, 3
.set P3__0__SHIFT, 0
.set P3__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set P3__1__MASK, 0x02
.set P3__1__PC, CYREG_PRT3_PC1
.set P3__1__PORT, 3
.set P3__1__SHIFT, 1
.set P3__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set P3__2__MASK, 0x04
.set P3__2__PC, CYREG_PRT3_PC2
.set P3__2__PORT, 3
.set P3__2__SHIFT, 2
.set P3__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set P3__3__MASK, 0x08
.set P3__3__PC, CYREG_PRT3_PC3
.set P3__3__PORT, 3
.set P3__3__SHIFT, 3
.set P3__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set P3__4__MASK, 0x10
.set P3__4__PC, CYREG_PRT3_PC4
.set P3__4__PORT, 3
.set P3__4__SHIFT, 4
.set P3__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set P3__5__MASK, 0x20
.set P3__5__PC, CYREG_PRT3_PC5
.set P3__5__PORT, 3
.set P3__5__SHIFT, 5
.set P3__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set P3__6__MASK, 0x40
.set P3__6__PC, CYREG_PRT3_PC6
.set P3__6__PORT, 3
.set P3__6__SHIFT, 6
.set P3__7__INTTYPE, CYREG_PICU3_INTTYPE7
.set P3__7__MASK, 0x80
.set P3__7__PC, CYREG_PRT3_PC7
.set P3__7__PORT, 3
.set P3__7__SHIFT, 7
.set P3__AG, CYREG_PRT3_AG
.set P3__AMUX, CYREG_PRT3_AMUX
.set P3__BIE, CYREG_PRT3_BIE
.set P3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3__BYP, CYREG_PRT3_BYP
.set P3__CTL, CYREG_PRT3_CTL
.set P3__DM0, CYREG_PRT3_DM0
.set P3__DM1, CYREG_PRT3_DM1
.set P3__DM2, CYREG_PRT3_DM2
.set P3__DR, CYREG_PRT3_DR
.set P3__INP_DIS, CYREG_PRT3_INP_DIS
.set P3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3__LCD_EN, CYREG_PRT3_LCD_EN
.set P3__MASK, 0xFF
.set P3__PORT, 3
.set P3__PRT, CYREG_PRT3_PRT
.set P3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3__PS, CYREG_PRT3_PS
.set P3__SHIFT, 0
.set P3__SLW, CYREG_PRT3_SLW

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_Bypass */
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_Bypass__0__MASK, 0x04
.set ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 2
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x04
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 2
.set ADC_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x04
.set ADC_IRQ__INTC_NUMBER, 2
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* CAN_CanIP */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_isr */
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CAN_RX */
.set CAN_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set CAN_RX__0__MASK, 0x40
.set CAN_RX__0__PC, CYREG_PRT12_PC6
.set CAN_RX__0__PORT, 12
.set CAN_RX__0__SHIFT, 6
.set CAN_RX__AG, CYREG_PRT12_AG
.set CAN_RX__BIE, CYREG_PRT12_BIE
.set CAN_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_RX__BYP, CYREG_PRT12_BYP
.set CAN_RX__DM0, CYREG_PRT12_DM0
.set CAN_RX__DM1, CYREG_PRT12_DM1
.set CAN_RX__DM2, CYREG_PRT12_DM2
.set CAN_RX__DR, CYREG_PRT12_DR
.set CAN_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_RX__MASK, 0x40
.set CAN_RX__PORT, 12
.set CAN_RX__PRT, CYREG_PRT12_PRT
.set CAN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_RX__PS, CYREG_PRT12_PS
.set CAN_RX__SHIFT, 6
.set CAN_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_RX__SLW, CYREG_PRT12_SLW

/* CAN_TX */
.set CAN_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set CAN_TX__0__MASK, 0x80
.set CAN_TX__0__PC, CYREG_PRT12_PC7
.set CAN_TX__0__PORT, 12
.set CAN_TX__0__SHIFT, 7
.set CAN_TX__AG, CYREG_PRT12_AG
.set CAN_TX__BIE, CYREG_PRT12_BIE
.set CAN_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_TX__BYP, CYREG_PRT12_BYP
.set CAN_TX__DM0, CYREG_PRT12_DM0
.set CAN_TX__DM1, CYREG_PRT12_DM1
.set CAN_TX__DM2, CYREG_PRT12_DM2
.set CAN_TX__DR, CYREG_PRT12_DR
.set CAN_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_TX__MASK, 0x80
.set CAN_TX__PORT, 12
.set CAN_TX__PRT, CYREG_PRT12_PRT
.set CAN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_TX__PS, CYREG_PRT12_PS
.set CAN_TX__SHIFT, 7
.set CAN_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_TX__SLW, CYREG_PRT12_SLW

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* P12 */
.set P12__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P12__0__MASK, 0x01
.set P12__0__PC, CYREG_PRT12_PC0
.set P12__0__PORT, 12
.set P12__0__SHIFT, 0
.set P12__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set P12__1__MASK, 0x02
.set P12__1__PC, CYREG_PRT12_PC1
.set P12__1__PORT, 12
.set P12__1__SHIFT, 1
.set P12__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set P12__2__MASK, 0x04
.set P12__2__PC, CYREG_PRT12_PC2
.set P12__2__PORT, 12
.set P12__2__SHIFT, 2
.set P12__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set P12__3__MASK, 0x08
.set P12__3__PC, CYREG_PRT12_PC3
.set P12__3__PORT, 12
.set P12__3__SHIFT, 3
.set P12__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set P12__4__MASK, 0x10
.set P12__4__PC, CYREG_PRT12_PC4
.set P12__4__PORT, 12
.set P12__4__SHIFT, 4
.set P12__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set P12__5__MASK, 0x20
.set P12__5__PC, CYREG_PRT12_PC5
.set P12__5__PORT, 12
.set P12__5__SHIFT, 5
.set P12__AG, CYREG_PRT12_AG
.set P12__BIE, CYREG_PRT12_BIE
.set P12__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P12__BYP, CYREG_PRT12_BYP
.set P12__DM0, CYREG_PRT12_DM0
.set P12__DM1, CYREG_PRT12_DM1
.set P12__DM2, CYREG_PRT12_DM2
.set P12__DR, CYREG_PRT12_DR
.set P12__INP_DIS, CYREG_PRT12_INP_DIS
.set P12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P12__PORT, 12
.set P12__PRT, CYREG_PRT12_PRT
.set P12__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P12__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P12__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P12__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P12__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P12__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P12__PS, CYREG_PRT12_PS
.set P12__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P12__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P12__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P12__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P12__SLW, CYREG_PRT12_SLW

/* HW_INT */
.set HW_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HW_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HW_INT__INTC_MASK, 0x40
.set HW_INT__INTC_NUMBER, 6
.set HW_INT__INTC_PRIOR_NUM, 2
.set HW_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set HW_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HW_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CLK_PC1 */
.set CLK_PC1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set CLK_PC1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set CLK_PC1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set CLK_PC1__CFG2_SRC_SEL_MASK, 0x07
.set CLK_PC1__INDEX, 0x03
.set CLK_PC1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK_PC1__PM_ACT_MSK, 0x08
.set CLK_PC1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK_PC1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x04
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x10
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x10

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x05
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x20
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x20

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x01
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x02
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x02

/* Clock_9 */
.set Clock_9__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_9__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_9__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_9__CFG2_SRC_SEL_MASK, 0x07
.set Clock_9__INDEX, 0x02
.set Clock_9__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_9__PM_ACT_MSK, 0x04
.set Clock_9__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_9__PM_STBY_MSK, 0x04

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Counter_1ms_CounterHW */
.set Counter_1ms_CounterHW__CAP0, CYREG_TMR1_CAP0
.set Counter_1ms_CounterHW__CAP1, CYREG_TMR1_CAP1
.set Counter_1ms_CounterHW__CFG0, CYREG_TMR1_CFG0
.set Counter_1ms_CounterHW__CFG1, CYREG_TMR1_CFG1
.set Counter_1ms_CounterHW__CFG2, CYREG_TMR1_CFG2
.set Counter_1ms_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Counter_1ms_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Counter_1ms_CounterHW__PER0, CYREG_TMR1_PER0
.set Counter_1ms_CounterHW__PER1, CYREG_TMR1_PER1
.set Counter_1ms_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_1ms_CounterHW__PM_ACT_MSK, 0x02
.set Counter_1ms_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_1ms_CounterHW__PM_STBY_MSK, 0x02
.set Counter_1ms_CounterHW__RT0, CYREG_TMR1_RT0
.set Counter_1ms_CounterHW__RT1, CYREG_TMR1_RT1
.set Counter_1ms_CounterHW__SR0, CYREG_TMR1_SR0

/* Counter_1ms_isr */
.set Counter_1ms_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Counter_1ms_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Counter_1ms_isr__INTC_MASK, 0x02
.set Counter_1ms_isr__INTC_NUMBER, 1
.set Counter_1ms_isr__INTC_PRIOR_NUM, 7
.set Counter_1ms_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Counter_1ms_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Counter_1ms_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Micros_Counter_CounterUDB */
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB10_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB11_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB11_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB11_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB11_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB11_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB11_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB08_ST

/* Millis_Counter_CounterUDB */
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* IgnitionTimer_1_PWMUDB */
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* InjectionTimer_1_PWMUDB */
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* InjectionTimer_2_PWMUDB */
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* BootloaderResetTimer_TimerHW */
.set BootloaderResetTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set BootloaderResetTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set BootloaderResetTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set BootloaderResetTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set BootloaderResetTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set BootloaderResetTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set BootloaderResetTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set BootloaderResetTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set BootloaderResetTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set BootloaderResetTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BootloaderResetTimer_TimerHW__PM_ACT_MSK, 0x01
.set BootloaderResetTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BootloaderResetTimer_TimerHW__PM_STBY_MSK, 0x01
.set BootloaderResetTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set BootloaderResetTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set BootloaderResetTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* CrankTriggerDummyTimer_isr */
.set CrankTriggerDummyTimer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CrankTriggerDummyTimer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CrankTriggerDummyTimer_isr__INTC_MASK, 0x80000
.set CrankTriggerDummyTimer_isr__INTC_NUMBER, 19
.set CrankTriggerDummyTimer_isr__INTC_PRIOR_NUM, 3
.set CrankTriggerDummyTimer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set CrankTriggerDummyTimer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CrankTriggerDummyTimer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CrankTriggerDummyTimer_TimerHW */
.set CrankTriggerDummyTimer_TimerHW__CAP0, CYREG_TMR2_CAP0
.set CrankTriggerDummyTimer_TimerHW__CAP1, CYREG_TMR2_CAP1
.set CrankTriggerDummyTimer_TimerHW__CFG0, CYREG_TMR2_CFG0
.set CrankTriggerDummyTimer_TimerHW__CFG1, CYREG_TMR2_CFG1
.set CrankTriggerDummyTimer_TimerHW__CFG2, CYREG_TMR2_CFG2
.set CrankTriggerDummyTimer_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set CrankTriggerDummyTimer_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set CrankTriggerDummyTimer_TimerHW__PER0, CYREG_TMR2_PER0
.set CrankTriggerDummyTimer_TimerHW__PER1, CYREG_TMR2_PER1
.set CrankTriggerDummyTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set CrankTriggerDummyTimer_TimerHW__PM_ACT_MSK, 0x04
.set CrankTriggerDummyTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set CrankTriggerDummyTimer_TimerHW__PM_STBY_MSK, 0x04
.set CrankTriggerDummyTimer_TimerHW__RT0, CYREG_TMR2_RT0
.set CrankTriggerDummyTimer_TimerHW__RT1, CYREG_TMR2_RT1
.set CrankTriggerDummyTimer_TimerHW__SR0, CYREG_TMR2_SR0

/* IgnitionPortControlReg */
.set IgnitionPortControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set IgnitionPortControlReg_Sync_ctrl_reg__0__POS, 0
.set IgnitionPortControlReg_Sync_ctrl_reg__1__MASK, 0x02
.set IgnitionPortControlReg_Sync_ctrl_reg__1__POS, 1
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set IgnitionPortControlReg_Sync_ctrl_reg__MASK, 0x03
.set IgnitionPortControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set IgnitionPortControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set IgnitionPortControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* IgnitionTimerControlReg */
.set IgnitionTimerControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set IgnitionTimerControlReg_Sync_ctrl_reg__0__POS, 0
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__MASK, 0x01
.set IgnitionTimerControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set IgnitionTimerControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* BootloaderResetInterrupt */
.set BootloaderResetInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BootloaderResetInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BootloaderResetInterrupt__INTC_MASK, 0x01
.set BootloaderResetInterrupt__INTC_NUMBER, 0
.set BootloaderResetInterrupt__INTC_PRIOR_NUM, 7
.set BootloaderResetInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BootloaderResetInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BootloaderResetInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CrankTriggerDummyTimerReg */
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__MASK, 0x01
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__POS, 0
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK, 0x01
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set CrankTriggerDummyTimerReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* InjectionTimerControlReg_1 */
.set InjectionTimerControlReg_1_Sync_ctrl_reg__0__MASK, 0x01
.set InjectionTimerControlReg_1_Sync_ctrl_reg__0__POS, 0
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__MASK, 0x01
.set InjectionTimerControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set InjectionTimerControlReg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* InjectionTimerControlReg_2 */
.set InjectionTimerControlReg_2_Sync_ctrl_reg__0__MASK, 0x01
.set InjectionTimerControlReg_2_Sync_ctrl_reg__0__POS, 0
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__MASK, 0x01
.set InjectionTimerControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set InjectionTimerControlReg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* InjectionTimerPortControlReg_1 */
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__MASK, 0x01
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__POS, 0
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__MASK, 0x02
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__POS, 1
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK, 0x03
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set InjectionTimerPortControlReg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* InjectionTimerPortControlReg_2 */
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__MASK, 0x01
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__POS, 0
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__MASK, 0x02
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__POS, 1
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK, 0x03
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set InjectionTimerPortControlReg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x2000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008004
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x2000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
