<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Cisco</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>BackplaneReader_AXILite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>backplane_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>backplane_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dataReady_interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dataReady_interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATAREADY_INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>BackplaneReader_AXILite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>43842867</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>BackplaneReader_AXILite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>43842867</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f2906c82</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>357c515a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>backplane_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dataReady_interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>holdingData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>memoryIndex</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>indexCounter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mem</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_deactivate</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/BackplaneReader_AXILite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sample_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BackplaneReader_AXILite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_285f7408</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/BackplaneReader_AXILite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sample_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BackplaneReader_AXILite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/data/BackplaneReader_AXILite.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/data/BackplaneReader_AXILite.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/src/BackplaneReader_AXILite.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/src/BackplaneReader_AXILite.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BackplaneReader_AXILite_v1_0/src/BackplaneReader_AXILite_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/BackplaneReader_AXILite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXILite Version of Backplane Reader</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">BackplaneReader_AXILite_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>BackplaneReader_AXILite_v1.0</xilinx:displayName>
      <xilinx:vendorDisplayName>Cisco Systems</xilinx:vendorDisplayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:BackplaneReader_AXILite:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2024-03-01T21:45:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2e49c5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4231359b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd51a19_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5615ce4a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfb678d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234c0164_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee0d67d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a16750b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645b0d14_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e75cd7b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525c305c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4667dc27_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3dab54_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc62dab_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3037707e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54916abf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aea1fe_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684060c0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be3e4aa_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef05b0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb12c15_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1280f740_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd7ae0a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfab9e5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd88785_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daa9214_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f43e891_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac4b359_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429fb3e3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6bd420_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e334b8a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ae0033_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b651c67_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fb9e86_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108d0a8d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b72c17_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f85a5f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b55c604_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7400b48c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dc4f2a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0acb83_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2413f151_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1745bf9a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d9dd9b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f6cf8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f67b89_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a3ce21_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582563bf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601f39c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9d5c8e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ed8de_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a9620f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45473026_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1bc80f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7623f10d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af639bc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a570d0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210685bd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a67250_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626e8d58_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f90692_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637cd24b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e45298_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b03eb67_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7476d620_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca5abc0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e67c587_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693fed86_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a316ae4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130e05fd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d85b090_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5012fa93_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444ac1f6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1f3796_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c86346_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e430b0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a21459f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f6bf51_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64136ce6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8809cf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8b8f60_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c61e1f6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500a2f0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c285d67_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8dd742_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da9e2d9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7e4490_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24679ab3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f46dd52_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b34f4ff_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dca89dc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733c8c8d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c3228_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93fae1f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed8a3dc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1591ccef_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bacbe8e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f83a0d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc89749_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23788cc2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245cee25_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e0166c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ee05cf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac0bc9b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e37ba8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c9dcbe_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a67915f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adacdc8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4883f06c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417e687d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fef63b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f015d12_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf0be10_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ad507_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44851869_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb7f94_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302654ca_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414b1e2e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62da4f96_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a900f34_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31edfc30_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b40b1fa_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aacad4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f2cba_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dce0a5f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fa580d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e00b17_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa2725c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a439498_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9f3856_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a6fde_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b605bf6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d3919f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e65b49_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df6fd16_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524dab9c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2001075_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb1c2f8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e513af0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60898911_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ef17e8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e83b7c4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ef5af5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf9996a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f20cfdc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d29be9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3223e589_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc92950_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2571d5d1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e30f7cf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45292adb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ec457b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a0274e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6d3126_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788cdfc3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd203de_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c394614_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4385dd70_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e65e369_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c045aa9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36892c93_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594ea857_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ea2327_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b77b911_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d53af0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6e0fa2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3805cde3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687d20c7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717e4da0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100babf7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6784e9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27734eaa_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70088361_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b673bdd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f58003_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3286d5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4859d16_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4d62d5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74de4db2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d1d625_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582068b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f32f35_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a30e77_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f607dc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd1dc9e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12af1706_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562f5bff_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209133a3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a27f4d8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621ff0f1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9dbe57_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78473174_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719c4ff7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4015b3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472a2951_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f1f06_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b2a122_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b31e8b1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274c919d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34668b65_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf8f8f6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f203ea_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586a51f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cbc03_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e6dd3d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d499e00_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54406793_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecda5b0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2e9b0a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12015abf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd4033c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42389f25_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e56689_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df22f54_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e06ac92_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a32382c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cabc5ab_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d371339_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c78b658_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6792839c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf72b7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4281ca_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce393db_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c3d404_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e60a2ec_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551c3689_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d657747_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8a4a11_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72959117_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de2f907_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e982c77_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab736f3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334cf8f4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f02f93_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627d58cb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6003816c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7173c529_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3303085c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63874cf0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f4411d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211de6b8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e09f093_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d9445e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70691aea_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4371f763_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20600fc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65326208_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289731f5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc0d69a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6979b062_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71393f14_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14800f14_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d52e02_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613051a4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d06d521_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3885da4b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbbcdb3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d81717_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f971b3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6217dada_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105daae1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d1b200_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ac650f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c197e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6171e58b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500120bd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3ae340_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6277522f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22de5905_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c71028_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55170f61_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb9f43_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e54a0f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fb7da2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30467849_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9fb435_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e291fce_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615af27_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@873ff83_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134c76ae_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503d8d40_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da4d6cb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3763ad31_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce6f44d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee0c733_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc9309d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6ae2d3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bb702d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638d7478_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f34caf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d756cd9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27eb9c44_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d2ebd6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e146c8b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df74537_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1531794_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172bf077_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a799de5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c896abe_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726ba76b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56eb44cd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af975b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ca2562_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6585dd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6070c7af_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729839ea_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b701a8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374272dd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c26ac08_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3144fe98_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e56a3cf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3276574f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d68d2e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299685cf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9799f4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a88f0e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6775b1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717d9182_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bfecbf_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ee45d2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21598de1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259b980b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ae5a1c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b573c7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddb2798_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d719358_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155d3659_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442c8aef_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511892d4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30cdb5d4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e344358_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f9493a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20990050_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cd8576_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604ca316_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118e7751_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b315317_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce50b34_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7dd617_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ba86be_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106c6cea_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272c0bf5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b257c85_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30227c53_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d268842_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eddaa19_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274be846_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512c005f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d55c03d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@add6620_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f7d15b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d79da5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c0d537_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b43166_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8a71c3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ca67c8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5384aba2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1630e010_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520dec69_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53442fb6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b2cec9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595c32ad_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec49894_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0a394c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6e8290_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120ac585_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2a940_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544d3aaa_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ec991b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7d9541_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5443dd0c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31714165_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7072b8d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ed0137_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fc02d9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385ca4ec_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd6ade0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12feb832_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1ed1b9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0bc58a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437a4e3c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef2568e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a943a9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfb9240_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119f041c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3aa36b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebab16b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2007e158_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5158cf67_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fd223a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7ca7d7_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621c0fd3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f87f697_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59279011_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319aab10_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2fcce9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdfa9c1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7d4d94_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd5c479_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202d66f0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2fb6ff_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cdb596_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1849c6d2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1f6f83_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d41ae42_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9afa86d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b64748_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2cee0d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9618b6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb2f6f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e02e1af_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c0f054_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edd663e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd96960_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39aee574_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7b2811_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e402ecd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211da891_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519025a2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fb24f1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500baad5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0bff97_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ad4edb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ff9859_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be2c743_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64631cb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c13de9a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f106146_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f530c0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131acefe_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391f7d17_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f017885_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637f2ef8_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba10a5d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7bc1f0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e257268_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2890eebb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d100652_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7971e6ac_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382661fe_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71170af6_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5964fd7b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bf3840_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c582a0_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c5253f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f406f3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da2d252_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39454d04_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672ce12c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3050ca77_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710d2c46_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5257410e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c41c325_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0e0705_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42de6a8e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6ed245_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ddc685_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178d4b1b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae9942b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b9db2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660838fd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2440441a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ef5a80_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba85c11_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c334bc3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6374e1dc_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6d3bee_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b00ee9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67567eb1_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741744a3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d6d4b9_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497db55d_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb2cd1f_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313304d5_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129024c3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82dd46_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63734882_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772799fa_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2bb3ff_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73164a81_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626a8895_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd18a8e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664b8dca_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69117215_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6a0735_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b65be39_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44148011_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69362f10_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c0da9e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1240bf08_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f908c2_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b7c17a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eac78c4_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d167908_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6294cccd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c91d5e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbf310c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4388ab2c_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8a86a_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3446cb_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8d1fbd_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68576c36_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bb02b3_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32511e88_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7536e4ac_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1bb525_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44858b82_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7331e_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fefbf36_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c22ea5b_ARCHIVE_LOCATION">c:/Users/carlm/Documents/Projects/fpga/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c0dfb4_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12541ac7_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c6b931_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35abdf44_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4518de99_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35733048_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7591e2ba_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27010876_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f008e0_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d03cce_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c010b78_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519f09d4_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d3e52d_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d0cc27_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51be8f49_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264a623_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a98967e_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514778a8_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543b4543_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bba39e_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3174a96a_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccf64c2_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b08cb3_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc8f8bb_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69077222_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265e6185_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4492a189_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f789c27_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c6da54_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a36ee6_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2eca80_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d81b3b0_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bbadbb_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59378c00_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c4899c_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e72458a_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4578eb6f_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2babb2c8_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dfaf63_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2cbfbb_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b53f5e_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e35be0d_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291a3ab8_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638b5b1e_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555fb1c1_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331b59d7_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3644b515_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8971d_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700987d4_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9df87c_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50625197_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c2e706_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e0ab5b_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627e2ae4_ARCHIVE_LOCATION">g:/badgerboard-opensource-master/hardware/ip_repo/BackplaneReader_AXILite_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:simulatorsInfo>
        <xilinx:unsupportedSimulators>
          <xilinx:simulator>questa</xilinx:simulator>
          <xilinx:simulator>activehdl</xilinx:simulator>
          <xilinx:simulator>riviera</xilinx:simulator>
          <xilinx:simulator>vcs</xilinx:simulator>
          <xilinx:simulator>xsim</xilinx:simulator>
          <xilinx:simulator>ies</xilinx:simulator>
          <xilinx:simulator>modelsim</xilinx:simulator>
          <xilinx:simulator>xcelium</xilinx:simulator>
        </xilinx:unsupportedSimulators>
      </xilinx:simulatorsInfo>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="84411b37"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fb07ddbe"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bfe67b10"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a0a6f17f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="49af3b13"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
