/*
 * hisi-kirin-gate.c
 *
 * Hisilicon gate clock driver
 *
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#include "hisi-kirin-gate.h"

#ifdef CONFIG_HISI_PERIDVFS
#if defined(CONFIG_HISI_HW_PERI_DVS)
static int peridvs_channel_valid_set(struct hi3xxx_periclk * pclk, bool flag)
{
	struct peri_volt_poll *pvp = NULL;
	int ret;

	if (!pclk)
		return -EINVAL;

	pvp = peri_volt_poll_get(pclk->perivolt_poll_id, NULL);
	if (!pvp) /* if no pvp found, just return ok */
		return 0;

	ret = peri_set_avs(pvp, flag);
	if (ret < 0) {
		pr_err("[%s] pvp dev_id %u valid set failed!\n", __func__,
			pclk->perivolt_poll_id);
		return ret;
	}
	return 0;
}
#endif

static int peri_dvfs_set_volt(u32 poll_id, u32 volt_level)
{
	struct peri_volt_poll *pvp = NULL;
	unsigned int volt;
	int loop = PERI_AVS_LOOP_MAX;
	int ret;

	pvp = peri_volt_poll_get(poll_id, NULL);
	if (pvp == NULL) {
		pr_err("pvp get failed!\n");
		return -EINVAL;
	}
	ret = peri_set_volt(pvp, volt_level);
	if (ret < 0) {
		pr_err("[%s]set volt failed ret = %d!\n", __func__, ret);
		return ret;
	}
	volt = peri_get_volt(pvp);
	if (volt > DVFS_MAX_VOLT) {
		pr_err("[%s]get volt illegal volt = %u!\n", __func__, volt);
		return -EINVAL;
	}
	if (volt_level > volt) {
		do {
			volt = peri_get_volt(pvp);
			if (volt > DVFS_MAX_VOLT) {
				pr_err("[%s]get volt illegal volt = %u!\n", __func__, volt);
				return -EINVAL;
			}
			if (volt < volt_level) {
				loop--;
				/* AVS complete timeout is about 150us * 400 ~ 300us * 400 */
				usleep_range(150, 300);
			}
		} while (volt < volt_level && loop > 0);
		if (volt < volt_level) {
			pr_err("[%s] fail to updata volt, ret = %u!\n",
				__func__, volt);
			/* after peri avs ok,then open behind */
			return -EINVAL;
		}
	}
	return ret;
}

static int __hisi_peri_dvfs_set_volt(struct hi3xxx_periclk *pclk, unsigned int level)
{
	int ret = 0;
	unsigned int i;
	unsigned long cur_rate;

	cur_rate = clk_get_rate(pclk->hw.clk);
	if (!cur_rate)
		pr_err("[%s]soft rate:[%s] must not be 0,please check!\n",
			__func__, pclk->hw.init->name);

	for (i = 0; i < level; i++) {
		/* 1000: freq conversion */
		if (cur_rate > pclk->freq_table[i] * 1000)
			continue;
		ret = peri_dvfs_set_volt(pclk->perivolt_poll_id, pclk->volt_table[i]);
		if (ret < 0)
			pr_err("[%s]pvp set volt failed ret = %d!\n", __func__, ret);
		return ret;
	}
	if (i == level) {
		ret = peri_dvfs_set_volt(pclk->perivolt_poll_id, pclk->volt_table[i]);
		if (ret < 0)
			pr_err("[%s]pvp set volt failed ret = %d!\n", __func__, ret);
	}
	return ret;
}

static int hisi_peri_dvfs_prepare(struct hi3xxx_periclk *pclk)
{
	int ret = 0;
	unsigned int level = pclk->sensitive_level;

	if (!pclk->peri_dvfs_sensitive)
		return 0;
	if (pclk->freq_table[0] > 0) {
		ret = __hisi_peri_dvfs_set_volt(pclk, level);
	} else if (pclk->freq_table[0] == 0) {
		ret = peri_dvfs_set_volt(pclk->perivolt_poll_id, pclk->volt_table[level]);
		if (ret < 0)
			pr_err("[%s]pvp up volt failed ret = %d!\n", __func__, ret);
	} else {
		pr_err("[%s]soft level:[%s] freq must not be less than 0,please check!\n",
			__func__, pclk->hw.init->name);
		return -EINVAL;
	}

	return ret;
}

static void hisi_peri_dvfs_unprepare(struct hi3xxx_periclk *pclk)
{
	int ret;

	if (!pclk->peri_dvfs_sensitive)
		return;
	ret = peri_dvfs_set_volt(pclk->perivolt_poll_id, PERI_VOLT_0);
	if (ret < 0)
		pr_err("[%s]peri dvfs set volt failed ret = %d!\n", __func__, ret);
}
#endif


static int hi3xxx_clkgate_prepare(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	struct clk *friend_clk = NULL;
	int ret = 0;

	/* if friend clk exist,enable it */
	if (pclk->friend != NULL) {
		friend_clk = __clk_lookup(pclk->friend);
		if (IS_ERR_OR_NULL(friend_clk)) {
			pr_err("[%s]%s get failed!\n", __func__, pclk->friend);
			return -EINVAL;
		}
		ret = clk_core_prepare(friend_clk->core);
		if (ret) {
			pr_err("[%s], friend clock prepare faild!", __func__);
			return ret;
		}
	}
#ifdef CONFIG_HISI_PERIDVFS
#if defined(CONFIG_HISI_HW_PERI_DVS)
	ret = peridvs_channel_valid_set(pclk, AVS_ENABLE_PLL);
	if (ret < 0)
		pr_err("[%s] set peridvs channel failed ret=%d!\n", __func__, ret);
#endif
	ret = hisi_peri_dvfs_prepare(pclk);
	if (ret < 0)
		pr_err("[%s]set volt failed ret = %d tar = %s!\n", __func__, ret, hw->init->name);
#endif

	return ret;
}

static int hi3xxx_clkgate_enable(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	struct clk *friend_clk = NULL;
	int ret;

	/* gate sync */
	if (pclk->sync_time > 0)
		udelay(pclk->sync_time);

	/* enable clock */
	if (pclk->enable != NULL)
		writel(pclk->ebits, pclk->enable);

	/* if friend clk exist,enable it */
	if (pclk->friend != NULL) {
		friend_clk = __clk_lookup(pclk->friend);
		if (IS_ERR_OR_NULL(friend_clk)) {
			pr_err("[%s]%s get failed!\n", __func__, pclk->friend);
			return -EINVAL;
		}
		ret = __clk_enable(friend_clk);
		if (ret) {
			pr_err("[%s], friend clock:%s enable faild!", __func__, pclk->friend);
			return ret;
		}
	}

	if (pclk->sync_time > 0)
		udelay(pclk->sync_time);

	return 0;
}

static void hi3xxx_clkgate_disable(struct clk_hw *hw)
{
#ifndef CONFIG_HISI_CLK_ALWAYS_ON
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	struct clk *friend_clk = NULL;

	if (pclk->enable != NULL) {
		if (!pclk->always_on)
			writel(pclk->ebits, pclk->enable + HISI_CLK_GATE_DISABLE_OFFSET);
	}
	if (pclk->sync_time > 0)
		udelay(pclk->sync_time);
	/* if friend clk exist, disable it . */
	if (pclk->friend != NULL) {
		friend_clk = __clk_lookup(pclk->friend);
		if (IS_ERR_OR_NULL(friend_clk))
			pr_err("[%s]%s get failed!\n", __func__, pclk->friend);
		__clk_disable(friend_clk);
	}
#endif
}

static void hi3xxx_clkgate_unprepare(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	struct clk *friend_clk = NULL;

#ifdef CONFIG_HISI_PERIDVFS
#if defined(CONFIG_HISI_HW_PERI_DVS)
	if (peridvs_channel_valid_set(pclk, AVS_DISABLE_PLL) < 0)
		pr_err("[%s] disable peridvs channel failed!\n", __func__);
#endif /* CONFIG_HISI_HW_PERI_DVS */
	hisi_peri_dvfs_unprepare(pclk);
#endif /* CONFIG_HISI_PERIDVFS */

#ifndef CONFIG_HISI_CLK_ALWAYS_ON
	if (pclk->friend != NULL) {
		friend_clk = __clk_lookup(pclk->friend);
		if (IS_ERR_OR_NULL(friend_clk)) {
			pr_err("%s get failed!\n", pclk->friend);
			return;
		}
		clk_core_unprepare(friend_clk->core);
	}

#endif
}

#ifdef CONFIG_HISI_CLK_DEBUG
static int hi3xxx_clkgate_is_enabled(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	u32 reg;

	if (pclk->enable == NULL)
		return 2;
	reg = readl(pclk->enable + HISI_CLK_GATE_STATUS_OFFSET);
	reg &= pclk->ebits;

	/* 0:disable 1:enable 2:other  */
	return reg ? 1 : 0;
}

static void __iomem *hi3xxx_clkgate_get_reg(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	void __iomem *ret = NULL;
	u32 val;

	if (pclk->enable != NULL) {
		ret = pclk->enable + HISI_CLK_GATE_STATUS_OFFSET;
		val = readl(ret);
		val &= pclk->ebits;
		pr_info("\n[%s]: reg = 0x%pK, bits = 0x%x, regval = 0x%x\n",
			__clk_get_name(hw->clk), ret, pclk->ebits, val);
	}

	return ret;
}

static int hi3xxx_dumpgate(struct clk_hw *hw, char *buf, int buf_length, struct seq_file *s)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);
	void __iomem *ret = NULL;
	unsigned long int clk_base_addr = 0;
	unsigned int clk_bit;
	u32 index = 0;
	u32 val;
	int s_ret;

	if ((pclk->enable != NULL) && (buf != NULL) && (s == NULL) && (buf_length > 0)) {
		ret = pclk->enable + HISI_CLK_GATE_STATUS_OFFSET;
		val = readl(ret);
		s_ret = snprintf_s(buf, buf_length, buf_length - 1,
			"[%s] : regAddress = 0x%pK, regval = 0x%x\n",
			__clk_get_name(hw->clk), ret, val);
		if (s_ret == -1)
			pr_err("%s snprintf_s failed!\n", __func__);
	}

	if ((pclk->enable != NULL) && (buf == NULL) && (s != NULL)) {
		clk_base_addr = (uintptr_t)pclk->enable & CLK_ADDR_HIGH_MASK;
		clk_bit = (uintptr_t)pclk->enable & CLK_ADDR_LOW_MASK;
		val = pclk->ebits;
		while (val) {
			val = val >> 1;
			if (val)
				index++;
		}
		seq_printf(s, "    %-15s    %-15s    0x%03X    bit-%-2u",
			hs_base_addr_transfer(clk_base_addr), "gate", clk_bit, index);
	}

	if ((pclk->enable == NULL) && (buf == NULL) && (s != NULL))
		seq_printf(s, "    %-15s    %-15s", "NONE", "fixed-gate");

	return 0;
}
#endif

#ifdef CONFIG_HISI_CLK
static int clk_gate_get_source(struct clk_hw *hw)
{
	struct hi3xxx_periclk *pclk = container_of(hw, struct hi3xxx_periclk, hw);

	return pclk->sensitive_pll;
}
#endif

static const struct clk_ops hi3xxx_clkgate_ops = {
	.prepare        = hi3xxx_clkgate_prepare,
	.unprepare      = hi3xxx_clkgate_unprepare,
	.enable         = hi3xxx_clkgate_enable,
	.disable        = hi3xxx_clkgate_disable,
#ifdef CONFIG_HISI_CLK
	.get_source = clk_gate_get_source,
#endif
#ifdef CONFIG_HISI_CLK_DEBUG
	.is_enabled = hi3xxx_clkgate_is_enabled,
	.get_reg    = hi3xxx_clkgate_get_reg,
	.dump_reg   = hi3xxx_dumpgate,
#endif
};

static void __hi3xxx_clkgate_dvfs_init(const struct hisi_gate_clock *hisi_gate,
	struct hi3xxx_periclk *pclk)
{
	unsigned int i;

	if(pclk->peri_dvfs_sensitive){
		pclk->perivolt_poll_id = hisi_gate->perivolt_poll_id;
		pclk->sensitive_level = hisi_gate->sensitive_level;
		for (i = 0; i < DVFS_MAX_FREQ_NUM; i++){
			pclk->freq_table[i] = hisi_gate->freq_table[i];
			pclk->volt_table[i] = hisi_gate->volt_table[i];
		}
		pclk->volt_table[i] = hisi_gate->volt_table[i];
	}else{
		pclk->perivolt_poll_id = 0;
		pclk->sensitive_level = 0;
		for (i = 0; i < DVFS_MAX_FREQ_NUM; i++){
			pclk->freq_table[i] = 0;
			pclk->volt_table[i] = 0;
		}
		pclk->volt_table[i] = 0;
	}
}

static struct clk *__hisi_clk_register_gate(const struct hisi_gate_clock *hisi_gate,
	struct hisi_clock_data *data)
{
	struct hi3xxx_periclk *pclk = NULL;
	struct clk_init_data init;
	struct clk *clk = NULL;

	pclk = kzalloc(sizeof(*pclk), GFP_KERNEL);
	if (pclk == NULL) {
		pr_err("[%s] fail to alloc pclk!\n", __func__);
		return clk;
	}

	init.name = hisi_gate->name;
	init.ops = &hi3xxx_clkgate_ops;
	init.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED;
	init.parent_names = &(hisi_gate->parent_name);
	init.num_parents = 1;

	pclk->peri_dvfs_sensitive = hisi_gate->peri_dvfs_sensitive;
	pclk->always_on = hisi_gate->always_on;
	pclk->sync_time = hisi_gate->sync_time;

	/* if gdata[1] is 0, represents the enable reg is fake */
	if (hisi_gate->bit_mask == 0)
		pclk->enable = NULL;
	else
		pclk->enable = data->base + hisi_gate->offset;

	pclk->ebits = hisi_gate->bit_mask;
	pclk->lock = &hs_clk.lock;
	pclk->hw.init = &init;
	pclk->friend = hisi_gate->friend;
	__hi3xxx_clkgate_dvfs_init(hisi_gate, pclk);

	clk = clk_register(NULL, &pclk->hw);
	if (IS_ERR(clk)) {
		pr_err("[%s] fail to reigister clk %s!\n",
			__func__, hisi_gate->name);
		goto err_init;
	}

	/* init is local variable, need set NULL before func*/
	pclk->hw.init = NULL;
	return clk;

err_init:
	kfree(pclk);
	return clk;

}

void hisi_clk_register_gate(const struct hisi_gate_clock *clks,
	int nums, struct hisi_clock_data *data)
{
	struct clk *clk = NULL;
	int i;

	for (i = 0; i < nums; i++) {
		clk = __hisi_clk_register_gate(&clks[i], data);
		if (IS_ERR_OR_NULL(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}
		clk_log_dbg("clks id %d, nums %d, clks name = %s!\n",
			clks[i].id, nums, clks[i].name);

		hisi_clk_data_init(clk, clks[i].alias, clks[i].id, data);
	}
}
EXPORT_SYMBOL_GPL(hisi_clk_register_gate);

void hisi_clk_register_scgt(const struct hisi_scgt_clock *clks,
	int nums, struct hisi_clock_data *data)
{
	struct clk *clk = NULL;
	int i;
	void __iomem *base = data->base;

	for (i = 0; i < nums; i++) {
		clk = clk_register_gate(NULL, clks[i].name,
			clks[i].parent_name, CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,
			base + clks[i].offset, clks[i].bit_idx, clks[i].gate_flags, &hs_clk.lock);
		if (IS_ERR_OR_NULL(clk)) {
			pr_err("%s: failed to register clock %s\n",
			       __func__, clks[i].name);
			continue;
		}

		clk_log_dbg("clks id %d, nums %d, clks name = %s!\n",
			clks[i].id, nums, clks[i].name);

		hisi_clk_data_init(clk, clks[i].alias, clks[i].id, data);
	}
}
EXPORT_SYMBOL_GPL(hisi_clk_register_scgt);

