<?xml version="1.0" encoding="us-ascii"?>
<InterruptVectors>
	<ListOfVectors>
		<Vector Text="ADC Conversion Complete">
			<NewName>ADC_vect</NewName>
			<OldName>SIG_ADC</OldName>
			<Desc>ADC Conversion Complete</Desc>
		</Vector>
		<Vector Text="Analog Comparator 0">
			<NewName>ANALOG_COMP_0_vect</NewName>
			<OldName>SIG_COMPARATOR0</OldName>
			<Desc>Analog Comparator 0</Desc>
		</Vector>
		<Vector Text="Analog Comparator 1">
			<NewName>ANALOG_COMP_1_vect</NewName>
			<OldName>SIG_COMPARATOR1</OldName>
			<Desc>Analog Comparator 1</Desc>
		</Vector>
		<Vector Text="Analog Comparator 2">
			<NewName>ANALOG_COMP_2_vect</NewName>
			<OldName>SIG_COMPARATOR2</OldName>
			<Desc>Analog Comparator 2</Desc>
		</Vector>
		<Vector Text="Analog Comparator">
			<NewName>ANALOG_COMP_vect</NewName>
			<OldName>SIG_COMPARATOR</OldName>
			<Desc>Analog Comparator</Desc>
		</Vector>
		<Vector Text="Analog Comparator">
			<NewName>ANA_COMP_vect</NewName>
			<OldName>SIG_COMPARATOR</OldName>
			<Desc>Analog Comparator</Desc>
		</Vector>
		<Vector Text="CAN Transfer Complete or Error">
			<NewName>CANIT_vect</NewName>
			<OldName>SIG_CAN_INTERRUPT1</OldName>
			<Desc>CAN Transfer Complete or Error</Desc>
		</Vector>
		<Vector Text="">
			<NewName>EEPROM_READY_vect</NewName>
			<OldName>SIG_EEPROM_READY, SIG_EE_READY</OldName>
			<Desc />
		</Vector>
		<Vector Text="EEPROM Ready">
			<NewName>EE_RDY_vect</NewName>
			<OldName>SIG_EEPROM_READY</OldName>
			<Desc>EEPROM Ready</Desc>
		</Vector>
		<Vector Text="EEPROM Ready">
			<NewName>EE_READY_vect</NewName>
			<OldName>SIG_EEPROM_READY</OldName>
			<Desc>EEPROM Ready</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 0">
			<NewName>EXT_INT0_vect</NewName>
			<OldName>SIG_INTERRUPT0</OldName>
			<Desc>External Interrupt Request 0</Desc>
		</Vector>
		<Vector Text="External Interrupt 0">
			<NewName>INT0_vect</NewName>
			<OldName>SIG_INTERRUPT0</OldName>
			<Desc>External Interrupt 0</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 1">
			<NewName>INT1_vect</NewName>
			<OldName>SIG_INTERRUPT1</OldName>
			<Desc>External Interrupt Request 1</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 2">
			<NewName>INT2_vect</NewName>
			<OldName>SIG_INTERRUPT2</OldName>
			<Desc>External Interrupt Request 2</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 3">
			<NewName>INT3_vect</NewName>
			<OldName>SIG_INTERRUPT3</OldName>
			<Desc>External Interrupt Request 3</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 4">
			<NewName>INT4_vect</NewName>
			<OldName>SIG_INTERRUPT4</OldName>
			<Desc>External Interrupt Request 4</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 5">
			<NewName>INT5_vect</NewName>
			<OldName>SIG_INTERRUPT5</OldName>
			<Desc>External Interrupt Request 5</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 6">
			<NewName>INT6_vect</NewName>
			<OldName>SIG_INTERRUPT6</OldName>
			<Desc>External Interrupt Request 6</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 7">
			<NewName>INT7_vect</NewName>
			<OldName>SIG_INTERRUPT7</OldName>
			<Desc>External Interrupt Request 7</Desc>
		</Vector>
		<Vector Text="External Interrupt Request 0">
			<NewName>IO_PINS_vect</NewName>
			<OldName>SIG_PIN, SIG_PIN_CHANGE</OldName>
			<Desc>External Interrupt Request 0</Desc>
		</Vector>
		<Vector Text="LCD Start of Frame">
			<NewName>LCD_vect</NewName>
			<OldName>SIG_LCD</OldName>
			<Desc>LCD Start of Frame</Desc>
		</Vector>
		<Vector Text="Low-level Input on Port B">
			<NewName>LOWLEVEL_IO_PINS_vect</NewName>
			<OldName>SIG_PIN</OldName>
			<Desc>Low-level Input on Port B</Desc>
		</Vector>
		<Vector Text="CAN Timer Overrun">
			<NewName>OVRIT_vect</NewName>
			<OldName>SIG_CAN_OVERFLOW1</OldName>
			<Desc>CAN Timer Overrun</Desc>
		</Vector>
		<Vector Text="Pin Change Interrupt Request 0">
			<NewName>PCINT0_vect</NewName>
			<OldName>SIG_PIN_CHANGE0</OldName>
			<Desc>Pin Change Interrupt Request 0</Desc>
		</Vector>
		<Vector Text="Pin Change Interrupt Request 1">
			<NewName>PCINT1_vect</NewName>
			<OldName>SIG_PIN_CHANGE1</OldName>
			<Desc>Pin Change Interrupt Request 1</Desc>
		</Vector>
		<Vector Text="Pin Change Interrupt Request 2">
			<NewName>PCINT2_vect</NewName>
			<OldName>SIG_PIN_CHANGE2</OldName>
			<Desc>Pin Change Interrupt Request 2</Desc>
		</Vector>
		<Vector Text="Pin Change Interrupt Request 3">
			<NewName>PCINT3_vect</NewName>
			<OldName>SIG_PIN_CHANGE3</OldName>
			<Desc>Pin Change Interrupt Request 3</Desc>
		</Vector>
		<Vector Text="">
			<NewName>PCINT_vect</NewName>
			<OldName>SIG_PIN_CHANGE, SIG_PCINT</OldName>
			<Desc />
		</Vector>
		<Vector Text="PSC0 Capture Event">
			<NewName>PSC0_CAPT_vect</NewName>
			<OldName>SIG_PSC0_CAPTURE</OldName>
			<Desc>PSC0 Capture Event</Desc>
		</Vector>
		<Vector Text="PSC0 End Cycle">
			<NewName>PSC0_EC_vect</NewName>
			<OldName>SIG_PSC0_END_CYCLE</OldName>
			<Desc>PSC0 End Cycle</Desc>
		</Vector>
		<Vector Text="PSC1 Capture Event">
			<NewName>PSC1_CAPT_vect</NewName>
			<OldName>SIG_PSC1_CAPTURE</OldName>
			<Desc>PSC1 Capture Event</Desc>
		</Vector>
		<Vector Text="PSC1 End Cycle">
			<NewName>PSC1_EC_vect</NewName>
			<OldName>SIG_PSC1_END_CYCLE</OldName>
			<Desc>PSC1 End Cycle</Desc>
		</Vector>
		<Vector Text="PSC2 Capture Event">
			<NewName>PSC2_CAPT_vect</NewName>
			<OldName>SIG_PSC2_CAPTURE</OldName>
			<Desc>PSC2 Capture Event</Desc>
		</Vector>
		<Vector Text="PSC2 End Cycle">
			<NewName>PSC2_EC_vect</NewName>
			<OldName>SIG_PSC2_END_CYCLE</OldName>
			<Desc>PSC2 End Cycle</Desc>
		</Vector>
		<Vector Text="Serial Transfer Complete">
			<NewName>SPI_STC_vect</NewName>
			<OldName>SIG_SPI</OldName>
			<Desc>Serial Transfer Complete</Desc>
		</Vector>
		<Vector Text="Store Program Memory Ready">
			<NewName>SPM_RDY_vect</NewName>
			<OldName>SIG_SPM_READY</OldName>
			<Desc>Store Program Memory Ready</Desc>
		</Vector>
		<Vector Text="Store Program Memory Read">
			<NewName>SPM_READY_vect</NewName>
			<OldName>SIG_SPM_READY</OldName>
			<Desc>Store Program Memory Read</Desc>
		</Vector>
		<Vector Text="Timer/Counter Compare Match A">
			<NewName>TIM0_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0A</OldName>
			<Desc>Timer/Counter Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter Compare Match B">
			<NewName>TIM0_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0B</OldName>
			<Desc>Timer/Counter Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter0 Overflow">
			<NewName>TIM0_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW0</OldName>
			<Desc>Timer/Counter0 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Capture Event">
			<NewName>TIM1_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE1</OldName>
			<Desc>Timer/Counter1 Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match A">
			<NewName>TIM1_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1A</OldName>
			<Desc>Timer/Counter1 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match B">
			<NewName>TIM1_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1B</OldName>
			<Desc>Timer/Counter1 Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Overflow">
			<NewName>TIM1_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW1</OldName>
			<Desc>Timer/Counter1 Overflow</Desc>
		</Vector>
		<Vector Text="ADC Conversion Complete">
			<NewName>TIMER0_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE0</OldName>
			<Desc>ADC Conversion Complete</Desc>
		</Vector>
		<Vector Text="TimerCounter0 Compare Match A">
			<NewName>TIMER0_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0A</OldName>
			<Desc>TimerCounter0 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer Counter 0 Compare Match B">
			<NewName>TIMER0_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B</OldName>
			<Desc>Timer Counter 0 Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter0 Compare Match A">
			<NewName>TIMER0_COMP_A_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0A, SIG_OUTPUT_COMPARE0_A</OldName>
			<Desc>Timer/Counter0 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter0 Compare Match">
			<NewName>TIMER0_COMP_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0</OldName>
			<Desc>Timer/Counter0 Compare Match</Desc>
		</Vector>
		<Vector Text="Timer/Counter0 Overflow">
			<NewName>TIMER0_OVF0_vect</NewName>
			<OldName>SIG_OVERFLOW0</OldName>
			<Desc>Timer/Counter0 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter0 Overflow">
			<NewName>TIMER0_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW0</OldName>
			<Desc>Timer/Counter0 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Capture Event">
			<NewName>TIMER1_CAPT1_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE1</OldName>
			<Desc>Timer/Counter1 Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter Capture Event">
			<NewName>TIMER1_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE1</OldName>
			<Desc>Timer/Counter Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match 1A">
			<NewName>TIMER1_CMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1A</OldName>
			<Desc>Timer/Counter1 Compare Match 1A</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match 1B">
			<NewName>TIMER1_CMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1B</OldName>
			<Desc>Timer/Counter1 Compare Match 1B</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match">
			<NewName>TIMER1_COMP1_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1A</OldName>
			<Desc>Timer/Counter1 Compare Match</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match A">
			<NewName>TIMER1_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1A</OldName>
			<Desc>Timer/Counter1 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare MatchB">
			<NewName>TIMER1_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1B</OldName>
			<Desc>Timer/Counter1 Compare MatchB</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match C">
			<NewName>TIMER1_COMPC_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1C</OldName>
			<Desc>Timer/Counter1 Compare Match C</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match D">
			<NewName>TIMER1_COMPD_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE0D</OldName>
			<Desc>Timer/Counter1 Compare Match D</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Compare Match">
			<NewName>TIMER1_COMP_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE1A</OldName>
			<Desc>Timer/Counter1 Compare Match</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Overflow">
			<NewName>TIMER1_OVF1_vect</NewName>
			<OldName>SIG_OVERFLOW1</OldName>
			<Desc>Timer/Counter1 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter1 Overflow">
			<NewName>TIMER1_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW1</OldName>
			<Desc>Timer/Counter1 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter2 Compare Match A">
			<NewName>TIMER2_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE2A</OldName>
			<Desc>Timer/Counter2 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter2 Compare Match A">
			<NewName>TIMER2_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE2B</OldName>
			<Desc>Timer/Counter2 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter2 Compare Match">
			<NewName>TIMER2_COMP_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE2</OldName>
			<Desc>Timer/Counter2 Compare Match</Desc>
		</Vector>
		<Vector Text="Timer/Counter2 Overflow">
			<NewName>TIMER2_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW2</OldName>
			<Desc>Timer/Counter2 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter3 Capture Event">
			<NewName>TIMER3_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE3</OldName>
			<Desc>Timer/Counter3 Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter3 Compare Match A">
			<NewName>TIMER3_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE3A</OldName>
			<Desc>Timer/Counter3 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter3 Compare Match B">
			<NewName>TIMER3_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE3B</OldName>
			<Desc>Timer/Counter3 Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter3 Compare Match C">
			<NewName>TIMER3_COMPC_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE3C</OldName>
			<Desc>Timer/Counter3 Compare Match C</Desc>
		</Vector>
		<Vector Text="Timer/Counter3 Overflow">
			<NewName>TIMER3_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW3</OldName>
			<Desc>Timer/Counter3 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter4 Capture Event">
			<NewName>TIMER4_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE4</OldName>
			<Desc>Timer/Counter4 Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter4 Compare Match A">
			<NewName>TIMER4_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE4A</OldName>
			<Desc>Timer/Counter4 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter4 Compare Match B">
			<NewName>TIMER4_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE4B</OldName>
			<Desc>Timer/Counter4 Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter4 Compare Match C">
			<NewName>TIMER4_COMPC_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE4C</OldName>
			<Desc>Timer/Counter4 Compare Match C</Desc>
		</Vector>
		<Vector Text="Timer/Counter4 Overflow">
			<NewName>TIMER4_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW4</OldName>
			<Desc>Timer/Counter4 Overflow</Desc>
		</Vector>
		<Vector Text="Timer/Counter5 Capture Event">
			<NewName>TIMER5_CAPT_vect</NewName>
			<OldName>SIG_INPUT_CAPTURE5</OldName>
			<Desc>Timer/Counter5 Capture Event</Desc>
		</Vector>
		<Vector Text="Timer/Counter5 Compare Match A">
			<NewName>TIMER5_COMPA_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE5A</OldName>
			<Desc>Timer/Counter5 Compare Match A</Desc>
		</Vector>
		<Vector Text="Timer/Counter5 Compare Match B">
			<NewName>TIMER5_COMPB_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE5B</OldName>
			<Desc>Timer/Counter5 Compare Match B</Desc>
		</Vector>
		<Vector Text="Timer/Counter5 Compare Match C">
			<NewName>TIMER5_COMPC_vect</NewName>
			<OldName>SIG_OUTPUT_COMPARE5C</OldName>
			<Desc>Timer/Counter5 Compare Match C</Desc>
		</Vector>
		<Vector Text="Timer/Counter5 Overflow">
			<NewName>TIMER5_OVF_vect</NewName>
			<OldName>SIG_OVERFLOW5</OldName>
			<Desc>Timer/Counter5 Overflow</Desc>
		</Vector>
		<Vector Text="2-wire Serial Interface">
			<NewName>TWI_vect</NewName>
			<OldName>SIG_2WIRE_SERIAL</OldName>
			<Desc>2-wire Serial Interface</Desc>
		</Vector>
		<Vector Text="Transmission Done, Bit Timer Flag 2 Interrupt">
			<NewName>TXDONE_vect</NewName>
			<OldName>SIG_TXDONE</OldName>
			<Desc>Transmission Done, Bit Timer Flag 2 Interrupt</Desc>
		</Vector>
		<Vector Text="Transmit Buffer Empty, Bit Itmer Flag 0 Interrupt">
			<NewName>TXEMPTY_vect</NewName>
			<OldName>SIG_TXBE</OldName>
			<Desc>Transmit Buffer Empty, Bit Itmer Flag 0 Interrupt</Desc>
		</Vector>
		<Vector Text="UART0, Rx Complete">
			<NewName>UART0_RX_vect</NewName>
			<OldName>SIG_UART0_RECV</OldName>
			<Desc>UART0, Rx Complete</Desc>
		</Vector>
		<Vector Text="UART0, Tx Complete">
			<NewName>UART0_TX_vect</NewName>
			<OldName>SIG_UART0_TRANS</OldName>
			<Desc>UART0, Tx Complete</Desc>
		</Vector>
		<Vector Text="UART0 Data Register Empty">
			<NewName>UART0_UDRE_vect</NewName>
			<OldName>SIG_UART0_DATA</OldName>
			<Desc>UART0 Data Register Empty</Desc>
		</Vector>
		<Vector Text="UART1, Rx Complete">
			<NewName>UART1_RX_vect</NewName>
			<OldName>SIG_UART1_RECV</OldName>
			<Desc>UART1, Rx Complete</Desc>
		</Vector>
		<Vector Text="UART1, Tx Complete">
			<NewName>UART1_TX_vect</NewName>
			<OldName>SIG_UART1_TRANS</OldName>
			<Desc>UART1, Tx Complete</Desc>
		</Vector>
		<Vector Text="UART1 Data Register Empty">
			<NewName>UART1_UDRE_vect</NewName>
			<OldName>SIG_UART1_DATA</OldName>
			<Desc>UART1 Data Register Empty</Desc>
		</Vector>
		<Vector Text="UART, Rx Complete">
			<NewName>UART_RX_vect</NewName>
			<OldName>SIG_UART_RECV</OldName>
			<Desc>UART, Rx Complete</Desc>
		</Vector>
		<Vector Text="UART, Tx Complete">
			<NewName>UART_TX_vect</NewName>
			<OldName>SIG_UART_TRANS</OldName>
			<Desc>UART, Tx Complete</Desc>
		</Vector>
		<Vector Text="UART Data Register Empty">
			<NewName>UART_UDRE_vect</NewName>
			<OldName>SIG_UART_DATA</OldName>
			<Desc>UART Data Register Empty</Desc>
		</Vector>
		<Vector Text="USART0, Rx Complete">
			<NewName>USART0_RXC_vect</NewName>
			<OldName>SIG_USART0_RECV</OldName>
			<Desc>USART0, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART0, Rx Complete">
			<NewName>USART0_RX_vect</NewName>
			<OldName>SIG_UART0_RECV</OldName>
			<Desc>USART0, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART0, Tx Complete">
			<NewName>USART0_TXC_vect</NewName>
			<OldName>SIG_USART0_TRANS</OldName>
			<Desc>USART0, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART0, Tx Complete">
			<NewName>USART0_TX_vect</NewName>
			<OldName>SIG_UART0_TRANS</OldName>
			<Desc>USART0, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART0 Data Register Empty">
			<NewName>USART0_UDRE_vect</NewName>
			<OldName>SIG_UART0_DATA</OldName>
			<Desc>USART0 Data Register Empty</Desc>
		</Vector>
		<Vector Text="USART1, Rx Complete">
			<NewName>USART1_RXC_vect</NewName>
			<OldName>SIG_USART1_RECV</OldName>
			<Desc>USART1, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART1, Rx Complete">
			<NewName>USART1_RX_vect</NewName>
			<OldName>SIG_UART1_RECV</OldName>
			<Desc>USART1, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART1, Tx Complete">
			<NewName>USART1_TXC_vect</NewName>
			<OldName>SIG_USART1_TRANS</OldName>
			<Desc>USART1, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART1, Tx Complete">
			<NewName>USART1_TX_vect</NewName>
			<OldName>SIG_UART1_TRANS</OldName>
			<Desc>USART1, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART1, Data Register Empty">
			<NewName>USART1_UDRE_vect</NewName>
			<OldName>SIG_UART1_DATA</OldName>
			<Desc>USART1, Data Register Empty</Desc>
		</Vector>
		<Vector Text="USART2, Rx Complete">
			<NewName>USART2_RX_vect</NewName>
			<OldName>SIG_USART2_RECV</OldName>
			<Desc>USART2, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART2, Tx Complete">
			<NewName>USART2_TX_vect</NewName>
			<OldName>SIG_USART2_TRANS</OldName>
			<Desc>USART2, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART2 Data register Empty">
			<NewName>USART2_UDRE_vect</NewName>
			<OldName>SIG_USART2_DATA</OldName>
			<Desc>USART2 Data register Empty</Desc>
		</Vector>
		<Vector Text="USART3, Rx Complete">
			<NewName>USART3_RX_vect</NewName>
			<OldName>SIG_USART3_RECV</OldName>
			<Desc>USART3, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART3, Tx Complete">
			<NewName>USART3_TX_vect</NewName>
			<OldName>SIG_USART3_TRANS</OldName>
			<Desc>USART3, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART3 Data register Empty">
			<NewName>USART3_UDRE_vect</NewName>
			<OldName>SIG_USART3_DATA</OldName>
			<Desc>USART3 Data register Empty</Desc>
		</Vector>
		<Vector Text="USART, Rx Complete">
			<NewName>USART_RXC_vect</NewName>
			<OldName>SIG_USART_RECV, SIG_UART_RECV</OldName>
			<Desc>USART, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART, Rx Complete">
			<NewName>USART_RX_vect</NewName>
			<OldName>SIG_USART_RECV, SIG_UART_RECV</OldName>
			<Desc>USART, Rx Complete</Desc>
		</Vector>
		<Vector Text="USART, Tx Complete">
			<NewName>USART_TXC_vect</NewName>
			<OldName>SIG_USART_TRANS, SIG_UART_TRANS</OldName>
			<Desc>USART, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART, Tx Complete">
			<NewName>USART_TX_vect</NewName>
			<OldName>SIG_USART_TRANS, SIG_UART_TRANS</OldName>
			<Desc>USART, Tx Complete</Desc>
		</Vector>
		<Vector Text="USART Data Register Empty">
			<NewName>USART_UDRE_vect</NewName>
			<OldName>SIG_USART_DATA, SIG_UART_DATA</OldName>
			<Desc>USART Data Register Empty</Desc>
		</Vector>
		<Vector Text="USI Overflow">
			<NewName>USI_OVERFLOW_vect</NewName>
			<OldName>SIG_USI_OVERFLOW</OldName>
			<Desc>USI Overflow</Desc>
		</Vector>
		<Vector Text="USI Overflow">
			<NewName>USI_OVF_vect</NewName>
			<OldName>SIG_USI_OVERFLOW</OldName>
			<Desc>USI Overflow</Desc>
		</Vector>
		<Vector Text="USI Start Condition">
			<NewName>USI_START_vect</NewName>
			<OldName>SIG_USI_START</OldName>
			<Desc>USI Start Condition</Desc>
		</Vector>
		<Vector Text="USI Start">
			<NewName>USI_STRT_vect</NewName>
			<OldName>SIG_USI_START</OldName>
			<Desc>USI Start</Desc>
		</Vector>
		<Vector Text="USI START">
			<NewName>USI_STR_vect</NewName>
			<OldName>SIG_USI_START</OldName>
			<Desc>USI START</Desc>
		</Vector>
		<Vector Text="Watchdog Time-out">
			<NewName>WATCHDOG_vect</NewName>
			<OldName>SIG_WATCHDOG_TIMEOUT</OldName>
			<Desc>Watchdog Time-out</Desc>
		</Vector>
		<Vector Text="Watchdog Timer Overflow">
			<NewName>WDT_OVERFLOW_vect</NewName>
			<OldName>SIG_WATCHDOG_TIMEOUT, SIG_WDT_OVERFLOW</OldName>
			<Desc>Watchdog Timer Overflow</Desc>
		</Vector>
		<Vector Text="Watchdog Timeout Interrupt">
			<NewName>WDT_vect</NewName>
			<OldName>SIG_WDT, SIG_WATCHDOG_TIMEOUT</OldName>
			<Desc>Watchdog Timeout Interrupt</Desc>
		</Vector>
	</ListOfVectors>
	<ListOfChips>
		<Chip Name="at90s2333">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMP_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90s4433">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMP_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90s4434">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90s8535">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90pwm216">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
		</Chip>
		<Chip Name="at90pwm2b">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
		</Chip>
		<Chip Name="at90pwm316">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
		</Chip>
		<Chip Name="at90pwm3b">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
		</Chip>
		<Chip Name="at90pwm3">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_0_vect" OldName="SIG_COMPARATOR0">Analog Comparator 0</HasVector>
			<HasVector NewName="ANALOG_COMP_1_vect" OldName="SIG_COMPARATOR1">Analog Comparator 1</HasVector>
			<HasVector NewName="ANALOG_COMP_2_vect" OldName="SIG_COMPARATOR2">Analog Comparator 2</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="PSC0_CAPT_vect" OldName="SIG_PSC0_CAPTURE">PSC0 Capture Event</HasVector>
			<HasVector NewName="PSC0_EC_vect" OldName="SIG_PSC0_END_CYCLE">PSC0 End Cycle</HasVector>
			<HasVector NewName="PSC1_CAPT_vect" OldName="SIG_PSC1_CAPTURE">PSC1 Capture Event</HasVector>
			<HasVector NewName="PSC1_EC_vect" OldName="SIG_PSC1_END_CYCLE">PSC1 End Cycle</HasVector>
			<HasVector NewName="PSC2_CAPT_vect" OldName="SIG_PSC2_CAPTURE">PSC2 Capture Event</HasVector>
			<HasVector NewName="PSC2_EC_vect" OldName="SIG_PSC2_END_CYCLE">PSC2 End Cycle</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_COMP_A_vect" OldName="SIG_OUTPUT_COMPARE0A, SIG_OUTPUT_COMPARE0_A">Timer/Counter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90pwm2">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_0_vect" OldName="SIG_COMPARATOR0">Analog Comparator 0</HasVector>
			<HasVector NewName="ANALOG_COMP_1_vect" OldName="SIG_COMPARATOR1">Analog Comparator 1</HasVector>
			<HasVector NewName="ANALOG_COMP_2_vect" OldName="SIG_COMPARATOR2">Analog Comparator 2</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="PSC0_CAPT_vect" OldName="SIG_PSC0_CAPTURE">PSC0 Capture Event</HasVector>
			<HasVector NewName="PSC0_EC_vect" OldName="SIG_PSC0_END_CYCLE">PSC0 End Cycle</HasVector>
			<HasVector NewName="PSC1_CAPT_vect" OldName="SIG_PSC1_CAPTURE">PSC1 Capture Event</HasVector>
			<HasVector NewName="PSC1_EC_vect" OldName="SIG_PSC1_END_CYCLE">PSC1 End Cycle</HasVector>
			<HasVector NewName="PSC2_CAPT_vect" OldName="SIG_PSC2_CAPTURE">PSC2 Capture Event</HasVector>
			<HasVector NewName="PSC2_EC_vect" OldName="SIG_PSC2_END_CYCLE">PSC2 End Cycle</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_COMP_A_vect" OldName="SIG_OUTPUT_COMPARE0A, SIG_OUTPUT_COMPARE0_A">Timer/Counter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90pwm1">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_0_vect" OldName="SIG_COMPARATOR0">Analog Comparator 0</HasVector>
			<HasVector NewName="ANALOG_COMP_1_vect" OldName="SIG_COMPARATOR1">Analog Comparator 1</HasVector>
			<HasVector NewName="ANALOG_COMP_2_vect" OldName="SIG_COMPARATOR2">Analog Comparator 2</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="PSC0_CAPT_vect" OldName="SIG_PSC0_CAPTURE">PSC0 Capture Event</HasVector>
			<HasVector NewName="PSC0_EC_vect" OldName="SIG_PSC0_END_CYCLE">PSC0 End Cycle</HasVector>
			<HasVector NewName="PSC1_CAPT_vect" OldName="SIG_PSC1_CAPTURE">PSC1 Capture Event</HasVector>
			<HasVector NewName="PSC1_EC_vect" OldName="SIG_PSC1_END_CYCLE">PSC1 End Cycle</HasVector>
			<HasVector NewName="PSC2_CAPT_vect" OldName="SIG_PSC2_CAPTURE">PSC2 Capture Event</HasVector>
			<HasVector NewName="PSC2_EC_vect" OldName="SIG_PSC2_END_CYCLE">PSC2 End Cycle</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_COMP_A_vect" OldName="SIG_OUTPUT_COMPARE0A, SIG_OUTPUT_COMPARE0_A">Timer/Counter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90can128">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="CANIT_vect" OldName="SIG_CAN_INTERRUPT1">CAN Transfer Complete or Error</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="OVRIT_vect" OldName="SIG_CAN_OVERFLOW1">CAN Timer Overrun</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90can32">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="CANIT_vect" OldName="SIG_CAN_INTERRUPT1">CAN Transfer Complete or Error</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="OVRIT_vect" OldName="SIG_CAN_OVERFLOW1">CAN Timer Overrun</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90can64">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="CANIT_vect" OldName="SIG_CAN_INTERRUPT1">CAN Transfer Complete or Error</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="OVRIT_vect" OldName="SIG_CAN_OVERFLOW1">CAN Timer Overrun</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega103">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega128">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega1284p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega16">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RXC_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TXC_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega163">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega165">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega165p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega168p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega169">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega169p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega32">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RXC_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TXC_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega323">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RXC_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TXC_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega325">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega3250">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega3250p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega328p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega329">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega3290">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega3290p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega48p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega64">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega645">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega6450">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega649">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega6490">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="LCD_vect" OldName="SIG_LCD">LCD Start of Frame</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
		</Chip>
		<Chip Name="atmega8">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RXC_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TXC_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega8535">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega88p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega168">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega48">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega88">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega640">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TIMER4_CAPT_vect" OldName="SIG_INPUT_CAPTURE4">Timer/Counter4 Capture Event</HasVector>
			<HasVector NewName="TIMER4_COMPA_vect" OldName="SIG_OUTPUT_COMPARE4A">Timer/Counter4 Compare Match A</HasVector>
			<HasVector NewName="TIMER4_COMPB_vect" OldName="SIG_OUTPUT_COMPARE4B">Timer/Counter4 Compare Match B</HasVector>
			<HasVector NewName="TIMER4_COMPC_vect" OldName="SIG_OUTPUT_COMPARE4C">Timer/Counter4 Compare Match C</HasVector>
			<HasVector NewName="TIMER4_OVF_vect" OldName="SIG_OVERFLOW4">Timer/Counter4 Overflow</HasVector>
			<HasVector NewName="TIMER5_CAPT_vect" OldName="SIG_INPUT_CAPTURE5">Timer/Counter5 Capture Event</HasVector>
			<HasVector NewName="TIMER5_COMPA_vect" OldName="SIG_OUTPUT_COMPARE5A">Timer/Counter5 Compare Match A</HasVector>
			<HasVector NewName="TIMER5_COMPB_vect" OldName="SIG_OUTPUT_COMPARE5B">Timer/Counter5 Compare Match B</HasVector>
			<HasVector NewName="TIMER5_COMPC_vect" OldName="SIG_OUTPUT_COMPARE5C">Timer/Counter5 Compare Match C</HasVector>
			<HasVector NewName="TIMER5_OVF_vect" OldName="SIG_OVERFLOW5">Timer/Counter5 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="USART2_RX_vect" OldName="SIG_USART2_RECV">USART2, Rx Complete</HasVector>
			<HasVector NewName="USART2_TX_vect" OldName="SIG_USART2_TRANS">USART2, Tx Complete</HasVector>
			<HasVector NewName="USART2_UDRE_vect" OldName="SIG_USART2_DATA">USART2 Data register Empty</HasVector>
			<HasVector NewName="USART3_RX_vect" OldName="SIG_USART3_RECV">USART3, Rx Complete</HasVector>
			<HasVector NewName="USART3_TX_vect" OldName="SIG_USART3_TRANS">USART3, Tx Complete</HasVector>
			<HasVector NewName="USART3_UDRE_vect" OldName="SIG_USART3_DATA">USART3 Data register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega1280">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TIMER4_CAPT_vect" OldName="SIG_INPUT_CAPTURE4">Timer/Counter4 Capture Event</HasVector>
			<HasVector NewName="TIMER4_COMPA_vect" OldName="SIG_OUTPUT_COMPARE4A">Timer/Counter4 Compare Match A</HasVector>
			<HasVector NewName="TIMER4_COMPB_vect" OldName="SIG_OUTPUT_COMPARE4B">Timer/Counter4 Compare Match B</HasVector>
			<HasVector NewName="TIMER4_COMPC_vect" OldName="SIG_OUTPUT_COMPARE4C">Timer/Counter4 Compare Match C</HasVector>
			<HasVector NewName="TIMER4_OVF_vect" OldName="SIG_OVERFLOW4">Timer/Counter4 Overflow</HasVector>
			<HasVector NewName="TIMER5_CAPT_vect" OldName="SIG_INPUT_CAPTURE5">Timer/Counter5 Capture Event</HasVector>
			<HasVector NewName="TIMER5_COMPA_vect" OldName="SIG_OUTPUT_COMPARE5A">Timer/Counter5 Compare Match A</HasVector>
			<HasVector NewName="TIMER5_COMPB_vect" OldName="SIG_OUTPUT_COMPARE5B">Timer/Counter5 Compare Match B</HasVector>
			<HasVector NewName="TIMER5_COMPC_vect" OldName="SIG_OUTPUT_COMPARE5C">Timer/Counter5 Compare Match C</HasVector>
			<HasVector NewName="TIMER5_OVF_vect" OldName="SIG_OVERFLOW5">Timer/Counter5 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="USART2_RX_vect" OldName="SIG_USART2_RECV">USART2, Rx Complete</HasVector>
			<HasVector NewName="USART2_TX_vect" OldName="SIG_USART2_TRANS">USART2, Tx Complete</HasVector>
			<HasVector NewName="USART2_UDRE_vect" OldName="SIG_USART2_DATA">USART2 Data register Empty</HasVector>
			<HasVector NewName="USART3_RX_vect" OldName="SIG_USART3_RECV">USART3, Rx Complete</HasVector>
			<HasVector NewName="USART3_TX_vect" OldName="SIG_USART3_TRANS">USART3, Tx Complete</HasVector>
			<HasVector NewName="USART3_UDRE_vect" OldName="SIG_USART3_DATA">USART3 Data register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega1281">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TIMER4_CAPT_vect" OldName="SIG_INPUT_CAPTURE4">Timer/Counter4 Capture Event</HasVector>
			<HasVector NewName="TIMER4_COMPA_vect" OldName="SIG_OUTPUT_COMPARE4A">Timer/Counter4 Compare Match A</HasVector>
			<HasVector NewName="TIMER4_COMPB_vect" OldName="SIG_OUTPUT_COMPARE4B">Timer/Counter4 Compare Match B</HasVector>
			<HasVector NewName="TIMER4_COMPC_vect" OldName="SIG_OUTPUT_COMPARE4C">Timer/Counter4 Compare Match C</HasVector>
			<HasVector NewName="TIMER4_OVF_vect" OldName="SIG_OVERFLOW4">Timer/Counter4 Overflow</HasVector>
			<HasVector NewName="TIMER5_CAPT_vect" OldName="SIG_INPUT_CAPTURE5">Timer/Counter5 Capture Event</HasVector>
			<HasVector NewName="TIMER5_COMPA_vect" OldName="SIG_OUTPUT_COMPARE5A">Timer/Counter5 Compare Match A</HasVector>
			<HasVector NewName="TIMER5_COMPB_vect" OldName="SIG_OUTPUT_COMPARE5B">Timer/Counter5 Compare Match B</HasVector>
			<HasVector NewName="TIMER5_COMPC_vect" OldName="SIG_OUTPUT_COMPARE5C">Timer/Counter5 Compare Match C</HasVector>
			<HasVector NewName="TIMER5_OVF_vect" OldName="SIG_OVERFLOW5">Timer/Counter5 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="USART2_RX_vect" OldName="SIG_USART2_RECV">USART2, Rx Complete</HasVector>
			<HasVector NewName="USART2_TX_vect" OldName="SIG_USART2_TRANS">USART2, Tx Complete</HasVector>
			<HasVector NewName="USART2_UDRE_vect" OldName="SIG_USART2_DATA">USART2 Data register Empty</HasVector>
			<HasVector NewName="USART3_RX_vect" OldName="SIG_USART3_RECV">USART3, Rx Complete</HasVector>
			<HasVector NewName="USART3_TX_vect" OldName="SIG_USART3_TRANS">USART3, Tx Complete</HasVector>
			<HasVector NewName="USART3_UDRE_vect" OldName="SIG_USART3_DATA">USART3 Data register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega2560">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TIMER4_CAPT_vect" OldName="SIG_INPUT_CAPTURE4">Timer/Counter4 Capture Event</HasVector>
			<HasVector NewName="TIMER4_COMPA_vect" OldName="SIG_OUTPUT_COMPARE4A">Timer/Counter4 Compare Match A</HasVector>
			<HasVector NewName="TIMER4_COMPB_vect" OldName="SIG_OUTPUT_COMPARE4B">Timer/Counter4 Compare Match B</HasVector>
			<HasVector NewName="TIMER4_COMPC_vect" OldName="SIG_OUTPUT_COMPARE4C">Timer/Counter4 Compare Match C</HasVector>
			<HasVector NewName="TIMER4_OVF_vect" OldName="SIG_OVERFLOW4">Timer/Counter4 Overflow</HasVector>
			<HasVector NewName="TIMER5_CAPT_vect" OldName="SIG_INPUT_CAPTURE5">Timer/Counter5 Capture Event</HasVector>
			<HasVector NewName="TIMER5_COMPA_vect" OldName="SIG_OUTPUT_COMPARE5A">Timer/Counter5 Compare Match A</HasVector>
			<HasVector NewName="TIMER5_COMPB_vect" OldName="SIG_OUTPUT_COMPARE5B">Timer/Counter5 Compare Match B</HasVector>
			<HasVector NewName="TIMER5_COMPC_vect" OldName="SIG_OUTPUT_COMPARE5C">Timer/Counter5 Compare Match C</HasVector>
			<HasVector NewName="TIMER5_OVF_vect" OldName="SIG_OVERFLOW5">Timer/Counter5 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="USART2_RX_vect" OldName="SIG_USART2_RECV">USART2, Rx Complete</HasVector>
			<HasVector NewName="USART2_TX_vect" OldName="SIG_USART2_TRANS">USART2, Tx Complete</HasVector>
			<HasVector NewName="USART2_UDRE_vect" OldName="SIG_USART2_DATA">USART2 Data register Empty</HasVector>
			<HasVector NewName="USART3_RX_vect" OldName="SIG_USART3_RECV">USART3, Rx Complete</HasVector>
			<HasVector NewName="USART3_TX_vect" OldName="SIG_USART3_TRANS">USART3, Tx Complete</HasVector>
			<HasVector NewName="USART3_UDRE_vect" OldName="SIG_USART3_DATA">USART3 Data register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega2561">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TIMER4_CAPT_vect" OldName="SIG_INPUT_CAPTURE4">Timer/Counter4 Capture Event</HasVector>
			<HasVector NewName="TIMER4_COMPA_vect" OldName="SIG_OUTPUT_COMPARE4A">Timer/Counter4 Compare Match A</HasVector>
			<HasVector NewName="TIMER4_COMPB_vect" OldName="SIG_OUTPUT_COMPARE4B">Timer/Counter4 Compare Match B</HasVector>
			<HasVector NewName="TIMER4_COMPC_vect" OldName="SIG_OUTPUT_COMPARE4C">Timer/Counter4 Compare Match C</HasVector>
			<HasVector NewName="TIMER4_OVF_vect" OldName="SIG_OVERFLOW4">Timer/Counter4 Overflow</HasVector>
			<HasVector NewName="TIMER5_CAPT_vect" OldName="SIG_INPUT_CAPTURE5">Timer/Counter5 Capture Event</HasVector>
			<HasVector NewName="TIMER5_COMPA_vect" OldName="SIG_OUTPUT_COMPARE5A">Timer/Counter5 Compare Match A</HasVector>
			<HasVector NewName="TIMER5_COMPB_vect" OldName="SIG_OUTPUT_COMPARE5B">Timer/Counter5 Compare Match B</HasVector>
			<HasVector NewName="TIMER5_COMPC_vect" OldName="SIG_OUTPUT_COMPARE5C">Timer/Counter5 Compare Match C</HasVector>
			<HasVector NewName="TIMER5_OVF_vect" OldName="SIG_OVERFLOW5">Timer/Counter5 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="USART2_RX_vect" OldName="SIG_USART2_RECV">USART2, Rx Complete</HasVector>
			<HasVector NewName="USART2_TX_vect" OldName="SIG_USART2_TRANS">USART2, Tx Complete</HasVector>
			<HasVector NewName="USART2_UDRE_vect" OldName="SIG_USART2_DATA">USART2 Data register Empty</HasVector>
			<HasVector NewName="USART3_RX_vect" OldName="SIG_USART3_RECV">USART3, Rx Complete</HasVector>
			<HasVector NewName="USART3_TX_vect" OldName="SIG_USART3_TRANS">USART3, Tx Complete</HasVector>
			<HasVector NewName="USART3_UDRE_vect" OldName="SIG_USART3_DATA">USART3 Data register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega324p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega164p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega644p">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega644">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART0_RX_vect" OldName="SIG_UART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TX_vect" OldName="SIG_UART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny13">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny15">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="IO_PINS_vect" OldName="SIG_PIN, SIG_PIN_CHANGE">External Interrupt Request 0</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMP_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
		</Chip>
		<Chip Name="attiny26">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="IO_PINS_vect" OldName="SIG_PIN, SIG_PIN_CHANGE">External Interrupt Request 0</HasVector>
			<HasVector NewName="TIMER0_OVF0_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match 1A</HasVector>
			<HasVector NewName="TIMER1_CMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match 1B</HasVector>
			<HasVector NewName="TIMER1_OVF1_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_STRT_vect" OldName="SIG_USI_START">USI Start</HasVector>
		</Chip>
		<Chip Name="attiny43u">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny48">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT2_vect" OldName="SIG_PIN_CHANGE2">Pin Change Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT3_vect" OldName="SIG_PIN_CHANGE3">Pin Change Interrupt Request 3</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny24">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="EXT_INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter1 Capture Event</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_STR_vect" OldName="SIG_USI_START">USI START</HasVector>
			<HasVector NewName="WATCHDOG_vect" OldName="SIG_WATCHDOG_TIMEOUT">Watchdog Time-out</HasVector>
		</Chip>
		<Chip Name="attiny44">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="EXT_INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter1 Capture Event</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_STR_vect" OldName="SIG_USI_START">USI START</HasVector>
			<HasVector NewName="WATCHDOG_vect" OldName="SIG_WATCHDOG_TIMEOUT">Watchdog Time-out</HasVector>
		</Chip>
		<Chip Name="attiny84">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="EXT_INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter1 Capture Event</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_STR_vect" OldName="SIG_USI_START">USI START</HasVector>
			<HasVector NewName="WATCHDOG_vect" OldName="SIG_WATCHDOG_TIMEOUT">Watchdog Time-out</HasVector>
		</Chip>
		<Chip Name="attiny45">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny25">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny85">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="TIM0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">Timer/Counter Compare Match A</HasVector>
			<HasVector NewName="TIM0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B">Timer/Counter Compare Match B</HasVector>
			<HasVector NewName="TIM0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIM1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIM1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare Match B</HasVector>
			<HasVector NewName="TIM1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny261">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT_vect" OldName="SIG_PIN_CHANGE, SIG_PCINT" />
			<HasVector NewName="TIMER0_CAPT_vect" OldName="SIG_INPUT_CAPTURE0">ADC Conversion Complete</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPD_vect" OldName="SIG_OUTPUT_COMPARE0D">Timer/Counter1 Compare Match D</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny461">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT_vect" OldName="SIG_PIN_CHANGE, SIG_PCINT" />
			<HasVector NewName="TIMER0_CAPT_vect" OldName="SIG_INPUT_CAPTURE0">ADC Conversion Complete</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPD_vect" OldName="SIG_OUTPUT_COMPARE0D">Timer/Counter1 Compare Match D</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="attiny861">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT_vect" OldName="SIG_PIN_CHANGE, SIG_PCINT" />
			<HasVector NewName="TIMER0_CAPT_vect" OldName="SIG_INPUT_CAPTURE0">ADC Conversion Complete</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPD_vect" OldName="SIG_OUTPUT_COMPARE0D">Timer/Counter1 Compare Match D</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USI_OVF_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb1287">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb1286">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb647">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb646">
			<HasVector NewName="ADC_vect" OldName="SIG_ADC">ADC Conversion Complete</HasVector>
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMPA_vect" OldName="SIG_OUTPUT_COMPARE2A">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_COMPB_vect" OldName="SIG_OUTPUT_COMPARE2B">Timer/Counter2 Compare Match A</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_COMPC_vect" OldName="SIG_OUTPUT_COMPARE3C">Timer/Counter3 Compare Match C</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb162">
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90usb82">
			<HasVector NewName="ANALOG_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="INT4_vect" OldName="SIG_INTERRUPT4">External Interrupt Request 4</HasVector>
			<HasVector NewName="INT5_vect" OldName="SIG_INTERRUPT5">External Interrupt Request 5</HasVector>
			<HasVector NewName="INT6_vect" OldName="SIG_INTERRUPT6">External Interrupt Request 6</HasVector>
			<HasVector NewName="INT7_vect" OldName="SIG_INTERRUPT7">External Interrupt Request 7</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_COMPC_vect" OldName="SIG_OUTPUT_COMPARE1C">Timer/Counter1 Compare Match C</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART1_RX_vect" OldName="SIG_UART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TX_vect" OldName="SIG_UART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90s1200">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="at90s2313">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="TIMER0_OVF0_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT1_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter1 Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMP1_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match</HasVector>
			<HasVector NewName="TIMER1_OVF1_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90s4414">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="at90s8515">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega161">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="UART0_RX_vect" OldName="SIG_UART0_RECV">UART0, Rx Complete</HasVector>
			<HasVector NewName="UART0_TX_vect" OldName="SIG_UART0_TRANS">UART0, Tx Complete</HasVector>
			<HasVector NewName="UART0_UDRE_vect" OldName="SIG_UART0_DATA">UART0 Data Register Empty</HasVector>
			<HasVector NewName="UART1_RX_vect" OldName="SIG_UART1_RECV">UART1, Rx Complete</HasVector>
			<HasVector NewName="UART1_TX_vect" OldName="SIG_UART1_TRANS">UART1, Tx Complete</HasVector>
			<HasVector NewName="UART1_UDRE_vect" OldName="SIG_UART1_DATA">UART1 Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega162">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TIMER2_COMP_vect" OldName="SIG_OUTPUT_COMPARE2">Timer/Counter2 Compare Match</HasVector>
			<HasVector NewName="TIMER2_OVF_vect" OldName="SIG_OVERFLOW2">Timer/Counter2 Overflow</HasVector>
			<HasVector NewName="TIMER3_CAPT_vect" OldName="SIG_INPUT_CAPTURE3">Timer/Counter3 Capture Event</HasVector>
			<HasVector NewName="TIMER3_COMPA_vect" OldName="SIG_OUTPUT_COMPARE3A">Timer/Counter3 Compare Match A</HasVector>
			<HasVector NewName="TIMER3_COMPB_vect" OldName="SIG_OUTPUT_COMPARE3B">Timer/Counter3 Compare Match B</HasVector>
			<HasVector NewName="TIMER3_OVF_vect" OldName="SIG_OVERFLOW3">Timer/Counter3 Overflow</HasVector>
			<HasVector NewName="USART0_RXC_vect" OldName="SIG_USART0_RECV">USART0, Rx Complete</HasVector>
			<HasVector NewName="USART0_TXC_vect" OldName="SIG_USART0_TRANS">USART0, Tx Complete</HasVector>
			<HasVector NewName="USART0_UDRE_vect" OldName="SIG_UART0_DATA">USART0 Data Register Empty</HasVector>
			<HasVector NewName="USART1_RXC_vect" OldName="SIG_USART1_RECV">USART1, Rx Complete</HasVector>
			<HasVector NewName="USART1_TXC_vect" OldName="SIG_USART1_TRANS">USART1, Tx Complete</HasVector>
			<HasVector NewName="USART1_UDRE_vect" OldName="SIG_UART1_DATA">USART1, Data Register Empty</HasVector>
		</Chip>
		<Chip Name="atmega8515">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="SPM_RDY_vect" OldName="SIG_SPM_READY">Store Program Memory Ready</HasVector>
			<HasVector NewName="TIMER0_COMP_vect" OldName="SIG_OUTPUT_COMPARE0">Timer/Counter0 Compare Match</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="UART_RX_vect" OldName="SIG_UART_RECV">UART, Rx Complete</HasVector>
			<HasVector NewName="UART_TX_vect" OldName="SIG_UART_TRANS">UART, Tx Complete</HasVector>
			<HasVector NewName="UART_UDRE_vect" OldName="SIG_UART_DATA">UART Data Register Empty</HasVector>
		</Chip>
		<Chip Name="attiny11">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="IO_PINS_vect" OldName="SIG_PIN, SIG_PIN_CHANGE">External Interrupt Request 0</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="attiny12">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EE_RDY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="IO_PINS_vect" OldName="SIG_PIN, SIG_PIN_CHANGE">External Interrupt Request 0</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="attiny2313">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="EEPROM_READY_vect" OldName="SIG_EEPROM_READY, SIG_EE_READY" />
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="PCINT_vect" OldName="SIG_PIN_CHANGE, SIG_PCINT" />
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_CAPT_vect" OldName="SIG_INPUT_CAPTURE1">Timer/Counter Capture Event</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="USART_RX_vect" OldName="SIG_USART_RECV, SIG_UART_RECV">USART, Rx Complete</HasVector>
			<HasVector NewName="USART_TX_vect" OldName="SIG_USART_TRANS, SIG_UART_TRANS">USART, Tx Complete</HasVector>
			<HasVector NewName="USART_UDRE_vect" OldName="SIG_USART_DATA, SIG_UART_DATA">USART Data Register Empty</HasVector>
			<HasVector NewName="USI_OVERFLOW_vect" OldName="SIG_USI_OVERFLOW">USI Overflow</HasVector>
			<HasVector NewName="USI_START_vect" OldName="SIG_USI_START">USI Start Condition</HasVector>
			<HasVector NewName="WDT_OVERFLOW_vect" OldName="SIG_WATCHDOG_TIMEOUT, SIG_WDT_OVERFLOW">Watchdog Timer Overflow</HasVector>
		</Chip>
		<Chip Name="attiny28">
			<HasVector NewName="ANA_COMP_vect" OldName="SIG_COMPARATOR">Analog Comparator</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="LOWLEVEL_IO_PINS_vect" OldName="SIG_PIN">Low-level Input on Port B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="atmega32hvb">
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega406">
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="INT3_vect" OldName="SIG_INTERRUPT3">External Interrupt Request 3</HasVector>
			<HasVector NewName="PCINT0_vect" OldName="SIG_PIN_CHANGE0">Pin Change Interrupt Request 0</HasVector>
			<HasVector NewName="PCINT1_vect" OldName="SIG_PIN_CHANGE1">Pin Change Interrupt Request 1</HasVector>
			<HasVector NewName="SPM_READY_vect" OldName="SIG_SPM_READY">Store Program Memory Read</HasVector>
			<HasVector NewName="TWI_vect" OldName="SIG_2WIRE_SERIAL">2-wire Serial Interface</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="atmega16hva">
			<HasVector NewName="EE_READY_vect" OldName="SIG_EEPROM_READY">EEPROM Ready</HasVector>
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="INT1_vect" OldName="SIG_INTERRUPT1">External Interrupt Request 1</HasVector>
			<HasVector NewName="INT2_vect" OldName="SIG_INTERRUPT2">External Interrupt Request 2</HasVector>
			<HasVector NewName="SPI_STC_vect" OldName="SIG_SPI">Serial Transfer Complete</HasVector>
			<HasVector NewName="TIMER0_COMPA_vect" OldName="SIG_OUTPUT_COMPARE0A">TimerCounter0 Compare Match A</HasVector>
			<HasVector NewName="TIMER0_COMPB_vect" OldName="SIG_OUTPUT_COMPARE0B, SIG_OUTPUT_COMPARE0_B">Timer Counter 0 Compare Match B</HasVector>
			<HasVector NewName="TIMER0_OVF_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
			<HasVector NewName="TIMER1_COMPA_vect" OldName="SIG_OUTPUT_COMPARE1A">Timer/Counter1 Compare Match A</HasVector>
			<HasVector NewName="TIMER1_COMPB_vect" OldName="SIG_OUTPUT_COMPARE1B">Timer/Counter1 Compare MatchB</HasVector>
			<HasVector NewName="TIMER1_OVF_vect" OldName="SIG_OVERFLOW1">Timer/Counter1 Overflow</HasVector>
			<HasVector NewName="WDT_vect" OldName="SIG_WDT, SIG_WATCHDOG_TIMEOUT">Watchdog Timeout Interrupt</HasVector>
		</Chip>
		<Chip Name="at90s2323">
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="TIMER0_OVF0_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="at90s2343">
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="TIMER0_OVF0_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="attiny22">
			<HasVector NewName="INT0_vect" OldName="SIG_INTERRUPT0">External Interrupt 0</HasVector>
			<HasVector NewName="TIMER0_OVF0_vect" OldName="SIG_OVERFLOW0">Timer/Counter0 Overflow</HasVector>
		</Chip>
		<Chip Name="at86rf401">
			<HasVector NewName="TXDONE_vect" OldName="SIG_TXDONE">Transmission Done, Bit Timer Flag 2 Interrupt</HasVector>
			<HasVector NewName="TXEMPTY_vect" OldName="SIG_TXBE">Transmit Buffer Empty, Bit Itmer Flag 0 Interrupt</HasVector>
		</Chip>
	</ListOfChips>
</InterruptVectors>