// Seed: 579773049
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wire id_2
    , id_4
);
  always_latch id_4 <= -1'b0;
  assign module_1.id_5 = 0;
  logic id_5 = -1;
endmodule
module module_1 #(
    parameter id_33 = 32'd47
) (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    output wire id_5
    , id_36,
    input tri1 id_6,
    output tri id_7,
    output tri1 id_8,
    output wire id_9,
    input tri id_10,
    output supply0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    input supply1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input tri0 id_18,
    output uwire id_19,
    input supply1 id_20,
    input wor id_21,
    input wand id_22[-1 'd0 -  id_33 : 1],
    input tri1 id_23,
    input uwire id_24,
    output logic id_25,
    input uwire id_26,
    input wand id_27,
    input wor id_28,
    input wire id_29,
    input supply0 id_30,
    input supply1 id_31,
    output wire id_32,
    input tri0 _id_33,
    input tri id_34
);
  always @(*) id_4 <= -1;
  always id_25 <= id_21;
  module_0 modCall_1 (
      id_19,
      id_27,
      id_3
  );
endmodule
