verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v" \
"../../../bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v" \
"../../../bd/design_1/ipshared/7407/sources_1/new/cross_clock_domain_resetn.v" \
"../../../bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa.v" \
"../../../bd/design_1/ip/design_1_axi_isa_0_0/sim/design_1_axi_isa_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
