Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot bram_controller_sim_behav xil_defaultlib.bram_controller_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'blk_mem_gen_0' remains a black box since it has no binding entity [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sim_1/new/bram_controller_sim.vhd:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bram_controller [bram_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_controller_sim
Built simulation snapshot bram_controller_sim_behav
