<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="xilinx.com" name="u2" display_name="Smart SSD Storage Accelerator Card" url="http://www.xilinx.com/u50" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="u2_image.jpg" display_name="Smart SSD Storage Accelerator Card" sub_type="board" resolution="high">
      <description>Smart SSD Storage Accelerator Card</description>
    </image>
  </images>

  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>

  <file_version>1.0</file_version>

  <description>Smart SSD Storage Accelerator Card </description>

  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>

  <jumpers>
  </jumpers>

  <data_properties>
    <data_property_group name="OPERATING_CONDITIONS">
      <data_property_group name="SUPPLY_CURRENT_BUDGET">
        <data_property name="VCCINT"     value="42"/>
        <data_property name="VCCINT_IO"  value="7.38"/>
        <data_property name="VCCBRAM"    value="1.62"/>
        <data_property name="VCCAUX"     value="1.19"/>
        <data_property name="VCCAUX_IO"  value="0.056"/>
        <data_property name="VCCO18"     value="0.014"/>
        <data_property name="VCC_IO_HBM" value="3.84"/>
        <data_property name="VCC_HBM"    value="4.16"/>
        <data_property name="VCCAUX_HBM" value="0.2"/>
        <data_property name="MGTYVCCAUX" value="0.144"/>
        <data_property name="MGTYAVCC"   value="1.4"/>
        <data_property name="MGTYAVTT"   value="3.6"/>
        <data_property name="VCCADC"     value="0.02"/>
      </data_property_group> 
      <data_property name="THETAJA" value="0.75"/>
      <data_property name="AMBIENT_TEMP" value="55"/>
      <data_property name="DESIGN_POWER_BUDGET" value="60"/>
    </data_property_group>
  </data_properties>
  <components>


    <component name="part0" display_name="XCKU15P FPGA" type="fpga" part_name="xcku15p-ffva1156-2LV-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/u50">
      <description>XCKU15P FPGA</description>


    <interfaces>

		 <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>

		<interface mode="slave" name="default_300mhz_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_300mhz_clk0" preset_proc="default_300mhz_clk0_preset">
         
		 <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_300mhz_clk0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_300mhz_clk0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

  <interface mode="master" name="ddr4_sdram_c0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0" preset_proc="ddr4_sdram_c0_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		  
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
			
		
			
		
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
<!-- 				<pin_map port_index="16" component_pin="c0_ddr4_adr17"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_c1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_t1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_cke1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs_n0"/>
<!-- 				<pin_map port_index="1" component_pin="c0_ddr4_cs1_n"/>
                <pin_map port_index="2" component_pin="c0_ddr4_cs2_n"/>
				<pin_map port_index="3" component_pin="c0_ddr4_cs3_n"/>		 -->		
				
              </pin_maps>
            </port_map>

            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8"/>
              </pin_maps>
	    </port_map>

            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>

                <pin_map port_index="64" component_pin="c0_ddr4_dq64"/>		
                <pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c0_ddr4_dq71"/>				
				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
				<!-- <pin_map port_index="1" component_pin="c0_ddr4_odt1"/> -->
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 

		<interface mode="master" name="sfpdd_leds" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sfpdd_leds">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_6bits_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFPDD_0_ACTIVITY_LED"/>
                <pin_map port_index="1" component_pin="SFPDD_0_STATUS_LEDG"/>
                <pin_map port_index="2" component_pin="SFPDD_0_STATUS_LEDY"/>
                <pin_map port_index="3" component_pin="SFPDD_1_ACTIVITY_LED"/>
                <pin_map port_index="4" component_pin="SFPDD_1_STATUS_LEDG"/>
                <pin_map port_index="5" component_pin="SFPDD_1_STATUS_LEDY"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="rs232_fpga_msp" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_fpga_msp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_msp_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_TXD_MSP"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_msp_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_RXD_MSP"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

    <interface mode="master" name="rs232_cmc" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_cmc">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_cmc_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_TXD_MSP"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_cmc_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_RXD_MSP"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>        

		<interface mode="master" name="reset_gpio_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="reset_si5394" preset_proc="reset_si5394_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="SI_RSTBB" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="SI_RSTBB"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="reset_gpio2_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="reset_si5394" preset_proc="reset2_si5394_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="SI_RSTBB" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="SI_RSTBB"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="gpio_si5394" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_si5394">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="SI_INTRB_PLL_LOCK_IN_LOS" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="SI_INTRB"/>
                <pin_map port_index="1" component_pin="SI_PLL_LOCK"/>
                <pin_map port_index="2" component_pin="SI_IN_LOS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="msp_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="msp_gpio">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="GPIO_MSP_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_MSP0"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_1_io0_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_1_io0_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_1_io0_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_1_io0_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_1_io0_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_1_io0_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_1_io1_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="1" component_pin="spi_1_io1_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_1_io1_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="1" component_pin="spi_1_io1_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_1_io1_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="1" component_pin="spi_1_io1_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_1_io2_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="2" component_pin="spi_1_io2_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_1_io2_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="2" component_pin="spi_1_io2_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_1_io2_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="2" component_pin="spi_1_io2_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_1_io3_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="3" component_pin="spi_1_io3_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_1_io3_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="3" component_pin="spi_1_io3_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_1_io3_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="3" component_pin="spi_1_io3_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_1_ss_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="4" component_pin="spi_1_ss_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_1_ss_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="4" component_pin="spi_1_ss_1_io"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_1_ss_1_io" dir="inout">
              <pin_maps>
                <pin_map port_index="4" component_pin="spi_1_ss_1_io"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="slave" name="iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="IIC_0_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="IIC_0_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="IIC_0_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="IIC_0_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="IIC_0_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="IIC_0_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_0_scl"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	    <interface mode="slave" name="qsfp_refclk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp_refclk0">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_gt_refclk0_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_gt_refclk0_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_gt_refclk0_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_gt_refclk0_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	    <interface mode="slave" name="qsfp_refclk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp_refclk1">
          <parameters>
            <parameter name="frequency" value="322265625"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_gt_refclk1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_gt_refclk1_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_gt_refclk1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_gt_refclk1_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="slave" name="cmc_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="cmc_clk">
		 <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="1"/>
		  </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="cmc_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cmc_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="cmc_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="cmc_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="slave" name="hbm_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="hbm_clk">
		 <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
		  </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="hbm_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="hbm_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="hbm_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="hbm_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	    <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	    <parameters>
	      <parameter name="frequency" value="100000000"/>
	    </parameters>
	    <preferred_ips>
	      <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	      <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
	    </preferred_ips>
	    <port_maps>
	      <port_map logical_port="CLK_P" physical_port="pcie_mgt_clk_p" dir="in">
	        <pin_maps>
		  <pin_map port_index="0" component_pin="pcie_mgt_clk_p"/>
	        </pin_maps>
	      </port_map>
	      <port_map logical_port="CLK_N" physical_port="pcie_mgt_clk_n" dir="in">
	        <pin_maps>
		  <pin_map port_index="0" component_pin="pcie_mgt_clk_n"/>
	        </pin_maps>
	      </port_map>
	    </port_maps>
	    </interface>

		<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>

          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>

	    <interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>

		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>

		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>


		<interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex16_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_n"/>
				<pin_map port_index="9"  component_pin="pcie_tx9_n"/>
				<pin_map port_index="10" component_pin="pcie_tx10_n"/>
				<pin_map port_index="11" component_pin="pcie_tx11_n"/>
				<pin_map port_index="12" component_pin="pcie_tx12_n"/>
				<pin_map port_index="13" component_pin="pcie_tx13_n"/>
				<pin_map port_index="14" component_pin="pcie_tx14_n"/>
				<pin_map port_index="15" component_pin="pcie_tx15_n"/>

              </pin_maps>
            </port_map>

            <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_n"/>
				<pin_map port_index="9"  component_pin="pcie_rx9_n"/>
				<pin_map port_index="10" component_pin="pcie_rx10_n"/>
				<pin_map port_index="11" component_pin="pcie_rx11_n"/>
				<pin_map port_index="12" component_pin="pcie_rx12_n"/>
				<pin_map port_index="13" component_pin="pcie_rx13_n"/>
				<pin_map port_index="14" component_pin="pcie_rx14_n"/>
				<pin_map port_index="15" component_pin="pcie_rx15_n"/>

              </pin_maps>
            </port_map>

            <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_tx8_p"/>
				<pin_map port_index="9"  component_pin="pcie_tx9_p"/>
				<pin_map port_index="10" component_pin="pcie_tx10_p"/>
				<pin_map port_index="11" component_pin="pcie_tx11_p"/>
				<pin_map port_index="12" component_pin="pcie_tx12_p"/>
				<pin_map port_index="13" component_pin="pcie_tx13_p"/>
				<pin_map port_index="14" component_pin="pcie_tx14_p"/>
				<pin_map port_index="15" component_pin="pcie_tx15_p"/>

              </pin_maps>
            </port_map>

            <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
                <pin_map port_index="8"  component_pin="pcie_rx8_p"/>
				<pin_map port_index="9"  component_pin="pcie_rx9_p"/>
				<pin_map port_index="10" component_pin="pcie_rx10_p"/>
				<pin_map port_index="11" component_pin="pcie_rx11_p"/>
				<pin_map port_index="12" component_pin="pcie_rx12_p"/>
				<pin_map port_index="13" component_pin="pcie_rx13_p"/>
				<pin_map port_index="14" component_pin="pcie_rx14_p"/>
				<pin_map port_index="15" component_pin="pcie_rx15_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X1Y1" />
          </parameters>
        </interface>

        <interface mode="master" name="qsfp_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_1x_preset">
    		<description>1-lane GT interface over QSFP</description>
    		<preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    		</preferred_ips>
    		<port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp0_txn1" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp0_txp1" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp0_rxn1" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp0_rxp1" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                  </pin_maps>
                </port_map>
              </port_maps>
              <parameters>
                <parameter name="gt_loc" value="" />
              </parameters>
            </interface>

    		<interface mode="master" name="qsfp_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_2x_preset">
    		<description>2-lane GT interface over QSFP</description>
    		<preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
        	</preferred_ips>
    		<port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp0_txn2" dir="out" left="1" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp0_txp2" dir="out" left="1" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp0_rxn2" dir="in" left="1" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp0_rxp2" dir="in" left="1" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                  </pin_maps>
                </port_map>
              </port_maps>
              <parameters>
                <parameter name="gt_loc" value="" />
              </parameters>
            </interface>

    		<interface mode="master" name="qsfp_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_3x_preset">
    		<description>3-lane GT interface over QSFP</description>
    		<preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    		</preferred_ips>
    		<port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp0_txn3" dir="out" left="2" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                    <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp0_txp3" dir="out" left="2" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                    <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp0_rxn3" dir="in" left="2" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                    <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp0_rxp3" dir="in" left="2" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                    <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
                  </pin_maps>
                </port_map>
              </port_maps>
              <parameters>
                <parameter name="gt_loc" value="" />
              </parameters>
            </interface>

    		<interface mode="master" name="qsfp_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp0_4x_preset">
    		<description>4-lane GT interface over QSFP</description>
    		<preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="2"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
    		</preferred_ips>
    		<port_maps>
                <port_map logical_port="GTX_N" physical_port="qsfp0_txn4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                    <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
                    <pin_map port_index="3" component_pin="qsfp0_TX_N3"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GTX_P" physical_port="qsfp0_txp4" dir="out" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                    <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
                    <pin_map port_index="3" component_pin="qsfp0_TX_P3"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_N" physical_port="qsfp0_rxn4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                    <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
                    <pin_map port_index="3" component_pin="qsfp0_RX_N3"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="GRX_P" physical_port="qsfp0_rxp4" dir="in" left="3" right="0">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                    <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                    <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
                    <pin_map port_index="3" component_pin="qsfp0_RX_P3"/>
                  </pin_maps>
                </port_map>
              </port_maps>
              <parameters>
                <parameter name="gt_loc" value="" />
              </parameters>
            </interface>


    </interfaces>

    </component>

	<component name="sfpdd_leds" display_name="SFP-DD LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603IW-TR" vendor="LUMEX">
      <description>Status LEDs, 5-3 are for SFP-DD1 and 2-0 are for SFP-DD0 in the order [STATUS_LEDY,STATUS_LEDG,ACTIVITY_LED] </description>
    </component>

	<component name="ddr4_sdram_c0" display_name="DDR4 SDRAM C0" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA18ASF2G72PZ-2G3" vendor="Micron" spec_url="https://www.micron.com/">
      <description>16GB DDR4 SDRAM memory C0</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
		<parameter name="SLR" value="SLR0"/>
      </parameters> 
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0" display_name="ddr4_sdram_c0">
          <interfaces>
            <interface name="ddr4_sdram_c0"/>
			<interface name="default_300mhz_clk0" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component>  

	<component name="default_300mhz_clk0" display_name="300 MHz System differential clock0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips> 
    </component>

	<component name="rs232_fpga_msp" display_name="MSP_UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>SC-to-UART Bridge, which allows serial communication to SC </description>
      <pins>
        <pin index="0" name="rs232_fpga_uart_msp_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_fpga_uart_msp_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>

  <component name="rs232_cmc" display_name="MSP_UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>SC-to-UART Bridge, which allows serial communication to SC </description>
      <pins>
        <pin index="0" name="rs232_cmc_uart_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_cmc_uart_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>    

	<component name="reset_si5394" display_name="reset to SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>reset to SI5394</description>
    </component>

	<component name="gpio_si5394" display_name="GPIO from SI5394" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>GPIO from SI5394</description>
    </component>

	<component name="msp_gpio" display_name="GPIO between the SC and the CMC" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>GPIO between the SC and the CMC</description>
    </component>

	<component name="iic" display_name="IIC_0" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="SI5394" vendor="Samsung" spec_url="www.samsung.com">
      <description>I2C to SSD</description>
    </component>

	<component name="spi" display_name="qspi interface" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>SPI to SI5394</description>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
      </preferred_ips>
    </component>

	<component name="qsfp_refclk0" display_name="QSFP reference differential clock input 0" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 161 MHz oscillator used as a GT reference clock on the board</description>
      <parameters>
        <parameter name="frequency" value="161132812"/>
      </parameters>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>

	<component name="qsfp_refclk1" display_name="QSFP reference differential clock input 1" type="chip" sub_type="system_clock" major_group="High Speed Tranceivers" part_name="SI5394" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 322 MHz oscillator used as a GT reference clock on the board</description>
      <parameters>
        <parameter name="frequency" value="322265625"/>
      </parameters>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
      </preferred_ips>
    </component>

	<component name="cmc_clk" display_name="CMC differential clock input" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as CMC differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="1"/>
      </preferred_ips>
    </component>

    <component name="hbm_clk" display_name="HBM differential clock input" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53306-B-GM" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 100 MHz oscillator used as HBM differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
    </component>

	<component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="High Speed Tranceivers" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
      <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
      </preferred_ips>
    </component>

	<component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="High Speed Tranceivers">
      <description>PCI Express</description>

      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>

		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>

          </preferred_ips>
        </component_mode>

		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>

		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>


		<component_mode name="pci_express_x16" display_name="pci_express x16 ">
          <interfaces>
            <interface name="pci_express_x16"/>
            <interface name="pcie_perstn" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="qdma" order="1"/>
	        <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="2"/>
          </preferred_ips>
        </component_mode>

      </component_modes>

    </component>

    <component name="qsfp" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="High Speed Tranceivers" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
          <description>QSFP Connector 0</description>

    	  <component_modes>

            <component_mode name="qsfp_1x_161" display_name="qsfp_1x_161">
    		  <interfaces>
    				<interface name="qsfp_1x"/>
    				<interface name="qsfp_refclk0" optional="true"/>
    		   </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
              </preferred_ips>
            </component_mode>

        	<component_mode name="qsfp_2x_161" display_name="qsfp_2x_161">
    		  <interfaces>
    				<interface name="qsfp_2x"/>
      				<interface name="qsfp_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
              </preferred_ips>
            </component_mode>

    	    <component_mode name="qsfp_3x_161" display_name="qsfp_3x_161">
              <interfaces>
    				<interface name="qsfp_3x"/>
    				<interface name="qsfp_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
              </preferred_ips>
            </component_mode>

    		<component_mode name="qsfp_4x_161" display_name="qsfp_4x_161">
              <interfaces>
    				<interface name="qsfp_4x"/>
    				<interface name="qsfp_refclk0" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>
              </preferred_ips>
            </component_mode>


            <component_mode name="qsfp_1x_322" display_name="qsfp_1x_322">
    		  <interfaces>
    				<interface name="qsfp_1x"/>
    				<interface name="qsfp_refclk1" optional="true"/>
    		   </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
              </preferred_ips>
            </component_mode>

        	<component_mode name="qsfp_2x_322" display_name="qsfp_2x_322">
    		  <interfaces>
    				<interface name="qsfp_2x"/>
      				<interface name="qsfp_refclk1" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
              </preferred_ips>
            </component_mode>

    	    <component_mode name="qsfp_3x_322" display_name="qsfp_3x_322">
              <interfaces>
    				<interface name="qsfp_3x"/>
    				<interface name="qsfp_refclk1" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
              </preferred_ips>
            </component_mode>

    		<component_mode name="qsfp_4x_322" display_name="qsfp_4x_322">
              <interfaces>
    				<interface name="qsfp_4x"/>
    				<interface name="qsfp_refclk1" optional="true"/>
              </interfaces>
              <preferred_ips>
    			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
        		<preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
    			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="2"/>
              </preferred_ips>
            </component_mode>


        </component_modes>
        </component>

 </components>


  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>


  <connections>

	<connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

	<connection name="part0_sfpdd_leds" component1="part0" component2="sfpdd_leds">
      <connection_map name="part0_sfpdd_leds_1" typical_delay="5" c1_st_index="3" c1_end_index="8" c2_st_index="0" c2_end_index="5"/>
    </connection>


    <connection name="part0_sysclk0_300MHZ" component1="part0" component2="default_300mhz_clk0">
      <connection_map name="part0_sysclk0_300MHZ_1" typical_delay="5" c1_st_index="30" c1_end_index="31" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_ddr4_sdram_c0" component1="part0" component2="ddr4_sdram_c0">
      <connection_map name="part0_ddr4_sdram_c0_1" typical_delay="5" c1_st_index="200" c1_end_index="343" c2_st_index="0" c2_end_index="143"/>
    </connection>

	<connection name="part0_rs232_uart_msp" component1="part0" component2="rs232_fpga_msp">
      <connection_map name="part0_rs232_uart_msp" typical_delay="5" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
    </connection>

  <connection name="part0_rs232_cmc" component1="part0" component2="rs232_cmc">
      <connection_map name="part0_rs232_cmc" typical_delay="5" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
    </connection>    

	<connection name="part0_reset_si5394" component1="part0" component2="reset_si5394">
      <connection_map name="part0_reset_si5394" typical_delay="5" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
    </connection>

	<connection name="part0_gpio_si5394" component1="part0" component2="gpio_si5394">
      <connection_map name="part0_gpio_si5394" typical_delay="5" c1_st_index="12" c1_end_index="14" c2_st_index="0" c2_end_index="2"/>
    </connection>

	<connection name="part0_msp_gpio" component1="part0" component2="msp_gpio">
      <connection_map name="part0_msp_gpio" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="0" c2_end_index="0"/>
    </connection>

	<connection name="part0_iic_0" component1="part0" component2="iic">
      <connection_map name="part0_iic_0" typical_delay="5" c1_st_index="112" c1_end_index="113" c2_st_index="0" c2_end_index="1"/>
    </connection>

	<connection name="part0_spi" component1="part0" component2="spi">
      <connection_map name="part0_spi" typical_delay="5" c1_st_index="20" c1_end_index="24" c2_st_index="0" c2_end_index="4"/>
    </connection>


	 <connection name="part0_qsfp_refclk0" component1="part0" component2="qsfp_refclk0">
      <connection_map name="part0_qsfp_refclk0" typical_delay="5" c1_st_index="104" c1_end_index="105" c2_st_index="0" c2_end_index="1"/>
    </connection>

	 <connection name="part0_qsfp_refclk1" component1="part0" component2="qsfp_refclk1">
      <connection_map name="part0_qsfp_refclk1" typical_delay="5" c1_st_index="106" c1_end_index="107" c2_st_index="0" c2_end_index="1"/>
    </connection>

	 <connection name="part0_cmc_clk_100MHZ" component1="part0" component2="cmc_clk">
      <connection_map name="part0_cmc_clk_100MHZ" typical_delay="5" c1_st_index="108" c1_end_index="109" c2_st_index="0" c2_end_index="1"/>
    </connection>

	 <connection name="part0_hbm_clk_100MHZ" component1="part0" component2="hbm_clk">
      <connection_map name="part0_hbm_clk_100MHZ" typical_delay="5" c1_st_index="110" c1_end_index="111" c2_st_index="0" c2_end_index="1"/>
    </connection>

	<connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk" typical_delay="5" c1_st_index="700" c1_end_index="701" c2_st_index="0" c2_end_index="1"/>
    </connection>

	<connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="702" c1_end_index="765" c2_st_index="0" c2_end_index="63"/>
    </connection>

	<connection name="part0_qsfp_gt" component1="part0" component2="qsfp">
      <connection_map name="part0_sfpdd_gt" typical_delay="5" c1_st_index="800" c1_end_index="815" c2_st_index="0" c2_end_index="15"/>
    </connection>

  </connections>

 <ip_associated_rules>
    <ip_associated_rule name="default">

	   <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/>
          </associated_board_interfaces>
       </ip>

	   <ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/>
          </associated_board_interfaces>
       </ip>

       <ip vendor="xilinx.com" library="ip" name="qdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/>
          </associated_board_interfaces>
       </ip>

	   <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_refclk" order="0"/>
             <associated_board_interface name="cmc_clk" order="1"/>
             <associated_board_interface name="hbm_clk" order="2"/>
          </associated_board_interfaces>
       </ip>

	   <ip vendor="xilinx.com" library="ip" name="clk_wiz" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="cmc_clk" order="0"/>
             <associated_board_interface name="pcie_refclk" order="1"/>
             <associated_board_interface name="hbm_clk" order="2"/>
          </associated_board_interfaces>
       </ip>

     <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
            <associated_board_interface name="qsfp_1x" order="0"/>
            <associated_board_interface name="qsfp_2x" order="1"/>
            <associated_board_interface name="qsfp_3x" order="2"/>
            <associated_board_interface name="qsfp_4x" order="3"/>

          </associated_board_interfaces>
       </ip>


	  <ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			      <associated_board_interface name="qsfp_1x" order="0"/>
            <associated_board_interface name="qsfp_2x" order="1"/>
            <associated_board_interface name="qsfp_3x" order="2"/>
            <associated_board_interface name="qsfp_4x" order="3"/>

          </associated_board_interfaces>
       </ip>



	  <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_2x" order="0"/>
			       <associated_board_interface name="qsfp_4x" order="1"/>

          </associated_board_interfaces>
       </ip>



	  <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			       <associated_board_interface name="qsfp_4x" order="0"/>
          </associated_board_interfaces>
      </ip>


		<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_refclk0" order="0"/>
             <associated_board_interface name="qsfp_refclk1" order="1"/>
          </associated_board_interfaces>
       </ip>


		<ip vendor="xilinx.com" library="ip" name="usxgmii" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_refclk0" order="0"/>
             <associated_board_interface name="qsfp_refclk1" order="1"/>
          </associated_board_interfaces>
       </ip>


		<ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_refclk0" order="0"/>
             <associated_board_interface name="qsfp_refclk1" order="1"/>
          </associated_board_interfaces>
       </ip>



	   <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp_refclk0" order="0"/>
             <associated_board_interface name="qsfp_refclk1" order="1"/>
          </associated_board_interfaces>
      </ip>

    </ip_associated_rule>
 </ip_associated_rules>

</board>
