# Addition / Subtraction

## Basic Addition and Counting

### 半加器

![](./assets/11.png)

### 全加器
![](./assets/12.png)

使用 transmission gate 实现 4-1 mux


使用 majority gate 实现全加器：



ab = maj(a, b, 0)
a v b = maj(a, b, 1)

### bit-serial 加法器
![](./assets/13.png)

### ripple-carry 加法器
![](./assets/14.png)
![](./assets/15.png)

### saturating 加法器

![](./assets/16.png)

### 进位完成检测

![](./assets/17.png)

* 如果xi yi都为0，Ci+1为0，Bi+1为1；
* 如果xi yi有一个为1，Ci+1传递Ci，Bi+1传递Bi；（由于xi-1, yi-1也要满足这三条，所以Ci和Bi在进位完成之后必定相反）
* 如果xi yi都为1，Ci+1为1，Bi+1为0；

### Constant Counters

![](./assets/18.png)

### Manchester Carry Network

* generated: gi = xi \* yi
* propagated: pi = xi ^ yi
* annihilated(absorbed): ai = (xi + yi)'
* transfer: ti = ai' = xi + yi
* carry: ci+1 = gi + ci \* pi
* sum: si = xi ^ yi ^ ci

![](./assets/19.png)


## Carry-Lookahead Adders

## Variations in Fast Adder

## Multioperand Addition

