 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:39:33 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/U68/Y (AOI221X2M)                               0.74       1.39 r
  DUT_ALU/U66/Y (AOI31X2M)                                0.39       1.78 f
  DUT_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00       1.78 f
  data arrival time                                                  1.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: DUT_REGFILE/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][7]/CK (DFFRHQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][7]/Q (DFFRHQX4M)              0.36       0.36 f
  DUT_REGFILE/U8/Y (CLKINVX32M)                           0.10       0.45 r
  DUT_REGFILE/U9/Y (INVX32M)                              0.10       0.55 f
  DUT_REGFILE/REG1[7] (RegFile)                           0.00       0.55 f
  DUT_ALU/B[7] (ALU)                                      0.00       0.55 f
  DUT_ALU/add_41/B[7] (ALU_DW01_add_0)                    0.00       0.55 f
  DUT_ALU/add_41/U1_7/CO (ADDFX2M)                        0.45       1.00 f
  DUT_ALU/add_41/SUM[8] (ALU_DW01_add_0)                  0.00       1.00 f
  DUT_ALU/U125/Y (AOI21X2M)                               0.50       1.49 r
  DUT_ALU/U124/Y (AOI21X2M)                               0.31       1.80 f
  DUT_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00       1.80 f
  data arrival time                                                  1.80

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/U122/Y (AOI221X2M)                              0.77       1.42 r
  DUT_ALU/U120/Y (AOI31X2M)                               0.39       1.81 f
  DUT_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00       1.81 f
  data arrival time                                                  1.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: DUT_REGFILE/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][6]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][6]/Q (DFFRHQX8M)              0.70       0.70 f
  DUT_REGFILE/REG0[6] (RegFile)                           0.00       0.70 f
  DUT_ALU/A[6] (ALU)                                      0.00       0.70 f
  DUT_ALU/U118/Y (AOI221X2M)                              0.75       1.45 r
  DUT_ALU/U116/Y (AOI31X2M)                               0.39       1.84 f
  DUT_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00       1.84 f
  data arrival time                                                  1.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: DUT_REGFILE/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][2]/Q (DFFRHQX8M)              0.39       0.39 r
  DUT_REGFILE/U3/Y (BUFX32M)                              0.22       0.61 r
  DUT_REGFILE/REG1[2] (RegFile)                           0.00       0.61 r
  DUT_ALU/B[2] (ALU)                                      0.00       0.61 r
  DUT_ALU/U157/Y (OAI222X1M)                              0.42       1.03 f
  DUT_ALU/U96/Y (AOI221X2M)                               0.57       1.60 r
  DUT_ALU/U94/Y (AOI31X2M)                                0.39       1.99 f
  DUT_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00       1.99 f
  data arrival time                                                  1.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: DUT_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)               0.74       0.74 f
  DUT_REGFILE/REG0[0] (RegFile)                           0.00       0.74 f
  DUT_ALU/A[0] (ALU)                                      0.00       0.74 f
  DUT_ALU/U35/Y (BUFX6M)                                  0.57       1.32 f
  DUT_ALU/U18/Y (AOI222X4M)                               0.49       1.81 r
  DUT_ALU/U4/Y (AOI31X4M)                                 0.26       2.07 f
  DUT_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                     0.00       2.07 f
  data arrival time                                                  2.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: DUT_REGFILE/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][3]/CK (DFFRHQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][3]/Q (DFFRHQX2M)              0.47       0.47 r
  DUT_REGFILE/U4/Y (CLKBUFX40M)                           0.30       0.76 r
  DUT_REGFILE/REG1[3] (RegFile)                           0.00       0.76 r
  DUT_ALU/B[3] (ALU)                                      0.00       0.76 r
  DUT_ALU/U160/Y (OAI222X1M)                              0.42       1.18 f
  DUT_ALU/U104/Y (AOI221X2M)                              0.57       1.75 r
  DUT_ALU/U102/Y (AOI31X2M)                               0.39       2.14 f
  DUT_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00       2.14 f
  data arrival time                                                  2.14

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: DUT_REGFILE/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][4]/CK (DFFRQX4M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][4]/Q (DFFRQX4M)               0.50       0.50 r
  DUT_REGFILE/U6/Y (BUFX32M)                              0.26       0.76 r
  DUT_REGFILE/REG1[4] (RegFile)                           0.00       0.76 r
  DUT_ALU/B[4] (ALU)                                      0.00       0.76 r
  DUT_ALU/U151/Y (OAI222X1M)                              0.43       1.19 f
  DUT_ALU/U109/Y (AOI221X2M)                              0.57       1.76 r
  DUT_ALU/U107/Y (AOI31X2M)                               0.39       2.15 f
  DUT_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00       2.15 f
  data arrival time                                                  2.15

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: DUT_REGFILE/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][1]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][1]/Q (DFFRHQX8M)              0.58       0.58 f
  DUT_REGFILE/REG1[1] (RegFile)                           0.00       0.58 f
  DUT_ALU/B[1] (ALU)                                      0.00       0.58 f
  DUT_ALU/U163/Y (OAI2B2X1M)                              0.51       1.09 f
  DUT_ALU/U93/Y (AOI211X2M)                               0.65       1.74 r
  DUT_ALU/U9/Y (AOI31X2M)                                 0.41       2.16 f
  DUT_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00       2.16 f
  data arrival time                                                  2.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (DFFRQX4M)      0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (DFFRQX4M)       0.75       0.75 f
  DUT_ALU/OUT_VALID (ALU)                  0.00       0.75 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL)        0.00       0.75 f
  DUT_SYS_CTRL/U26/Y (NAND2X2M)            0.86       1.61 r
  DUT_SYS_CTRL/U24/Y (NAND2X2M)            1.00       2.61 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL)           0.00       2.61 f
  DUT_ALU/EN (ALU)                         0.00       2.61 f
  DUT_ALU/OUT_VALID_reg/D (DFFRQX4M)       0.00       2.61 f
  data arrival time                                   2.61

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DUT_ALU/OUT_VALID_reg/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         2.67


  Startpoint: DUT_REGFILE/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][7]/CK (DFFRHQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][7]/Q (DFFRHQX4M)              0.36       0.36 f
  DUT_REGFILE/U8/Y (CLKINVX32M)                           0.10       0.45 r
  DUT_REGFILE/U9/Y (INVX32M)                              0.10       0.55 f
  DUT_REGFILE/REG1[7] (RegFile)                           0.00       0.55 f
  DUT_ALU/B[7] (ALU)                                      0.00       0.55 f
  DUT_ALU/mult_47/B[7] (ALU_DW02_mult_0)                  0.00       0.55 f
  DUT_ALU/mult_47/U34/Y (CLKINVX4M)                       0.72       1.27 r
  DUT_ALU/mult_47/U25/Y (NOR2X2M)                         0.48       1.75 f
  DUT_ALU/mult_47/U9/Y (AND2X2M)                          0.39       2.14 f
  DUT_ALU/mult_47/FS_1/B[13] (ALU_DW01_add_1)             0.00       2.14 f
  DUT_ALU/mult_47/FS_1/U8/Y (CLKXOR2X2M)                  0.38       2.52 f
  DUT_ALU/mult_47/FS_1/SUM[13] (ALU_DW01_add_1)           0.00       2.52 f
  DUT_ALU/mult_47/PRODUCT[15] (ALU_DW02_mult_0)           0.00       2.52 f
  DUT_ALU/U47/Y (OAI2BB1X2M)                              0.40       2.91 f
  DUT_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00       2.91 f
  data arrival time                                                  2.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        2.88


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U53/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U50/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U51/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U48/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U52/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: DUT_REGFILE/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][7]/Q (DFFRHQX8M)              0.65       0.65 f
  DUT_REGFILE/REG0[7] (RegFile)                           0.00       0.65 f
  DUT_ALU/A[7] (ALU)                                      0.00       0.65 f
  DUT_ALU/sub_44/A[7] (ALU_DW01_sub_0)                    0.00       0.65 f
  DUT_ALU/sub_44/U2_7/CO (ADDFX2M)                        0.68       1.33 f
  DUT_ALU/sub_44/U8/Y (INVX2M)                            0.25       1.58 r
  DUT_ALU/sub_44/DIFF[8] (ALU_DW01_sub_0)                 0.00       1.58 r
  DUT_ALU/U135/Y (AOI211X2M)                              0.28       1.87 f
  DUT_ALU/U134/Y (INVX2M)                                 0.47       2.34 r
  DUT_ALU/U79/Y (NAND2X4M)                                0.67       3.01 f
  DUT_ALU/U49/Y (OAI2BB1X2M)                              0.45       3.46 r
  DUT_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00       3.46 r
  data arrival time                                                  3.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.37      54.63 f
  DUT_UART/RX_IN_S (UART)                                 0.00      54.63 f
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/D (EDFFX1M)
                                                          0.00      54.63 f
  data arrival time                                                 54.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -54.63
  --------------------------------------------------------------------------
  slack (MET)                                                       54.89


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.37      54.63 f
  DUT_UART/RX_IN_S (UART)                                 0.00      54.63 f
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/D (EDFFX1M)
                                                          0.00      54.63 f
  data arrival time                                                 54.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -54.63
  --------------------------------------------------------------------------
  slack (MET)                                                       54.89


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.37      54.63 f
  DUT_UART/RX_IN_S (UART)                                 0.00      54.63 f
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.63 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/D (EDFFX1M)
                                                          0.00      54.63 f
  data arrival time                                                 54.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -54.63
  --------------------------------------------------------------------------
  slack (MET)                                                       54.89


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.69      54.95 r
  DUT_UART/RX_IN_S (UART)                                 0.00      54.95 r
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_fsm/RX_IN (RX_FSM)              0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_fsm/U45/Y (OAI33X4M)            0.30      55.25 f
  DUT_UART/U0_UART_RX/DUT_fsm/U34/Y (AOI31X2M)            0.31      55.55 r
  DUT_UART/U0_UART_RX/DUT_fsm/U32/Y (OAI221X1M)           0.41      55.97 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/D (DFFRX2M)
                                                          0.00      55.97 f
  data arrival time                                                 55.97

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/CK (DFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                -55.97
  --------------------------------------------------------------------------
  slack (MET)                                                       55.96


  Startpoint: DUT_RST_SYNC_1/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: DUT_RST_SYNC_1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  DUT_RST_SYNC_1/sync_reg_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  DUT_RST_SYNC_1/sync_reg_reg[0]/Q (DFFRQX2M)             0.56       0.56 f
  DUT_RST_SYNC_1/sync_reg_reg[1]/D (DFFRQX2M)             0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_RST_SYNC_1/sync_reg_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg[2][0]/CK (DFFRQX2M)       0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg[2][0]/Q (DFFRQX2M)        0.56       0.56 f
  DUT_FIFO/DUT_R2W/sync_reg_reg[2][1]/D (DFFRQX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_R2W/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg[3][0]/CK (DFFRQX2M)       0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg[3][0]/Q (DFFRQX2M)        0.56       0.56 f
  DUT_FIFO/DUT_R2W/sync_reg_reg[3][1]/D (DFFRQX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_R2W/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg[1][0]/CK (DFFRQX2M)       0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg[1][0]/Q (DFFRQX2M)        0.56       0.56 f
  DUT_FIFO/DUT_R2W/sync_reg_reg[1][1]/D (DFFRQX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_R2W/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg[0][0]/CK (DFFRQX2M)       0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg[0][0]/Q (DFFRQX2M)        0.56       0.56 f
  DUT_FIFO/DUT_R2W/sync_reg_reg[0][1]/D (DFFRQX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_R2W/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_DATA_SYNC/pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/pulse_reg/CK (DFFRQX2M)                   0.00       0.00 r
  DUT_DATA_SYNC/pulse_reg/Q (DFFRQX2M)                    0.65       0.65 f
  DUT_DATA_SYNC/enable_pulse_reg/D (DFFRQX2M)             0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: DUT_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_DATA_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_DATA_SYNC/sync_reg_reg[1]/D (DFFRQX2M)              0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: DUT_DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_DATA_SYNC/pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_DATA_SYNC/sync_reg_reg[1]/Q (DFFRQX2M)              0.56       0.56 f
  DUT_DATA_SYNC/U15/Y (NOR2BX2M)                          0.26       0.82 f
  DUT_DATA_SYNC/pulse_reg/D (DFFRQX2M)                    0.00       0.82 f
  data arrival time                                                  0.82

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_DATA_SYNC/pulse_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: DUT_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][6]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][6]/Q (DFFRHQX8M)              0.45       0.45 f
  DUT_REGFILE/U232/Y (OAI2BB2X1M)                         0.49       0.94 f
  DUT_REGFILE/regArr_reg[1][6]/D (DFFRHQX8M)              0.00       0.94 f
  data arrival time                                                  0.94

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[1][6]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: DUT_REGFILE/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][2]/Q (DFFRHQX8M)              0.39       0.39 r
  DUT_REGFILE/U3/Y (BUFX32M)                              0.22       0.61 r
  DUT_REGFILE/U221/Y (OAI2BB2X1M)                         0.41       1.02 r
  DUT_REGFILE/regArr_reg[1][2]/D (DFFRHQX8M)              0.00       1.02 r
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: DUT_REGFILE/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][7]/CK (DFFRHQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][7]/Q (DFFRHQX4M)              0.36       0.36 f
  DUT_REGFILE/U8/Y (CLKINVX32M)                           0.10       0.45 r
  DUT_REGFILE/U9/Y (INVX32M)                              0.10       0.55 f
  DUT_REGFILE/U233/Y (OAI2BB2X1M)                         0.44       0.99 f
  DUT_REGFILE/regArr_reg[1][7]/D (DFFRHQX4M)              0.00       0.99 f
  data arrival time                                                  0.99

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[1][7]/CK (DFFRHQX4M)             0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U85/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U84/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U83/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U82/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U81/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U80/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U79/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U78/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U53/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U52/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U51/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U50/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U49/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U48/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U47/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U46/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][7]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][7]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U200/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][7]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][6]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][6]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U199/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][6]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][5]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][5]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U198/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][5]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][4]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][4]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U197/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][4]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][3]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][3]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U140/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][3]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][2]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][2]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U160/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][2]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][1]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U159/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][1]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[6][0]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[6][0]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U129/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[6][0]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[6][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][7]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][7]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U184/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][7]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][6]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][6]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U183/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][6]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][5]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][5]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U182/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][5]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][4]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][4]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U181/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][4]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][3]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][3]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U136/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][3]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][2]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][2]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U152/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][2]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][1]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][1]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U151/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][1]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[10][0]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[10][0]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U125/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[10][0]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[10][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][7]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][7]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U168/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][7]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][6]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][6]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U167/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][6]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][5]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][5]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U166/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][5]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][4]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][4]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U165/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][4]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][3]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][3]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U132/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][3]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][2]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][2]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U144/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][2]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][1]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][1]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U143/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][1]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[14][0]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[14][0]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U121/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[14][0]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[14][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U93/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U92/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U91/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U90/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U89/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U88/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U87/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U86/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U61/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U60/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U59/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U58/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U57/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U56/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U55/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U54/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][7]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][7]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U204/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][7]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][6]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][6]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U203/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][6]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][5]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][5]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U202/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][5]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][4]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][4]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U201/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][4]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][3]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][3]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U141/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][3]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][2]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][2]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U162/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][2]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][1]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U161/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][1]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[5][0]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[5][0]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U130/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[5][0]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[5][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][7]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][7]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U188/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][7]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][7]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][6]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][6]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U187/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][6]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][6]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][5]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][5]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U186/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][5]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][5]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][4]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][4]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U185/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][4]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][4]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][3]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][3]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U137/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][3]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][2]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][2]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U154/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][2]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][1]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U153/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][1]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[9][0]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[9][0]/Q (DFFRQX2M)               0.65       0.65 f
  DUT_REGFILE/U126/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[9][0]/D (DFFRQX2M)               0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[9][0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][7]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][7]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U172/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][7]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][6]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][6]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U171/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][6]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][5]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][5]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U170/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][5]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][4]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][4]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U169/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][4]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][3]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][3]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U133/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][3]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][2]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][2]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U146/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][2]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][1]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][1]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U145/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][1]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg[13][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[13][0]/CK (DFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg[13][0]/Q (DFFRQX2M)              0.65       0.65 f
  DUT_REGFILE/U122/Y (OAI2BB2X1M)                         0.50       1.15 f
  DUT_REGFILE/regArr_reg[13][0]/D (DFFRQX2M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_REGFILE/regArr_reg[13][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U77/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U76/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U75/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U74/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U73/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U72/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U71/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U70/Y (OAI2BB2X1M)                0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]/Q (DFFRQX2M)
                                                          0.65       0.65 f
  DUT_FIFO/DUT_fifo_mem/U102/Y (OAI2BB2X1M)               0.50       1.15 f
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]/D (DFFRQX2M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err (stp_check)     0.00       0.79 f
  DUT_UART/U0_UART_RX/Framing_error (UART_RX)             0.00       0.79 f
  DUT_UART/Framing_error (UART)                           0.00       0.79 f
  framing_error (out)                                     0.00       0.79 f
  data arrival time                                                  0.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                       54.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/Q (DFFSQX2M)     0.82       0.82 f
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT (MUX)                0.00       0.82 f
  DUT_UART/U0_UART_TX/TX_OUT (UART_TX)                    0.00       0.82 f
  DUT_UART/TX_OUT_S (UART)                                0.00       0.82 f
  TX_OUT (out)                                            0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                       54.98


  Startpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_par_chk/U5/Y (INVXLM)           0.43       1.08 f
  DUT_UART/U0_UART_RX/DUT_par_chk/U2/Y (CLKINVX4M)        0.76       1.84 r
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err (parity_check)
                                                          0.00       1.84 r
  DUT_UART/U0_UART_RX/parr_err (UART_RX)                  0.00       1.84 r
  DUT_UART/parr_err (UART)                                0.00       1.84 r
  parity_error (out)                                      0.00       1.84 r
  data arrival time                                                  1.84

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                       56.00


  Startpoint: DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/CK (DFFSQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/Q (DFFSQX4M)
                                                          0.72       0.72 f
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit (data_sampling)
                                                          0.00       0.72 f
  DUT_UART/U0_UART_RX/DUT_strt_chk/sampled_bit (strt_check)
                                                          0.00       0.72 f
  DUT_UART/U0_UART_RX/DUT_strt_chk/U3/Y (AND3X2M)         0.37       1.09 f
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/CK (DFFRX4M)     0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/Q (DFFRX4M)      0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_deser/U38/Y (XNOR2X2M)          0.30       1.11 f
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/D (DFFRX4M)      0.00       1.11 f
  data arrival time                                                  1.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/CK (DFFRX4M)     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/CK (DFFRX4M)     0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/QN (DFFRX4M)     0.67       0.67 r
  DUT_UART/U0_UART_RX/DUT_deser/U14/Y (OAI221X1M)         0.54       1.21 f
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/D (DFFRX4M)      0.00       1.21 f
  data arrival time                                                  1.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/CK (DFFRX4M)     0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/CK (DFFRX4M)     0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/Q (DFFRX4M)      0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/U18/Y (OAI2B2X1M)         0.46       1.25 f
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/D (DFFRX4M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/CK (DFFRX4M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U27/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U26/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U29/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U28/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U37/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U36/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U35/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U34/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U23/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U22/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U25/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U24/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U31/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U30/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_deser/U33/Y (OAI21X2M)          0.28       1.08 r
  DUT_UART/U0_UART_RX/DUT_deser/U32/Y (OAI21X2M)          0.22       1.30 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U55/Y (AO22X1M)
                                                          0.49       1.29 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/Q (DFFRX4M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U52/Y (AO22X1M)
                                                          0.49       1.29 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/Q (DFFRX4M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U54/Y (AO22X1M)
                                                          0.49       1.29 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/D (DFFRX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/Q (DFFRX4M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U53/Y (AO22X1M)
                                                          0.49       1.30 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/Q (DFFRX4M)
                                                          0.84       0.84 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U51/Y (AO22X1M)
                                                          0.50       1.34 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/D (DFFRX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/Q (EDFFX1M)
                                                          0.56       0.56 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U51/Y (OAI21X1M)      0.36       0.92 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U50/Y (OAI211X1M)     0.40       1.32 r
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/D (DFFSQX4M)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/CK (DFFSQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/Q (DFFRX4M)
                                                          0.84       0.84 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U50/Y (AO22X1M)
                                                          0.50       1.34 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/D (DFFRX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_data_samp/Done (data_sampling)
                                                          0.00       0.79 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/Done (stp_check)        0.00       0.79 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/U3/Y (AND3XLM)          0.53       1.32 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/D (DFFRQX4M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/Q (DFFRX4M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_data_samp/Done (data_sampling)
                                                          0.00       0.79 f
  DUT_UART/U0_UART_RX/DUT_par_chk/Done (parity_check)     0.00       0.79 f
  DUT_UART/U0_UART_RX/DUT_par_chk/U8/Y (NAND2X2M)         0.45       1.24 r
  DUT_UART/U0_UART_RX/DUT_par_chk/U6/Y (OAI2BB2X1M)       0.47       1.72 f
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/D (DFFRQX1M)
                                                          0.00       1.72 f
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/Q (DFFRQX1M)
                                                          0.66       0.66 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch (strt_check)
                                                          0.00       0.66 r
  DUT_UART/U0_UART_RX/DUT_fsm/strt_glitch (RX_FSM)        0.00       0.66 r
  DUT_UART/U0_UART_RX/DUT_fsm/U43/Y (INVX2M)              0.32       0.98 f
  DUT_UART/U0_UART_RX/DUT_fsm/U25/Y (AOI31X2M)            0.56       1.54 r
  DUT_UART/U0_UART_RX/DUT_fsm/U24/Y (OAI21X2M)            0.25       1.78 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/D (DFFRQX4M)
                                                          0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/Q (DFFRQX1M)
                                                          0.66       0.66 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch (strt_check)
                                                          0.00       0.66 r
  DUT_UART/U0_UART_RX/DUT_fsm/strt_glitch (RX_FSM)        0.00       0.66 r
  DUT_UART/U0_UART_RX/DUT_fsm/U43/Y (INVX2M)              0.32       0.98 f
  DUT_UART/U0_UART_RX/DUT_fsm/U34/Y (AOI31X2M)            0.54       1.52 r
  DUT_UART/U0_UART_RX/DUT_fsm/U32/Y (OAI221X1M)           0.41       1.94 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/D (DFFRX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/CK (DFFRX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/Q (DFFRQX4M)
                                                          0.93       0.93 r
  DUT_UART/U0_UART_RX/DUT_fsm/U5/Y (NOR3X6M)              0.30       1.23 f
  DUT_UART/U0_UART_RX/DUT_fsm/U30/Y (INVX2M)              0.47       1.71 r
  DUT_UART/U0_UART_RX/DUT_fsm/U21/Y (OAI211X2M)           0.34       2.05 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/D (DFFRQX4M)
                                                          0.00       2.05 f
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U9/Y (INVXLM)      0.57       1.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U10/Y (INVX4M)     0.45       1.68 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U49/Y (AO22X1M)
                                                          0.53       2.21 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U11/Y (INVXLM)     0.57       1.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U12/Y (INVX4M)     0.50       1.73 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U48/Y (AO22X1M)
                                                          0.54       2.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       2.27 f
  data arrival time                                                  2.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.23


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U33/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U43/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U36/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U37/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U38/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/enable (RX_FSM)             0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/enable (edge_bit_counter)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U35/Y (AND2X1M)
                                                          0.62       2.75 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       2.75 f
  data arrival time                                                  2.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U12/Y (OAI211X2M)           0.43       1.32 f
  DUT_UART/U0_UART_RX/DUT_fsm/U15/Y (CLKBUFX6M)           0.81       2.13 f
  DUT_UART/U0_UART_RX/DUT_fsm/data_sample_en (RX_FSM)     0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_data_samp/data_sample_en (data_sampling)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U52/Y (AND3X1M)       0.87       3.00 f
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/D (DFFRX4M)
                                                          0.00       3.00 f
  data arrival time                                                  3.00

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.00


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U19/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U20/Y (INVX6M)     0.77       1.88 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[5] (edge_bit_counter)
                                                          0.00       1.88 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[5] (data_sampling)
                                                          0.00       1.88 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U19/Y (NOR3X2M)       0.33       2.21 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U18/Y (NAND4X2M)      0.47       2.68 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U41/Y (NOR2BX1M)      0.37       3.05 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/E (EDFFX1M)
                                                          0.00       3.05 f
  data arrival time                                                  3.05

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/Q (DFFRQX1M)
                                                          0.65       0.65 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U13/Y (INVXLM)     0.57       1.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U14/Y (INVX4M)     0.55       1.78 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[3] (edge_bit_counter)
                                                          0.00       1.78 f
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[3] (data_sampling)
                                                          0.00       1.78 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U40/Y (CLKXOR2X2M)
                                                          0.55       2.33 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U9/Y (NOR4X2M)        0.32       2.65 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U49/Y (NOR2BX1M)      0.41       3.06 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/E (EDFFX1M)
                                                          0.00       3.06 f
  data arrival time                                                  3.06

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U13/Y (INVXLM)     0.45       1.09 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U14/Y (INVX4M)     0.78       1.87 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[3] (edge_bit_counter)
                                                          0.00       1.87 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[3] (data_sampling)
                                                          0.00       1.87 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U5/Y (INVX4M)         0.52       2.39 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U3/Y (OAI22X4M)       0.37       2.76 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U42/Y (NOR4X1M)       0.31       3.07 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/E (EDFFX1M)
                                                          0.00       3.07 f
  data arrival time                                                  3.07

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (EDFFX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        3.23


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]/Q (DFFRQX1M)        0.65       0.65 f
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]/D (DFFRQX1M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]/Q (DFFRQX1M)        0.65       0.65 f
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]/D (DFFRQX1M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]/Q (DFFRQX1M)        0.65       0.65 f
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]/D (DFFRQX1M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]/Q (DFFRQX1M)        0.65       0.65 f
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]/D (DFFRQX1M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DUT_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                0.00       0.00 r
  DUT_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                 0.81       0.81 f
  DUT_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                 0.00       0.81 f
  data arrival time                                                  0.81

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U20/Y (OAI32X2M)            0.33       1.14 f
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/D (DFFRQX1M)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/Q (DFFRX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U41/Y (AND2X2M)             0.37       1.18 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/D (DFFRQX1M)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/Q (DFFRQX4M)          0.75       0.75 f
  DUT_FIFO/DUT_fifo_rd/U28/Y (AO2B2X2M)                   0.46       1.21 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/D (DFFRQX4M)          0.00       1.21 f
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U15/Y (OAI211X2M)           0.40       1.21 f
  DUT_UART/U0_UART_TX/DUT_fsm/busy (TX_FSM)               0.00       1.21 f
  DUT_UART/U0_UART_TX/busy (UART_TX)                      0.00       1.21 f
  DUT_UART/TX_OUT_VLD (UART)                              0.00       1.21 f
  DUT_PULSE_GEN/LVL_SIG (PULSE_GEN)                       0.00       1.21 f
  DUT_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                 0.00       1.21 f
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_par/U13/Y (AO2B2X2M)            0.43       1.24 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_par/U12/Y (AO2B2X2M)            0.43       1.24 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_par/U8/Y (AO2B2X2M)             0.43       1.24 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/CK (DFFRHQX8M)        0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/Q (DFFRHQX8M)         0.59       0.59 f
  DUT_FIFO/DUT_fifo_rd/U27/Y (OAI2BB2X1M)                 0.54       1.13 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/D (DFFRHQX8M)         0.00       1.13 f
  data arrival time                                                  1.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/CK (DFFRHQX8M)        0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_par/U11/Y (AO2B2X2M)            0.43       1.25 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_par/U7/Y (AO2B2X2M)             0.43       1.25 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U28/Y (OAI2BB1X2M)          0.42       1.23 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/D (DFFRQX1M)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_UART/U0_UART_TX/DUT_par/U9/Y (AO2B2X2M)             0.43       1.25 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_UART/U0_UART_TX/DUT_par/U10/Y (AO2B2X2M)            0.43       1.25 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U26/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U24/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U22/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U20/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U18/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/D (DFFRQX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_UART/U0_UART_TX/DUT_par/U14/Y (AO2B2X2M)            0.43       1.25 f
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U30/Y (OAI2BB1X2M)          0.42       1.24 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/D (DFFRX1M)
                                                          0.00       1.24 f
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/Q (DFFRQX1M)
                                                          0.66       0.66 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_data (Serializer)       0.00       0.66 f
  DUT_UART/U0_UART_TX/DUT_mux/ser_data (MUX)              0.00       0.66 f
  DUT_UART/U0_UART_TX/DUT_mux/U4/Y (NAND3X2M)             0.32       0.98 r
  DUT_UART/U0_UART_TX/DUT_mux/U3/Y (OAI21X2M)             0.23       1.22 f
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/D (DFFSQX2M)     0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U40/Y (AO22X1M)             0.50       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U38/Y (AO22X1M)             0.50       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U39/Y (AO22X1M)             0.50       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U34/Y (AO22X1M)             0.50       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U35/Y (AO22X1M)             0.50       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U37/Y (AO22X1M)             0.51       1.30 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/D (DFFRX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/CK (DFFRX1M)          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/QN (DFFRX1M)          0.82       0.82 r
  DUT_FIFO/DUT_fifo_rd/U19/Y (OAI22X1M)                   0.47       1.29 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/D (DFFRX1M)           0.00       1.29 f
  data arrival time                                                  1.29

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/CK (DFFRX4M)          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/Q (DFFRX4M)           0.85       0.85 f
  DUT_FIFO/DUT_fifo_rd/U26/Y (OAI2BB2X1M)                 0.50       1.34 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/D (DFFRX4M)           0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/CK (DFFRX4M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/QN (DFFRX1M)
                                                          0.82       0.82 r
  DUT_UART/U0_UART_TX/DUT_ser/U32/Y (OAI2BB2X1M)          0.53       1.35 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/D (DFFRX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/Q (DFFRQX1M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/U33/Y (AO22X1M)             0.58       1.39 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/D (DFFRQX1M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_UART/U0_UART_TX/DUT_par/U16/Y (OAI2BB2X1M)          0.56       1.38 f
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/D (DFFRQX1M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/Q (DFFRX1M)
                                                          0.83       0.83 f
  DUT_UART/U0_UART_TX/DUT_ser/U36/Y (AO22X1M)             0.59       1.42 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/D (DFFRX1M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_FIFO/DUT_fifo_rd/U30/Y (AO22X1M)                    0.64       1.46 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       1.46 f
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_FIFO/DUT_fifo_rd/U32/Y (AO22X1M)                    0.64       1.46 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.46 f
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_FIFO/DUT_fifo_rd/U33/Y (AO22X1M)                    0.64       1.46 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.46 f
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  DUT_FIFO/DUT_fifo_rd/U29/Y (AO22X1M)                    0.64       1.46 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX1M)
                                                          0.00       1.46 f
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/Q (DFFRX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/U6/Y (NAND4X2M)             0.47       1.27 r
  DUT_UART/U0_UART_TX/DUT_ser/U17/Y (NOR2X2M)             0.26       1.53 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/D (DFFRQX1M)
                                                          0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  DUT_UART/U0_UART_TX/DUT_fsm/U19/Y (AOI2B1X1M)           0.59       1.43 r
  DUT_UART/U0_UART_TX/DUT_fsm/U18/Y (NOR2X2M)             0.27       1.70 f
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/D (DFFRQX4M)
                                                          0.00       1.70 f
  data arrival time                                                  1.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U10/Y (NOR3X4M)             0.28       1.09 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.59       1.68 r
  DUT_UART/U0_UART_TX/DUT_fsm/U7/Y (NAND2X2M)             0.33       2.01 f
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: DUT_RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: DUT_RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)             0.56       0.56 f
  DUT_RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)             0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: DUT_CLKDIV_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  DUT_CLKDIV_TX/div_clk_reg/Q (DFFRQX2M)                  0.66       0.66 f
  DUT_CLKDIV_TX/U32/Y (CLKXOR2X2M)                        0.41       1.08 f
  DUT_CLKDIV_TX/div_clk_reg/D (DFFRQX2M)                  0.00       1.08 f
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_CLKDIV_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  DUT_CLKDIV_RX/div_clk_reg/Q (DFFRQX2M)                  0.66       0.66 f
  DUT_CLKDIV_RX/U32/Y (CLKXOR2X2M)                        0.41       1.08 f
  DUT_CLKDIV_RX/div_clk_reg/D (DFFRQX2M)                  0.00       1.08 f
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.00 r
  DUT_CLKDIV_TX/odd_edge_tog_reg/Q (DFFSQX2M)             0.65       0.65 f
  DUT_CLKDIV_TX/U35/Y (XNOR2X1M)                          0.43       1.08 f
  DUT_CLKDIV_TX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       1.08 f
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: DUT_CLKDIV_RX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.00 r
  DUT_CLKDIV_RX/odd_edge_tog_reg/Q (DFFSQX2M)             0.65       0.65 f
  DUT_CLKDIV_RX/U35/Y (XNOR2X1M)                          0.43       1.08 f
  DUT_CLKDIV_RX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       1.08 f
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: DUT_CLKDIV_TX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[0]/Q (DFFRQX4M)                 0.75       0.75 f
  DUT_CLKDIV_TX/U30/Y (AO22X1M)                           0.54       1.29 f
  DUT_CLKDIV_TX/count_reg[0]/D (DFFRQX4M)                 0.00       1.29 f
  data arrival time                                                  1.29

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_CLKDIV_RX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[0]/Q (DFFRQX4M)                 0.75       0.75 f
  DUT_CLKDIV_RX/U30/Y (AO22X1M)                           0.54       1.29 f
  DUT_CLKDIV_RX/count_reg[0]/D (DFFRQX4M)                 0.00       1.29 f
  data arrival time                                                  1.29

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: DUT_CLKDIV_TX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[5]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_TX/U12/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_TX/count_reg[5]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_TX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[4]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_TX/U11/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_TX/count_reg[4]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_TX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[3]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_TX/U10/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_TX/count_reg[3]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_RX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[5]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_RX/U15/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_RX/count_reg[5]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_RX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[4]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_RX/U14/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_RX/count_reg[4]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_RX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[3]/Q (DFFRQX2M)                 0.82       0.82 f
  DUT_CLKDIV_RX/U13/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_RX/count_reg[3]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: DUT_CLKDIV_TX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[6]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_TX/U7/Y (AO22XLM)                            0.65       1.47 f
  DUT_CLKDIV_TX/count_reg[6]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_CLKDIV_RX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[6]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_RX/U10/Y (AO22XLM)                           0.65       1.47 f
  DUT_CLKDIV_RX/count_reg[6]/D (DFFRQX2M)                 0.00       1.47 f
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_TX/U9/Y (AO22XLM)                            0.65       1.48 f
  DUT_CLKDIV_TX/count_reg[2]/D (DFFRQX2M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_CLKDIV_TX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[1]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_TX/U8/Y (AO22XLM)                            0.65       1.48 f
  DUT_CLKDIV_TX/count_reg[1]/D (DFFRQX2M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_TX/count_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_RX/U12/Y (AO22XLM)                           0.65       1.48 f
  DUT_CLKDIV_RX/count_reg[2]/D (DFFRQX2M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: DUT_CLKDIV_RX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[1]/Q (DFFRQX2M)                 0.83       0.83 f
  DUT_CLKDIV_RX/U11/Y (AO22XLM)                           0.65       1.48 f
  DUT_CLKDIV_RX/count_reg[1]/D (DFFRQX2M)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_CLKDIV_RX/count_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


1
