// Seed: 2918681724
module module_0 (
    id_1
);
  output wire id_1;
  wire [-1 'd0 : -1] id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_15 = 32'd5,
    parameter id_6  = 32'd46
) (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    input wand _id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wire id_13,
    input wire _id_14,
    input wire _id_15,
    input tri0 id_16,
    input supply0 id_17
    , id_20,
    output tri1 id_18
);
  assign id_10 = id_0 ? id_7 * id_7 : id_1;
  assign id_13 = 1;
  logic id_21;
  ;
  id_22(
      -1'h0, id_21
  );
  wire [1  ==  1  ?  id_15 : id_14 : id_6] id_23;
  wire id_24;
  wire id_25;
  ;
  logic id_26;
  module_0 modCall_1 (id_23);
endmodule
