Fitter report for DE2_115_CLR
Thu Apr 16 14:59:03 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. I/O Rules Summary
 22. I/O Rules Details
 23. I/O Rules Matrix
 24. Fitter Device Options
 25. Operating Settings and Conditions
 26. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Failed - Thu Apr 16 14:59:03 2015          ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; DE2_115_CLR                                ;
; Top-level Entity Name           ; DE2_115_CLR                                ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CGXFC7C7F23C8                             ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 640 / 56,480 ( 1 % )                       ;
; Total registers                 ; 965                                        ;
; Total pins                      ; 320 / 268 ( 119 % )                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 41,432 / 7,024,640 ( < 1 % )               ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                            ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                              ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                              ;
; Total PLLs                      ; 1 / 13 ( 8 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC7C7F23C8                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; LEDG[0]           ; Missing drive strength and slew rate ;
; LEDG[1]           ; Missing drive strength and slew rate ;
; LEDG[2]           ; Missing drive strength and slew rate ;
; LEDG[3]           ; Missing drive strength and slew rate ;
; LEDG[4]           ; Missing drive strength and slew rate ;
; LEDG[5]           ; Missing drive strength and slew rate ;
; LEDG[6]           ; Missing drive strength and slew rate ;
; LEDG[7]           ; Missing drive strength and slew rate ;
; LEDG[8]           ; Missing drive strength and slew rate ;
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; LEDR[10]          ; Missing drive strength and slew rate ;
; LEDR[11]          ; Missing drive strength and slew rate ;
; LEDR[12]          ; Missing drive strength and slew rate ;
; LEDR[13]          ; Missing drive strength and slew rate ;
; LEDR[14]          ; Missing drive strength and slew rate ;
; LEDR[15]          ; Missing drive strength and slew rate ;
; LEDR[16]          ; Missing drive strength and slew rate ;
; LEDR[17]          ; Missing drive strength and slew rate ;
; HEX0[0]           ; Missing drive strength and slew rate ;
; HEX0[1]           ; Missing drive strength and slew rate ;
; HEX0[2]           ; Missing drive strength and slew rate ;
; HEX0[3]           ; Missing drive strength and slew rate ;
; HEX0[4]           ; Missing drive strength and slew rate ;
; HEX0[5]           ; Missing drive strength and slew rate ;
; HEX0[6]           ; Missing drive strength and slew rate ;
; HEX1[0]           ; Missing drive strength and slew rate ;
; HEX1[1]           ; Missing drive strength and slew rate ;
; HEX1[2]           ; Missing drive strength and slew rate ;
; HEX1[3]           ; Missing drive strength and slew rate ;
; HEX1[4]           ; Missing drive strength and slew rate ;
; HEX1[5]           ; Missing drive strength and slew rate ;
; HEX1[6]           ; Missing drive strength and slew rate ;
; HEX2[0]           ; Missing drive strength and slew rate ;
; HEX2[1]           ; Missing drive strength and slew rate ;
; HEX2[2]           ; Missing drive strength and slew rate ;
; HEX2[3]           ; Missing drive strength and slew rate ;
; HEX2[4]           ; Missing drive strength and slew rate ;
; HEX2[5]           ; Missing drive strength and slew rate ;
; HEX2[6]           ; Missing drive strength and slew rate ;
; HEX3[0]           ; Missing drive strength and slew rate ;
; HEX3[1]           ; Missing drive strength and slew rate ;
; HEX3[2]           ; Missing drive strength and slew rate ;
; HEX3[3]           ; Missing drive strength and slew rate ;
; HEX3[4]           ; Missing drive strength and slew rate ;
; HEX3[5]           ; Missing drive strength and slew rate ;
; HEX3[6]           ; Missing drive strength and slew rate ;
; HEX4[0]           ; Missing drive strength and slew rate ;
; HEX4[1]           ; Missing drive strength and slew rate ;
; HEX4[2]           ; Missing drive strength and slew rate ;
; HEX4[3]           ; Missing drive strength and slew rate ;
; HEX4[4]           ; Missing drive strength and slew rate ;
; HEX4[5]           ; Missing drive strength and slew rate ;
; HEX4[6]           ; Missing drive strength and slew rate ;
; HEX5[0]           ; Missing drive strength and slew rate ;
; HEX5[1]           ; Missing drive strength and slew rate ;
; HEX5[2]           ; Missing drive strength and slew rate ;
; HEX5[3]           ; Missing drive strength and slew rate ;
; HEX5[4]           ; Missing drive strength and slew rate ;
; HEX5[5]           ; Missing drive strength and slew rate ;
; HEX5[6]           ; Missing drive strength and slew rate ;
; HEX6[0]           ; Missing drive strength and slew rate ;
; HEX6[1]           ; Missing drive strength and slew rate ;
; HEX6[2]           ; Missing drive strength and slew rate ;
; HEX6[3]           ; Missing drive strength and slew rate ;
; HEX6[4]           ; Missing drive strength and slew rate ;
; HEX6[5]           ; Missing drive strength and slew rate ;
; HEX6[6]           ; Missing drive strength and slew rate ;
; HEX7[0]           ; Missing drive strength and slew rate ;
; HEX7[1]           ; Missing drive strength and slew rate ;
; HEX7[2]           ; Missing drive strength and slew rate ;
; HEX7[3]           ; Missing drive strength and slew rate ;
; HEX7[4]           ; Missing drive strength and slew rate ;
; HEX7[5]           ; Missing drive strength and slew rate ;
; HEX7[6]           ; Missing drive strength and slew rate ;
; UART_CTS          ; Missing drive strength and slew rate ;
; UART_TXD          ; Missing drive strength and slew rate ;
; VGA_B[0]          ; Missing drive strength and slew rate ;
; VGA_B[1]          ; Missing drive strength and slew rate ;
; VGA_B[2]          ; Missing drive strength and slew rate ;
; VGA_B[3]          ; Missing drive strength and slew rate ;
; VGA_B[4]          ; Missing drive strength and slew rate ;
; VGA_B[5]          ; Missing drive strength and slew rate ;
; VGA_B[6]          ; Missing drive strength and slew rate ;
; VGA_B[7]          ; Missing drive strength and slew rate ;
; VGA_BLANK_N       ; Missing drive strength and slew rate ;
; VGA_CLK           ; Missing drive strength and slew rate ;
; VGA_G[0]          ; Missing drive strength and slew rate ;
; VGA_G[1]          ; Missing drive strength and slew rate ;
; VGA_G[2]          ; Missing drive strength and slew rate ;
; VGA_G[3]          ; Missing drive strength and slew rate ;
; VGA_G[4]          ; Missing drive strength and slew rate ;
; VGA_G[5]          ; Missing drive strength and slew rate ;
; VGA_G[6]          ; Missing drive strength and slew rate ;
; VGA_G[7]          ; Missing drive strength and slew rate ;
; VGA_HS            ; Missing drive strength and slew rate ;
; VGA_R[0]          ; Missing drive strength and slew rate ;
; VGA_R[1]          ; Missing drive strength and slew rate ;
; VGA_R[2]          ; Missing drive strength and slew rate ;
; VGA_R[3]          ; Missing drive strength and slew rate ;
; VGA_R[4]          ; Missing drive strength and slew rate ;
; VGA_R[5]          ; Missing drive strength and slew rate ;
; VGA_R[6]          ; Missing drive strength and slew rate ;
; VGA_R[7]          ; Missing drive strength and slew rate ;
; VGA_SYNC_N        ; Missing drive strength and slew rate ;
; VGA_VS            ; Missing drive strength and slew rate ;
; I2C_SCLK          ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]     ; Missing drive strength and slew rate ;
; DRAM_BA[0]        ; Missing drive strength and slew rate ;
; DRAM_BA[1]        ; Missing drive strength and slew rate ;
; DRAM_CAS_N        ; Missing drive strength and slew rate ;
; DRAM_CKE          ; Missing drive strength and slew rate ;
; DRAM_CLK          ; Missing drive strength and slew rate ;
; DRAM_CS_N         ; Missing drive strength and slew rate ;
; DRAM_DQM[0]       ; Missing drive strength and slew rate ;
; DRAM_DQM[1]       ; Missing drive strength and slew rate ;
; DRAM_DQM[2]       ; Missing drive strength and slew rate ;
; DRAM_DQM[3]       ; Missing drive strength and slew rate ;
; DRAM_RAS_N        ; Missing drive strength and slew rate ;
; DRAM_WE_N         ; Missing drive strength and slew rate ;
; CLRRX2CC[1]       ; Missing drive strength and slew rate ;
; CLRRX2CC[2]       ; Missing drive strength and slew rate ;
; CLRRX2CC[3]       ; Missing drive strength and slew rate ;
; CLRRX2CC[4]       ; Missing drive strength and slew rate ;
; CLRRX2CC_EN       ; Missing drive strength and slew rate ;
; CLRRX2SERTC       ; Missing drive strength and slew rate ;
; CLRRX2SERTC_EN    ; Missing drive strength and slew rate ;
; CLRRX2SERTFG_EN   ; Missing drive strength and slew rate ;
; CLRRXCC[1]        ; Missing drive strength and slew rate ;
; CLRRXCC[2]        ; Missing drive strength and slew rate ;
; CLRRXCC[3]        ; Missing drive strength and slew rate ;
; CLRRXCC[4]        ; Missing drive strength and slew rate ;
; CLRRXCC_EN        ; Missing drive strength and slew rate ;
; CLRRXSERTC        ; Missing drive strength and slew rate ;
; CLRRXSERTC_EN     ; Missing drive strength and slew rate ;
; CLRRXSERTFG_EN    ; Missing drive strength and slew rate ;
; I2C_SDAT          ; Missing drive strength and slew rate ;
; GPIO[0]           ; Missing drive strength and slew rate ;
; GPIO[1]           ; Missing drive strength and slew rate ;
; GPIO[2]           ; Missing drive strength and slew rate ;
; GPIO[3]           ; Missing drive strength and slew rate ;
; GPIO[4]           ; Missing drive strength and slew rate ;
; GPIO[5]           ; Missing drive strength and slew rate ;
; GPIO[6]           ; Missing drive strength and slew rate ;
; GPIO[7]           ; Missing drive strength and slew rate ;
; GPIO[8]           ; Missing drive strength and slew rate ;
; GPIO[9]           ; Missing drive strength and slew rate ;
; GPIO[10]          ; Missing drive strength and slew rate ;
; GPIO[11]          ; Missing drive strength and slew rate ;
; GPIO[12]          ; Missing drive strength and slew rate ;
; GPIO[13]          ; Missing drive strength and slew rate ;
; GPIO[14]          ; Missing drive strength and slew rate ;
; GPIO[15]          ; Missing drive strength and slew rate ;
; GPIO[16]          ; Missing drive strength and slew rate ;
; GPIO[17]          ; Missing drive strength and slew rate ;
; GPIO[18]          ; Missing drive strength and slew rate ;
; GPIO[19]          ; Missing drive strength and slew rate ;
; GPIO[20]          ; Missing drive strength and slew rate ;
; GPIO[21]          ; Missing drive strength and slew rate ;
; GPIO[22]          ; Missing drive strength and slew rate ;
; GPIO[23]          ; Missing drive strength and slew rate ;
; GPIO[24]          ; Missing drive strength and slew rate ;
; GPIO[25]          ; Missing drive strength and slew rate ;
; GPIO[26]          ; Missing drive strength and slew rate ;
; GPIO[27]          ; Missing drive strength and slew rate ;
; GPIO[28]          ; Missing drive strength and slew rate ;
; GPIO[29]          ; Missing drive strength and slew rate ;
; GPIO[30]          ; Missing drive strength and slew rate ;
; GPIO[31]          ; Missing drive strength and slew rate ;
; GPIO[32]          ; Missing drive strength and slew rate ;
; GPIO[33]          ; Missing drive strength and slew rate ;
; GPIO[34]          ; Missing drive strength and slew rate ;
; GPIO[35]          ; Missing drive strength and slew rate ;
; DRAM_DQ[0]        ; Missing drive strength and slew rate ;
; DRAM_DQ[1]        ; Missing drive strength and slew rate ;
; DRAM_DQ[2]        ; Missing drive strength and slew rate ;
; DRAM_DQ[3]        ; Missing drive strength and slew rate ;
; DRAM_DQ[4]        ; Missing drive strength and slew rate ;
; DRAM_DQ[5]        ; Missing drive strength and slew rate ;
; DRAM_DQ[6]        ; Missing drive strength and slew rate ;
; DRAM_DQ[7]        ; Missing drive strength and slew rate ;
; DRAM_DQ[8]        ; Missing drive strength and slew rate ;
; DRAM_DQ[9]        ; Missing drive strength and slew rate ;
; DRAM_DQ[10]       ; Missing drive strength and slew rate ;
; DRAM_DQ[11]       ; Missing drive strength and slew rate ;
; DRAM_DQ[12]       ; Missing drive strength and slew rate ;
; DRAM_DQ[13]       ; Missing drive strength and slew rate ;
; DRAM_DQ[14]       ; Missing drive strength and slew rate ;
; DRAM_DQ[15]       ; Missing drive strength and slew rate ;
; DRAM_DQ[16]       ; Missing drive strength and slew rate ;
; DRAM_DQ[17]       ; Missing drive strength and slew rate ;
; DRAM_DQ[18]       ; Missing drive strength and slew rate ;
; DRAM_DQ[19]       ; Missing drive strength and slew rate ;
; DRAM_DQ[20]       ; Missing drive strength and slew rate ;
; DRAM_DQ[21]       ; Missing drive strength and slew rate ;
; DRAM_DQ[22]       ; Missing drive strength and slew rate ;
; DRAM_DQ[23]       ; Missing drive strength and slew rate ;
; DRAM_DQ[24]       ; Missing drive strength and slew rate ;
; DRAM_DQ[25]       ; Missing drive strength and slew rate ;
; DRAM_DQ[26]       ; Missing drive strength and slew rate ;
; DRAM_DQ[27]       ; Missing drive strength and slew rate ;
; DRAM_DQ[28]       ; Missing drive strength and slew rate ;
; DRAM_DQ[29]       ; Missing drive strength and slew rate ;
; DRAM_DQ[30]       ; Missing drive strength and slew rate ;
; DRAM_DQ[31]       ; Missing drive strength and slew rate ;
; CLOCK_50          ; Missing location assignment          ;
; CLOCK3_50         ; Missing location assignment          ;
; LEDG[0]           ; Missing location assignment          ;
; LEDG[1]           ; Missing location assignment          ;
; LEDG[2]           ; Missing location assignment          ;
; LEDG[3]           ; Missing location assignment          ;
; LEDG[4]           ; Missing location assignment          ;
; LEDG[5]           ; Missing location assignment          ;
; LEDG[6]           ; Missing location assignment          ;
; LEDG[7]           ; Missing location assignment          ;
; LEDG[8]           ; Missing location assignment          ;
; LEDR[0]           ; Missing location assignment          ;
; LEDR[1]           ; Missing location assignment          ;
; LEDR[2]           ; Missing location assignment          ;
; LEDR[3]           ; Missing location assignment          ;
; LEDR[4]           ; Missing location assignment          ;
; LEDR[5]           ; Missing location assignment          ;
; LEDR[6]           ; Missing location assignment          ;
; LEDR[7]           ; Missing location assignment          ;
; LEDR[8]           ; Missing location assignment          ;
; LEDR[9]           ; Missing location assignment          ;
; LEDR[10]          ; Missing location assignment          ;
; LEDR[11]          ; Missing location assignment          ;
; LEDR[12]          ; Missing location assignment          ;
; LEDR[13]          ; Missing location assignment          ;
; LEDR[14]          ; Missing location assignment          ;
; LEDR[15]          ; Missing location assignment          ;
; LEDR[16]          ; Missing location assignment          ;
; LEDR[17]          ; Missing location assignment          ;
; KEY[1]            ; Missing location assignment          ;
; KEY[2]            ; Missing location assignment          ;
; KEY[3]            ; Missing location assignment          ;
; SW[1]             ; Missing location assignment          ;
; SW[2]             ; Missing location assignment          ;
; SW[3]             ; Missing location assignment          ;
; SW[4]             ; Missing location assignment          ;
; SW[5]             ; Missing location assignment          ;
; SW[6]             ; Missing location assignment          ;
; SW[7]             ; Missing location assignment          ;
; SW[8]             ; Missing location assignment          ;
; SW[9]             ; Missing location assignment          ;
; SW[10]            ; Missing location assignment          ;
; SW[11]            ; Missing location assignment          ;
; SW[12]            ; Missing location assignment          ;
; SW[13]            ; Missing location assignment          ;
; SW[14]            ; Missing location assignment          ;
; SW[15]            ; Missing location assignment          ;
; SW[16]            ; Missing location assignment          ;
; SW[17]            ; Missing location assignment          ;
; HEX0[0]           ; Missing location assignment          ;
; HEX0[1]           ; Missing location assignment          ;
; HEX0[2]           ; Missing location assignment          ;
; HEX0[3]           ; Missing location assignment          ;
; HEX0[4]           ; Missing location assignment          ;
; HEX0[5]           ; Missing location assignment          ;
; HEX0[6]           ; Missing location assignment          ;
; HEX1[0]           ; Missing location assignment          ;
; HEX1[1]           ; Missing location assignment          ;
; HEX1[2]           ; Missing location assignment          ;
; HEX1[3]           ; Missing location assignment          ;
; HEX1[4]           ; Missing location assignment          ;
; HEX1[5]           ; Missing location assignment          ;
; HEX1[6]           ; Missing location assignment          ;
; HEX2[0]           ; Missing location assignment          ;
; HEX2[1]           ; Missing location assignment          ;
; HEX2[2]           ; Missing location assignment          ;
; HEX2[3]           ; Missing location assignment          ;
; HEX2[4]           ; Missing location assignment          ;
; HEX2[5]           ; Missing location assignment          ;
; HEX2[6]           ; Missing location assignment          ;
; HEX3[0]           ; Missing location assignment          ;
; HEX3[1]           ; Missing location assignment          ;
; HEX3[2]           ; Missing location assignment          ;
; HEX3[3]           ; Missing location assignment          ;
; HEX3[4]           ; Missing location assignment          ;
; HEX3[5]           ; Missing location assignment          ;
; HEX3[6]           ; Missing location assignment          ;
; HEX4[0]           ; Missing location assignment          ;
; HEX4[1]           ; Missing location assignment          ;
; HEX4[2]           ; Missing location assignment          ;
; HEX4[3]           ; Missing location assignment          ;
; HEX4[4]           ; Missing location assignment          ;
; HEX4[5]           ; Missing location assignment          ;
; HEX4[6]           ; Missing location assignment          ;
; HEX5[0]           ; Missing location assignment          ;
; HEX5[1]           ; Missing location assignment          ;
; HEX5[2]           ; Missing location assignment          ;
; HEX5[3]           ; Missing location assignment          ;
; HEX5[4]           ; Missing location assignment          ;
; HEX5[5]           ; Missing location assignment          ;
; HEX5[6]           ; Missing location assignment          ;
; HEX6[0]           ; Missing location assignment          ;
; HEX6[1]           ; Missing location assignment          ;
; HEX6[2]           ; Missing location assignment          ;
; HEX6[3]           ; Missing location assignment          ;
; HEX6[4]           ; Missing location assignment          ;
; HEX6[5]           ; Missing location assignment          ;
; HEX6[6]           ; Missing location assignment          ;
; HEX7[0]           ; Missing location assignment          ;
; HEX7[1]           ; Missing location assignment          ;
; HEX7[2]           ; Missing location assignment          ;
; HEX7[3]           ; Missing location assignment          ;
; HEX7[4]           ; Missing location assignment          ;
; HEX7[5]           ; Missing location assignment          ;
; HEX7[6]           ; Missing location assignment          ;
; UART_CTS          ; Missing location assignment          ;
; UART_RTS          ; Missing location assignment          ;
; UART_RXD          ; Missing location assignment          ;
; UART_TXD          ; Missing location assignment          ;
; VGA_B[0]          ; Missing location assignment          ;
; VGA_B[1]          ; Missing location assignment          ;
; VGA_B[2]          ; Missing location assignment          ;
; VGA_B[3]          ; Missing location assignment          ;
; VGA_B[4]          ; Missing location assignment          ;
; VGA_B[5]          ; Missing location assignment          ;
; VGA_B[6]          ; Missing location assignment          ;
; VGA_B[7]          ; Missing location assignment          ;
; VGA_BLANK_N       ; Missing location assignment          ;
; VGA_CLK           ; Missing location assignment          ;
; VGA_G[0]          ; Missing location assignment          ;
; VGA_G[1]          ; Missing location assignment          ;
; VGA_G[2]          ; Missing location assignment          ;
; VGA_G[3]          ; Missing location assignment          ;
; VGA_G[4]          ; Missing location assignment          ;
; VGA_G[5]          ; Missing location assignment          ;
; VGA_G[6]          ; Missing location assignment          ;
; VGA_G[7]          ; Missing location assignment          ;
; VGA_HS            ; Missing location assignment          ;
; VGA_R[0]          ; Missing location assignment          ;
; VGA_R[1]          ; Missing location assignment          ;
; VGA_R[2]          ; Missing location assignment          ;
; VGA_R[3]          ; Missing location assignment          ;
; VGA_R[4]          ; Missing location assignment          ;
; VGA_R[5]          ; Missing location assignment          ;
; VGA_R[6]          ; Missing location assignment          ;
; VGA_R[7]          ; Missing location assignment          ;
; VGA_SYNC_N        ; Missing location assignment          ;
; VGA_VS            ; Missing location assignment          ;
; I2C_SCLK          ; Missing location assignment          ;
; DRAM_ADDR[0]      ; Missing location assignment          ;
; DRAM_ADDR[1]      ; Missing location assignment          ;
; DRAM_ADDR[2]      ; Missing location assignment          ;
; DRAM_ADDR[3]      ; Missing location assignment          ;
; DRAM_ADDR[4]      ; Missing location assignment          ;
; DRAM_ADDR[5]      ; Missing location assignment          ;
; DRAM_ADDR[6]      ; Missing location assignment          ;
; DRAM_ADDR[7]      ; Missing location assignment          ;
; DRAM_ADDR[8]      ; Missing location assignment          ;
; DRAM_ADDR[9]      ; Missing location assignment          ;
; DRAM_ADDR[10]     ; Missing location assignment          ;
; DRAM_ADDR[11]     ; Missing location assignment          ;
; DRAM_ADDR[12]     ; Missing location assignment          ;
; DRAM_BA[0]        ; Missing location assignment          ;
; DRAM_BA[1]        ; Missing location assignment          ;
; DRAM_CAS_N        ; Missing location assignment          ;
; DRAM_CKE          ; Missing location assignment          ;
; DRAM_CLK          ; Missing location assignment          ;
; DRAM_CS_N         ; Missing location assignment          ;
; DRAM_DQM[0]       ; Missing location assignment          ;
; DRAM_DQM[1]       ; Missing location assignment          ;
; DRAM_DQM[2]       ; Missing location assignment          ;
; DRAM_DQM[3]       ; Missing location assignment          ;
; DRAM_RAS_N        ; Missing location assignment          ;
; DRAM_WE_N         ; Missing location assignment          ;
; CLRRX_BASE[9]     ; Missing location assignment          ;
; CLRRX_BASE[10]    ; Missing location assignment          ;
; CLRRX_BASE[11]    ; Missing location assignment          ;
; CLRRX_BASE[12]    ; Missing location assignment          ;
; CLRRX_BASE[13]    ; Missing location assignment          ;
; CLRRX_BASE[14]    ; Missing location assignment          ;
; CLRRX_BASE[15]    ; Missing location assignment          ;
; CLRRX_BASE[16]    ; Missing location assignment          ;
; CLRRX_BASE[17]    ; Missing location assignment          ;
; CLRRX_BASE[18]    ; Missing location assignment          ;
; CLRRX_BASE[19]    ; Missing location assignment          ;
; CLRRX_BASE[20]    ; Missing location assignment          ;
; CLRRX_BASE[21]    ; Missing location assignment          ;
; CLRRX_BASE[22]    ; Missing location assignment          ;
; CLRRX_BASE[23]    ; Missing location assignment          ;
; CLRRX_BASE[26]    ; Missing location assignment          ;
; CLRRX_FULL10_HSMC ; Missing location assignment          ;
; CLRRX_FULL11_HSMC ; Missing location assignment          ;
; CLRRX_FULL12_HSMC ; Missing location assignment          ;
; CLRRX_FULL13_HSMC ; Missing location assignment          ;
; CLRRX_FULL14_HSMC ; Missing location assignment          ;
; CLRRX_FULL27_HSMC ; Missing location assignment          ;
; CLRRX_FULL9_HSMC  ; Missing location assignment          ;
; CLRRX_MEDIUM[9]   ; Missing location assignment          ;
; CLRRX_MEDIUM[10]  ; Missing location assignment          ;
; CLRRX_MEDIUM[11]  ; Missing location assignment          ;
; CLRRX_MEDIUM[12]  ; Missing location assignment          ;
; CLRRX_MEDIUM[13]  ; Missing location assignment          ;
; CLRRX_MEDIUM[14]  ; Missing location assignment          ;
; CLRRX_MEDIUM[15]  ; Missing location assignment          ;
; CLRRX_MEDIUM[16]  ; Missing location assignment          ;
; CLRRX_MEDIUM[17]  ; Missing location assignment          ;
; CLRRX_MEDIUM[18]  ; Missing location assignment          ;
; CLRRX_MEDIUM[19]  ; Missing location assignment          ;
; CLRRX_MEDIUM[20]  ; Missing location assignment          ;
; CLRRX_MEDIUM[21]  ; Missing location assignment          ;
; CLRRX_MEDIUM[22]  ; Missing location assignment          ;
; CLRRX_MEDIUM[23]  ; Missing location assignment          ;
; CLRRX_MEDIUM[26]  ; Missing location assignment          ;
; CLRRX2CC[1]       ; Missing location assignment          ;
; CLRRX2CC[2]       ; Missing location assignment          ;
; CLRRX2CC[3]       ; Missing location assignment          ;
; CLRRX2CC[4]       ; Missing location assignment          ;
; CLRRX2CC_EN       ; Missing location assignment          ;
; CLRRX2SERTC       ; Missing location assignment          ;
; CLRRX2SERTC_EN    ; Missing location assignment          ;
; CLRRX2SERTFG      ; Missing location assignment          ;
; CLRRX2SERTFG_EN   ; Missing location assignment          ;
; CLRRXCC[1]        ; Missing location assignment          ;
; CLRRXCC[2]        ; Missing location assignment          ;
; CLRRXCC[3]        ; Missing location assignment          ;
; CLRRXCC[4]        ; Missing location assignment          ;
; CLRRXCC_EN        ; Missing location assignment          ;
; CLRRXCLK_FULL     ; Missing location assignment          ;
; CLRRXSERTC        ; Missing location assignment          ;
; CLRRXSERTC_EN     ; Missing location assignment          ;
; CLRRXSERTFG       ; Missing location assignment          ;
; CLRRXSERTFG_EN    ; Missing location assignment          ;
; I2C_SDAT          ; Missing location assignment          ;
; GPIO[0]           ; Missing location assignment          ;
; GPIO[1]           ; Missing location assignment          ;
; GPIO[2]           ; Missing location assignment          ;
; GPIO[3]           ; Missing location assignment          ;
; GPIO[4]           ; Missing location assignment          ;
; GPIO[5]           ; Missing location assignment          ;
; GPIO[6]           ; Missing location assignment          ;
; GPIO[7]           ; Missing location assignment          ;
; GPIO[8]           ; Missing location assignment          ;
; GPIO[9]           ; Missing location assignment          ;
; GPIO[10]          ; Missing location assignment          ;
; GPIO[11]          ; Missing location assignment          ;
; GPIO[12]          ; Missing location assignment          ;
; GPIO[13]          ; Missing location assignment          ;
; GPIO[14]          ; Missing location assignment          ;
; GPIO[15]          ; Missing location assignment          ;
; GPIO[16]          ; Missing location assignment          ;
; GPIO[17]          ; Missing location assignment          ;
; GPIO[18]          ; Missing location assignment          ;
; GPIO[19]          ; Missing location assignment          ;
; GPIO[20]          ; Missing location assignment          ;
; GPIO[21]          ; Missing location assignment          ;
; GPIO[22]          ; Missing location assignment          ;
; GPIO[23]          ; Missing location assignment          ;
; GPIO[24]          ; Missing location assignment          ;
; GPIO[25]          ; Missing location assignment          ;
; GPIO[26]          ; Missing location assignment          ;
; GPIO[27]          ; Missing location assignment          ;
; GPIO[28]          ; Missing location assignment          ;
; GPIO[29]          ; Missing location assignment          ;
; GPIO[30]          ; Missing location assignment          ;
; GPIO[31]          ; Missing location assignment          ;
; GPIO[32]          ; Missing location assignment          ;
; GPIO[33]          ; Missing location assignment          ;
; GPIO[34]          ; Missing location assignment          ;
; GPIO[35]          ; Missing location assignment          ;
; DRAM_DQ[0]        ; Missing location assignment          ;
; DRAM_DQ[1]        ; Missing location assignment          ;
; DRAM_DQ[2]        ; Missing location assignment          ;
; DRAM_DQ[3]        ; Missing location assignment          ;
; DRAM_DQ[4]        ; Missing location assignment          ;
; DRAM_DQ[5]        ; Missing location assignment          ;
; DRAM_DQ[6]        ; Missing location assignment          ;
; DRAM_DQ[7]        ; Missing location assignment          ;
; DRAM_DQ[8]        ; Missing location assignment          ;
; DRAM_DQ[9]        ; Missing location assignment          ;
; DRAM_DQ[10]       ; Missing location assignment          ;
; DRAM_DQ[11]       ; Missing location assignment          ;
; DRAM_DQ[12]       ; Missing location assignment          ;
; DRAM_DQ[13]       ; Missing location assignment          ;
; DRAM_DQ[14]       ; Missing location assignment          ;
; DRAM_DQ[15]       ; Missing location assignment          ;
; DRAM_DQ[16]       ; Missing location assignment          ;
; DRAM_DQ[17]       ; Missing location assignment          ;
; DRAM_DQ[18]       ; Missing location assignment          ;
; DRAM_DQ[19]       ; Missing location assignment          ;
; DRAM_DQ[20]       ; Missing location assignment          ;
; DRAM_DQ[21]       ; Missing location assignment          ;
; DRAM_DQ[22]       ; Missing location assignment          ;
; DRAM_DQ[23]       ; Missing location assignment          ;
; DRAM_DQ[24]       ; Missing location assignment          ;
; DRAM_DQ[25]       ; Missing location assignment          ;
; DRAM_DQ[26]       ; Missing location assignment          ;
; DRAM_DQ[27]       ; Missing location assignment          ;
; DRAM_DQ[28]       ; Missing location assignment          ;
; DRAM_DQ[29]       ; Missing location assignment          ;
; DRAM_DQ[30]       ; Missing location assignment          ;
; DRAM_DQ[31]       ; Missing location assignment          ;
; CLOCK2_50         ; Missing location assignment          ;
; CLRRXCLK_MEDIUM   ; Missing location assignment          ;
; CLRRXCLK_BASE     ; Missing location assignment          ;
; SW[0]             ; Missing location assignment          ;
; KEY[0]            ; Missing location assignment          ;
; CLRRX_MEDIUM[24]  ; Missing location assignment          ;
; CLRRX_BASE[24]    ; Missing location assignment          ;
; CLRRX_MEDIUM[25]  ; Missing location assignment          ;
; CLRRX_BASE[25]    ; Missing location assignment          ;
; CLRRX_BASE[0]     ; Missing location assignment          ;
; CLRRX_MEDIUM[0]   ; Missing location assignment          ;
; CLRRX_BASE[1]     ; Missing location assignment          ;
; CLRRX_MEDIUM[1]   ; Missing location assignment          ;
; CLRRX_BASE[2]     ; Missing location assignment          ;
; CLRRX_MEDIUM[2]   ; Missing location assignment          ;
; CLRRX_BASE[3]     ; Missing location assignment          ;
; CLRRX_MEDIUM[3]   ; Missing location assignment          ;
; CLRRX_BASE[4]     ; Missing location assignment          ;
; CLRRX_MEDIUM[4]   ; Missing location assignment          ;
; CLRRX_BASE[6]     ; Missing location assignment          ;
; CLRRX_MEDIUM[6]   ; Missing location assignment          ;
; CLRRX_BASE[27]    ; Missing location assignment          ;
; CLRRX_MEDIUM[27]  ; Missing location assignment          ;
; CLRRX_BASE[5]     ; Missing location assignment          ;
; CLRRX_MEDIUM[5]   ; Missing location assignment          ;
; CLRRX_BASE[7]     ; Missing location assignment          ;
; CLRRX_MEDIUM[7]   ; Missing location assignment          ;
; CLRRX_BASE[8]     ; Missing location assignment          ;
; CLRRX_MEDIUM[8]   ; Missing location assignment          ;
+-------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                                                           ; Action  ; Operation ; Reason                     ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[0]~CLKENA0 ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[1]~CLKENA0 ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[3]~CLKENA0 ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
+--------------------------------------------------------------------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 640 / 56,480       ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 640                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 640 / 56,480       ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 272                ;       ;
;         [b] ALMs used for LUT logic                         ; 157                ;       ;
;         [c] ALMs used for registers                         ; 211                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 0 / 56,480         ; 0 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 56,480         ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; No fit             ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 103 / 5,648        ; 2 %   ;
;     -- Logic LABs                                           ; 103                ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 855                ;       ;
;     -- 7 input functions                                    ; 0                  ;       ;
;     -- 6 input functions                                    ; 175                ;       ;
;     -- 5 input functions                                    ; 100                ;       ;
;     -- 4 input functions                                    ; 85                 ;       ;
;     -- <=3 input functions                                  ; 495                ;       ;
; Combinational ALUT usage for route-throughs                 ; 0                  ;       ;
; Dedicated logic registers                                   ; 965                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 965 / 112,960      ; < 1 % ;
;         -- Secondary logic registers                        ; 0 / 112,960        ; 0 %   ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 965                ;       ;
;         -- Routing optimization registers                   ; 0                  ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 320 / 268          ; 119 % ;
;     -- Clock pins                                           ; 0 / 11             ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 23             ; 0 %   ;
;                                                             ;                    ;       ;
; Global signals                                              ; 0                  ;       ;
; M10K blocks                                                 ; 6 / 686            ; < 1 % ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 41,432 / 7,024,640 ; < 1 % ;
; Total block memory implementation bits                      ; 61,440 / 7,024,640 ; < 1 % ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 156            ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 1 / 7              ; 14 %  ;
; Global clocks                                               ; 0 / 16             ; 0 %   ;
; Quadrant clocks                                             ; 0 / 88             ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120            ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120            ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Hard IPs                                                    ; 0 / 1              ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6              ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6              ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6              ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6              ; 0 %   ;
; Channel PLLs                                                ; 0 / 6              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3              ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2              ; 0 %   ;
; Maximum fan-out                                             ; 587                ;       ;
; Highest non-global fan-out                                  ; 587                ;       ;
; Total fan-out                                               ; 8356               ;       ;
; Average fan-out                                             ; 3.20               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                   ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name              ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLOCK2_50         ; Unassigned ; --       ; 27                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; CLOCK3_50         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; CLOCK_50          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; CLRRX2SERTFG      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRXCLK_BASE     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRXCLK_FULL     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRXCLK_MEDIUM   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRXSERTFG       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[0]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[10]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[11]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[12]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[13]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[14]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[15]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[16]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[17]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[18]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[19]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[1]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[20]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[21]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[22]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[23]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[24]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[25]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[26]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[27]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[2]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[3]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[4]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[5]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[6]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[7]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[8]     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_BASE[9]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL10_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL11_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL12_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL13_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL14_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL27_HSMC ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_FULL9_HSMC  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[0]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[10]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[11]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[12]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[13]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[14]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[15]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[16]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[17]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[18]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[19]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[1]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[20]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[21]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[22]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[23]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[24]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[25]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[26]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[27]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[2]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[3]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[4]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[5]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[6]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[7]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[8]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; CLRRX_MEDIUM[9]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; KEY[0]            ; Unassigned ; --       ; 256                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; KEY[1]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; KEY[2]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; KEY[3]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[0]             ; Unassigned ; --       ; 13                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[10]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[11]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[12]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[13]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[14]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[15]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[16]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[17]            ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[1]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[2]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[3]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[4]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[5]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[6]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[7]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[8]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; SW[9]             ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; UART_RTS          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
; UART_RXD          ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CLRRX2CC[1]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2CC[2]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2CC[3]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2CC[4]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2CC_EN     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2SERTC     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2SERTC_EN  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRX2SERTFG_EN ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXCC[1]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXCC[2]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXCC[3]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXCC[4]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXCC_EN      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXSERTC      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXSERTC_EN   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLRRXSERTFG_EN  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[0]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[12]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA[0]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA[1]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CKE        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CLK        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[0]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[1]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[2]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[3]     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX6[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX7[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; I2C_SCLK        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[7]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[8]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[10]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[11]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[12]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[13]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[14]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[15]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[16]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[17]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[1]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[2]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[3]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[4]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[5]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[6]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[7]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[8]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[9]         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_CTS        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_TXD        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_BLANK_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[0]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[1]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[2]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[3]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[4]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[5]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[6]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[7]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_CLK         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[0]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[1]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[2]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[3]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[4]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[5]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[6]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[7]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_HS          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[0]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[1]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[2]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[3]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[4]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[5]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[6]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[7]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_SYNC_N      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_VS          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-----------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------+
; Name        ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                              ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------+
; DRAM_DQ[0]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[10] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[11] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[12] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[13] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[14] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[16] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[17] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[18] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[19] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[1]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[20] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[21] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[22] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[23] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[24] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[25] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[26] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[27] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[28] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[29] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[2]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[30] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[31] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[3]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[4]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[5]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[6]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[7]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[8]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; DRAM_DQ[9]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Sdram_Control:u7|command:u_command|OE (inverted) ;
; GPIO[0]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[10]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[11]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[12]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[13]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[14]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[15]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[16]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[17]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[18]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[19]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[1]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[20]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[21]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[22]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[23]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[24]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[25]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[26]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[27]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[28]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[29]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[2]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[30]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[31]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[32]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[33]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[34]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[35]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[3]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[4]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[5]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[6]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[7]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[8]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; GPIO[9]     ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
; I2C_SDAT    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 0 / 80 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; Unknown  ; 320            ; --            ;              ;               ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Library Name ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CLR                                                 ; 571.0 (1.4)          ; 639.5 (1.8)                      ; 68.5 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 855 (4)             ; 965 (0)                   ; 0 (0)         ; 41432             ; 0          ; 320  ; 0            ; |DE2_115_CLR                                                                                                                                                                            ; work         ;
;    |CCD_Capture:CCD_Capture_cmp|                             ; 59.0 (59.0)          ; 64.5 (64.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 122 (122)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|CCD_Capture:CCD_Capture_cmp                                                                                                                                                ; work         ;
;    |RAW2RGB:RAW2RGB_cmp|                                     ; 37.8 (31.3)          ; 41.8 (35.0)                      ; 4.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (45)             ; 63 (53)                   ; 0 (0)         ; 12760             ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp                                                                                                                                                        ; work         ;
;       |Line_Buffer:u0|                                       ; 6.5 (0.0)            ; 6.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 12760             ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0                                                                                                                                         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 6.5 (0.0)            ; 6.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 12760             ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                   ; work         ;
;             |shift_taps_bt41:auto_generated|                 ; 6.5 (0.0)            ; 6.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 12760             ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated                                                                    ; work         ;
;                |altsyncram_qpg1:altsyncram2|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12760             ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2                                        ; work         ;
;                |cntr_lmf:cntr1|                              ; 6.5 (5.7)            ; 6.8 (5.8)                        ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1                                                     ; work         ;
;                   |cmpr_pac:cmpr4|                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4                                      ; work         ;
;    |Reset_Delay:Reset_Delay_cmp|                             ; 16.6 (16.6)          ; 16.7 (16.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Reset_Delay:Reset_Delay_cmp                                                                                                                                                ; work         ;
;    |Sdram_Control:u7|                                        ; 423.5 (127.3)        ; 478.2 (142.4)                    ; 54.6 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 639 (236)           ; 698 (172)                 ; 0 (0)         ; 28672             ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 56.0 (0.0)           ; 64.4 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 104 (0)                   ; 0 (0)         ; 6656              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 56.0 (0.0)           ; 64.4 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 104 (0)                   ; 0 (0)         ; 6656              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_ton1:auto_generated|                     ; 56.0 (15.0)          ; 64.4 (19.0)                      ; 8.4 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (14)             ; 104 (27)                  ; 0 (0)         ; 6656              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated                                                   ; work         ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                 ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p                       ; work         ;
;                |a_graycounter_eu6:rdptr_g1p|                 ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_pc8:rs_dgwp|                  ; 6.7 (0.0)            ; 8.7 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 6.7 (6.7)            ; 8.7 (8.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_qc8:ws_dgrp|                  ; 4.8 (0.0)            ; 6.8 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 4.8 (4.8)            ; 6.8 (6.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_cq91:fifo_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6656              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram                          ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                |cntr_nsd:cntr_b|                             ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 56.1 (0.0)           ; 64.5 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 104 (0)                   ; 0 (0)         ; 5632              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 56.1 (0.0)           ; 64.5 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 104 (0)                   ; 0 (0)         ; 5632              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_ton1:auto_generated|                     ; 56.1 (15.8)          ; 64.5 (19.8)                      ; 8.4 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (14)             ; 104 (27)                  ; 0 (0)         ; 5632              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated                                                   ; work         ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                 ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p                       ; work         ;
;                |a_graycounter_eu6:rdptr_g1p|                 ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_pc8:rs_dgwp|                  ; 6.5 (0.0)            ; 8.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 6.5 (6.5)            ; 8.5 (8.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_pc8:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_qc8:ws_dgrp|                  ; 4.6 (0.0)            ; 6.6 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 4.6 (4.6)            ; 6.6 (6.6)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_cq91:fifo_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram                          ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:wrfull_eq_comp                           ; work         ;
;                |cntr_nsd:cntr_b|                             ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 56.5 (0.0)           ; 64.9 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 56.5 (0.0)           ; 64.9 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_5on1:auto_generated|                     ; 56.5 (15.2)          ; 64.9 (19.1)                      ; 8.4 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (14)             ; 105 (28)                  ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated                                                  ; work         ;
;                |a_gray2bin_g9b:rdptr_g_gray2bin|             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_g9b:rs_dgwp_gray2bin|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_acc:wrptr_g1p|                 ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p                      ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                 ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_nc8:rs_dgwp|                  ; 6.5 (0.0)            ; 8.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 6.5 (6.5)            ; 8.5 (8.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_oc8:ws_dgrp|                  ; 4.9 (0.0)            ; 6.9 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 4.9 (4.9)            ; 6.9 (6.9)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_bq91:fifo_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram                         ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; work         ;
;                |cntr_nsd:cntr_b|                             ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 57.0 (0.0)           ; 65.4 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 57.0 (0.0)           ; 65.4 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_5on1:auto_generated|                     ; 57.0 (15.5)          ; 65.4 (19.4)                      ; 8.4 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (14)             ; 105 (28)                  ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated                                                  ; work         ;
;                |a_gray2bin_g9b:rdptr_g_gray2bin|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_g9b:rs_dgwp_gray2bin|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_acc:wrptr_g1p|                 ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p                      ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                 ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_nc8:rs_dgwp|                  ; 6.5 (0.0)            ; 8.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 6.5 (6.5)            ; 8.5 (8.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_oc8:ws_dgrp|                  ; 4.7 (0.0)            ; 6.7 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 4.7 (4.7)            ; 6.7 (6.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_bq91:fifo_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram                         ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                     ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; work         ;
;                |cntr_nsd:cntr_b|                             ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |command:u_command|                                    ; 29.0 (29.0)          ; 29.8 (29.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                ; 41.7 (41.7)          ; 46.7 (46.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |VGA_Controller:u1|                                       ; 32.7 (32.7)          ; 36.5 (36.5)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|VGA_Controller:u1                                                                                                                                                          ; work         ;
;    |sdram_pll:u6|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|sdram_pll:u6                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;          |altpll_1t13:auto_generated|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE2_115_CLR|sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated                                                                                                            ; work         ;
+--------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; CLOCK_50          ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; LEDG[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[7]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[8]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[7]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[8]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[9]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[10]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[11]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[12]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[13]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[14]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[15]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[16]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[17]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[2]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[3]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[4]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[5]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[6]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[7]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[8]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[9]             ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[10]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[11]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[12]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[13]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[14]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[15]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[16]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[17]            ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HEX0[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX4[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX5[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX6[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[0]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[1]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[2]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[3]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[4]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[5]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX7[6]           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; UART_CTS          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; UART_RTS          ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; UART_RXD          ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; UART_TXD          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[0]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[1]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[2]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[3]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[4]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[5]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[6]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[7]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_BLANK_N       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_CLK           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[0]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[1]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[2]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[3]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[4]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[5]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[6]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[7]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_HS            ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[0]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[1]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[2]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[3]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[4]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[5]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[6]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[7]          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_SYNC_N        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_VS            ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; I2C_SCLK          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_BA[0]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_BA[1]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CAS_N        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CKE          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CLK          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CS_N         ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQM[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQM[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQM[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQM[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_RAS_N        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_WE_N         ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX_BASE[9]     ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[10]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[11]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[12]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[13]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[14]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[15]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[16]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[17]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[18]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[19]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[20]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[21]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[22]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[23]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[26]    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL10_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL11_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL12_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL13_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL14_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL27_HSMC ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_FULL9_HSMC  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[9]   ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[10]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[11]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[12]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[13]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[14]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[15]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[16]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[17]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[18]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[19]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[20]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[21]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[22]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[23]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[26]  ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX2CC[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2CC[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2CC[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2CC[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2CC_EN       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2SERTC       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2SERTC_EN    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRX2SERTFG      ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX2SERTFG_EN   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCC[1]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCC[2]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCC[3]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCC[4]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCC_EN        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXCLK_FULL     ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRXSERTC        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXSERTC_EN     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLRRXSERTFG       ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRXSERTFG_EN    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; I2C_SDAT          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[0]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[1]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[2]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[3]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[4]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[5]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[6]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[7]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[8]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[9]           ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[10]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[11]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[12]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[13]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[14]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[15]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[16]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[17]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[18]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[19]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[20]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[21]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[22]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[23]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[24]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[25]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[26]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[27]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[28]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[29]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[30]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[31]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[32]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[33]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[34]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO[35]          ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[0]        ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[1]        ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[2]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[3]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[4]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[5]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[6]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[7]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[8]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[9]        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[10]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[11]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[12]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[13]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[14]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[15]       ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[16]       ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[17]       ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[18]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[19]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[20]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[21]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[22]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[23]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[24]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[25]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[26]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[27]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[28]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[29]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[30]       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[31]       ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLOCK2_50         ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRXCLK_MEDIUM   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRXCLK_BASE     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[24]  ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[24]    ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[25]  ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[25]    ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[0]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[0]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[1]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[1]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[2]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[2]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[3]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[3]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[4]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[4]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[6]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[6]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[27]    ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[27]  ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[5]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[5]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[7]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[7]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_BASE[8]     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLRRX_MEDIUM[8]   ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_50            ;                   ;         ;
; CLOCK3_50           ;                   ;         ;
; KEY[1]              ;                   ;         ;
; KEY[2]              ;                   ;         ;
; KEY[3]              ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; SW[4]               ;                   ;         ;
; SW[5]               ;                   ;         ;
; SW[6]               ;                   ;         ;
; SW[7]               ;                   ;         ;
; SW[8]               ;                   ;         ;
; SW[9]               ;                   ;         ;
; SW[10]              ;                   ;         ;
; SW[11]              ;                   ;         ;
; SW[12]              ;                   ;         ;
; SW[13]              ;                   ;         ;
; SW[14]              ;                   ;         ;
; SW[15]              ;                   ;         ;
; SW[16]              ;                   ;         ;
; SW[17]              ;                   ;         ;
; UART_RTS            ;                   ;         ;
; UART_RXD            ;                   ;         ;
; CLRRX_BASE[9]       ;                   ;         ;
; CLRRX_BASE[10]      ;                   ;         ;
; CLRRX_BASE[11]      ;                   ;         ;
; CLRRX_BASE[12]      ;                   ;         ;
; CLRRX_BASE[13]      ;                   ;         ;
; CLRRX_BASE[14]      ;                   ;         ;
; CLRRX_BASE[15]      ;                   ;         ;
; CLRRX_BASE[16]      ;                   ;         ;
; CLRRX_BASE[17]      ;                   ;         ;
; CLRRX_BASE[18]      ;                   ;         ;
; CLRRX_BASE[19]      ;                   ;         ;
; CLRRX_BASE[20]      ;                   ;         ;
; CLRRX_BASE[21]      ;                   ;         ;
; CLRRX_BASE[22]      ;                   ;         ;
; CLRRX_BASE[23]      ;                   ;         ;
; CLRRX_BASE[26]      ;                   ;         ;
; CLRRX_FULL10_HSMC   ;                   ;         ;
; CLRRX_FULL11_HSMC   ;                   ;         ;
; CLRRX_FULL12_HSMC   ;                   ;         ;
; CLRRX_FULL13_HSMC   ;                   ;         ;
; CLRRX_FULL14_HSMC   ;                   ;         ;
; CLRRX_FULL27_HSMC   ;                   ;         ;
; CLRRX_FULL9_HSMC    ;                   ;         ;
; CLRRX_MEDIUM[9]     ;                   ;         ;
; CLRRX_MEDIUM[10]    ;                   ;         ;
; CLRRX_MEDIUM[11]    ;                   ;         ;
; CLRRX_MEDIUM[12]    ;                   ;         ;
; CLRRX_MEDIUM[13]    ;                   ;         ;
; CLRRX_MEDIUM[14]    ;                   ;         ;
; CLRRX_MEDIUM[15]    ;                   ;         ;
; CLRRX_MEDIUM[16]    ;                   ;         ;
; CLRRX_MEDIUM[17]    ;                   ;         ;
; CLRRX_MEDIUM[18]    ;                   ;         ;
; CLRRX_MEDIUM[19]    ;                   ;         ;
; CLRRX_MEDIUM[20]    ;                   ;         ;
; CLRRX_MEDIUM[21]    ;                   ;         ;
; CLRRX_MEDIUM[22]    ;                   ;         ;
; CLRRX_MEDIUM[23]    ;                   ;         ;
; CLRRX_MEDIUM[26]    ;                   ;         ;
; CLRRX2SERTFG        ;                   ;         ;
; CLRRXCLK_FULL       ;                   ;         ;
; CLRRXSERTFG         ;                   ;         ;
; I2C_SDAT            ;                   ;         ;
; GPIO[0]             ;                   ;         ;
; GPIO[1]             ;                   ;         ;
; GPIO[2]             ;                   ;         ;
; GPIO[3]             ;                   ;         ;
; GPIO[4]             ;                   ;         ;
; GPIO[5]             ;                   ;         ;
; GPIO[6]             ;                   ;         ;
; GPIO[7]             ;                   ;         ;
; GPIO[8]             ;                   ;         ;
; GPIO[9]             ;                   ;         ;
; GPIO[10]            ;                   ;         ;
; GPIO[11]            ;                   ;         ;
; GPIO[12]            ;                   ;         ;
; GPIO[13]            ;                   ;         ;
; GPIO[14]            ;                   ;         ;
; GPIO[15]            ;                   ;         ;
; GPIO[16]            ;                   ;         ;
; GPIO[17]            ;                   ;         ;
; GPIO[18]            ;                   ;         ;
; GPIO[19]            ;                   ;         ;
; GPIO[20]            ;                   ;         ;
; GPIO[21]            ;                   ;         ;
; GPIO[22]            ;                   ;         ;
; GPIO[23]            ;                   ;         ;
; GPIO[24]            ;                   ;         ;
; GPIO[25]            ;                   ;         ;
; GPIO[26]            ;                   ;         ;
; GPIO[27]            ;                   ;         ;
; GPIO[28]            ;                   ;         ;
; GPIO[29]            ;                   ;         ;
; GPIO[30]            ;                   ;         ;
; GPIO[31]            ;                   ;         ;
; GPIO[32]            ;                   ;         ;
; GPIO[33]            ;                   ;         ;
; GPIO[34]            ;                   ;         ;
; GPIO[35]            ;                   ;         ;
; DRAM_DQ[0]          ;                   ;         ;
; DRAM_DQ[1]          ;                   ;         ;
; DRAM_DQ[2]          ;                   ;         ;
; DRAM_DQ[3]          ;                   ;         ;
; DRAM_DQ[4]          ;                   ;         ;
; DRAM_DQ[5]          ;                   ;         ;
; DRAM_DQ[6]          ;                   ;         ;
; DRAM_DQ[7]          ;                   ;         ;
; DRAM_DQ[8]          ;                   ;         ;
; DRAM_DQ[9]          ;                   ;         ;
; DRAM_DQ[10]         ;                   ;         ;
; DRAM_DQ[11]         ;                   ;         ;
; DRAM_DQ[12]         ;                   ;         ;
; DRAM_DQ[13]         ;                   ;         ;
; DRAM_DQ[14]         ;                   ;         ;
; DRAM_DQ[15]         ;                   ;         ;
; DRAM_DQ[16]         ;                   ;         ;
; DRAM_DQ[17]         ;                   ;         ;
; DRAM_DQ[18]         ;                   ;         ;
; DRAM_DQ[19]         ;                   ;         ;
; DRAM_DQ[20]         ;                   ;         ;
; DRAM_DQ[21]         ;                   ;         ;
; DRAM_DQ[22]         ;                   ;         ;
; DRAM_DQ[23]         ;                   ;         ;
; DRAM_DQ[24]         ;                   ;         ;
; DRAM_DQ[25]         ;                   ;         ;
; DRAM_DQ[26]         ;                   ;         ;
; DRAM_DQ[27]         ;                   ;         ;
; DRAM_DQ[28]         ;                   ;         ;
; DRAM_DQ[29]         ;                   ;         ;
; DRAM_DQ[30]         ;                   ;         ;
; DRAM_DQ[31]         ;                   ;         ;
; CLOCK2_50           ;                   ;         ;
; CLRRXCLK_MEDIUM     ;                   ;         ;
; CLRRXCLK_BASE       ;                   ;         ;
; SW[0]               ;                   ;         ;
; KEY[0]              ;                   ;         ;
; CLRRX_MEDIUM[24]    ;                   ;         ;
; CLRRX_BASE[24]      ;                   ;         ;
; CLRRX_MEDIUM[25]    ;                   ;         ;
; CLRRX_BASE[25]      ;                   ;         ;
; CLRRX_BASE[0]       ;                   ;         ;
; CLRRX_MEDIUM[0]     ;                   ;         ;
; CLRRX_BASE[1]       ;                   ;         ;
; CLRRX_MEDIUM[1]     ;                   ;         ;
; CLRRX_BASE[2]       ;                   ;         ;
; CLRRX_MEDIUM[2]     ;                   ;         ;
; CLRRX_BASE[3]       ;                   ;         ;
; CLRRX_MEDIUM[3]     ;                   ;         ;
; CLRRX_BASE[4]       ;                   ;         ;
; CLRRX_MEDIUM[4]     ;                   ;         ;
; CLRRX_BASE[6]       ;                   ;         ;
; CLRRX_MEDIUM[6]     ;                   ;         ;
; CLRRX_BASE[27]      ;                   ;         ;
; CLRRX_MEDIUM[27]    ;                   ;         ;
; CLRRX_BASE[5]       ;                   ;         ;
; CLRRX_MEDIUM[5]     ;                   ;         ;
; CLRRX_BASE[7]       ;                   ;         ;
; CLRRX_MEDIUM[7]     ;                   ;         ;
; CLRRX_BASE[8]       ;                   ;         ;
; CLRRX_MEDIUM[8]     ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                    ; Location   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CCD_Capture:CCD_Capture_cmp|line_cont[15]~0                                                                                             ; Unassigned ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont_en                                                                                               ; Unassigned ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|process_6~3                                                                                                 ; Unassigned ; 17      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|start_en                                                                                                    ; Unassigned ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|work_en                                                                                                     ; Unassigned ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|x_cont_en                                                                                                   ; Unassigned ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:CCD_Capture_cmp|y_cont_en                                                                                                   ; Unassigned ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CLOCK2_50                                                                                                                               ; Unassigned ; 27      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CLR_BASE_CLK                                                                                                                            ; Unassigned ; 302     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CLR_BASE_FVAL                                                                                                                           ; Unassigned ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CLR_BASE_LVAL                                                                                                                           ; Unassigned ; 48      ; Clock, Sync. clear                                  ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                  ; Unassigned ; 256     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cout_actual      ; Unassigned ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:RAW2RGB_cmp|dval_ctrl                                                                                                           ; Unassigned ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:Reset_Delay_cmp|Equal0~4                                                                                                    ; Unassigned ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:Reset_Delay_cmp|oRST_1                                                                                                      ; Unassigned ; 587     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:Reset_Delay_cmp|oRST_2                                                                                                      ; Unassigned ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; SW[0]                                                                                                                                   ; Unassigned ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|CMD[1]~0                                                                                                               ; Unassigned ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Equal0~1                                                                                                               ; Unassigned ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan1~4                                                                                                            ; Unassigned ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan2~7                                                                                                            ; Unassigned ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan3~4                                                                                                            ; Unassigned ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|LessThan4~7                                                                                                            ; Unassigned ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|RD_MASK[0]~2                                                                                                           ; Unassigned ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|ST[3]~0                                                                                                                ; Unassigned ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|ST[3]~2                                                                                                                ; Unassigned ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|_~0            ; Unassigned ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_rdreq~0  ; Unassigned ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_wrreq~0  ; Unassigned ; 30      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|_~0            ; Unassigned ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_rdreq~0  ; Unassigned ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_wrreq~0  ; Unassigned ; 28      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|_~0           ; Unassigned ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_rdreq~0 ; Unassigned ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_wrreq~0 ; Unassigned ; 30      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|_~0           ; Unassigned ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_rdreq~0 ; Unassigned ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_wrreq~0 ; Unassigned ; 30      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|WR_MASK[1]~0                                                                                                           ; Unassigned ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~0                                                                                                              ; Unassigned ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~1                                                                                                              ; Unassigned ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~2                                                                                                              ; Unassigned ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|always2~3                                                                                                              ; Unassigned ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|OE                                                                                                   ; Unassigned ; 32      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|REF_ACK                                                                                              ; Unassigned ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|command:u_command|rp_shift[2]~0                                                                                        ; Unassigned ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                         ; Unassigned ; 41      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan0~3                                                                      ; Unassigned ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u7|mLENGTH[6]~6                                                                                                           ; Unassigned ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|Equal0~3                                                                                                              ; Unassigned ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan10~1                                                                                                          ; Unassigned ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan8~0                                                                                                           ; Unassigned ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|mVGA_R~1                                                                                                              ; Unassigned ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[0]                                                                  ; Unassigned ; 574     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[3]                                                                  ; Unassigned ; 161     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Reset_Delay:Reset_Delay_cmp|oRST_1                                                                                                                                                    ; 587     ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[0]~CLKENA0                                                                                                        ; 574     ;
; CLR_BASE_CLK                                                                                                                                                                          ; 302     ;
; KEY[0]~input                                                                                                                                                                          ; 256     ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[3]~CLKENA0                                                                                                        ; 161     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_rdreq~0                                               ; 49      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_rdreq~0                                               ; 49      ;
; CLR_BASE_LVAL                                                                                                                                                                         ; 48      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_wrreq~0                                               ; 46      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|valid_wrreq~0                                               ; 46      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_wrreq~0                                                ; 43      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[9]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[8]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[7]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[6]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[5]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[4]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[3]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[2]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[1]                                             ; 42      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|counter_reg_bit[0]                                             ; 42      ;
; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; 41      ;
; CCD_Capture:CCD_Capture_cmp|oX_CONT[0]                                                                                                                                                ; 41      ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[0]                                                                                                                                                ; 40      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_wrreq~0                                                ; 39      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_rdreq~0                                                ; 38      ;
; Sdram_Control:u7|WR_MASK[0]                                                                                                                                                           ; 36      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|valid_rdreq~0                                                ; 34      ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont_en                                                                                                                                             ; 32      ;
; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; 32      ;
; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; 29      ;
; Sdram_Control:u7|command:u_command|do_writea                                                                                                                                          ; 28      ;
; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                           ; 28      ;
; CLOCK2_50~input                                                                                                                                                                       ; 27      ;
; Sdram_Control:u7|ST[2]                                                                                                                                                                ; 27      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                      ; 24      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                      ; 24      ;
; Sdram_Control:u7|Equal3~0                                                                                                                                                             ; 24      ;
; VGA_Controller:u1|mVGA_R~1                                                                                                                                                            ; 24      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                      ; 23      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                      ; 23      ;
; Reset_Delay:Reset_Delay_cmp|Equal0~4                                                                                                                                                  ; 23      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                      ; 22      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                      ; 22      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                      ; 22      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                      ; 22      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[0]                     ; 22      ;
; Sdram_Control:u7|ST[1]                                                                                                                                                                ; 22      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                      ; 21      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                      ; 21      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                      ; 21      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                      ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[3]                     ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[2]                     ; 21      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[1]                     ; 21      ;
; Sdram_Control:u7|ST[0]                                                                                                                                                                ; 21      ;
; Sdram_Control:u7|RD_MASK~0                                                                                                                                                            ; 20      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[0]                     ; 20      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[4]                     ; 20      ;
; Sdram_Control:u7|always2~3                                                                                                                                                            ; 19      ;
; Sdram_Control:u7|LessThan3~4                                                                                                                                                          ; 19      ;
; Sdram_Control:u7|always2~2                                                                                                                                                            ; 19      ;
; Sdram_Control:u7|always2~1                                                                                                                                                            ; 19      ;
; Sdram_Control:u7|always2~0                                                                                                                                                            ; 19      ;
; Sdram_Control:u7|LessThan1~4                                                                                                                                                          ; 19      ;
; Sdram_Control:u7|mLENGTH[6]~6                                                                                                                                                         ; 19      ;
; Sdram_Control:u7|mADDR[10]~0                                                                                                                                                          ; 19      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[3]                     ; 19      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[2]                     ; 19      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[1]                     ; 19      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[5]                     ; 19      ;
; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; 19      ;
; Sdram_Control:u7|LessThan4~7                                                                                                                                                          ; 18      ;
; Sdram_Control:u7|LessThan2~7                                                                                                                                                          ; 18      ;
; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[3]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[6]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[5]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[7]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[2]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[1]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[4]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[3]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[6]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[5]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[7]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[2]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[1]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[4]                                                  ; 18      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[4]                     ; 18      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[6]                     ; 18      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[2]                                                   ; 18      ;
; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; 18      ;
; CCD_Capture:CCD_Capture_cmp|process_6~3                                                                                                                                               ; 17      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~0                             ; 17      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~0                             ; 17      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[5]                     ; 17      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[5]                                                   ; 17      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[4]                                                   ; 17      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[1]                                                   ; 17      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~_wirecell            ; 16      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~_wirecell            ; 16      ;
; CCD_Capture:CCD_Capture_cmp|y_cont_en                                                                                                                                                 ; 16      ;
; CCD_Capture:CCD_Capture_cmp|line_cont[15]~0                                                                                                                                           ; 16      ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan0~3                                                                                                                    ; 16      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|ram_address_a[8]                                            ; 16      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[0]                                                  ; 16      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|ram_address_a[8]                                            ; 16      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[0]                                                  ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[6]                     ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[2]                                                   ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[6]                                                   ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[0]                                                   ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[3]                                                   ; 16      ;
; CCD_Capture:CCD_Capture_cmp|x_cont_en                                                                                                                                                 ; 16      ;
; Sdram_Control:u7|Equal3~1                                                                                                                                                             ; 16      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[5]                                                   ; 15      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[4]                                                   ; 15      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[1]                                                   ; 15      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|ram_address_a[7]                                             ; 15      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[6]                                                   ; 14      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[0]                                                   ; 14      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[3]                                                   ; 14      ;
; VGA_Controller:u1|Equal0~3                                                                                                                                                            ; 14      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|ram_address_b[8]~0                                           ; 14      ;
; Sdram_Control:u7|Equal0~1                                                                                                                                                             ; 14      ;
; SW[0]~input                                                                                                                                                                           ; 13      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~_wirecell                   ; 13      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|ram_address_a[7]                                             ; 13      ;
; VGA_Controller:u1|LessThan10~1                                                                                                                                                        ; 13      ;
; VGA_Controller:u1|LessThan8~0                                                                                                                                                         ; 13      ;
; ~GND                                                                                                                                                                                  ; 12      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|ram_address_b[8]~0                                           ; 12      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~_wirecell                   ; 11      ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cout_actual                                                    ; 10      ;
; Sdram_Control:u7|ST[3]~2                                                                                                                                                              ; 10      ;
; Sdram_Control:u7|ST[3]~0                                                                                                                                                              ; 10      ;
; VGA_Controller:u1|oRequest                                                                                                                                                            ; 10      ;
; Sdram_Control:u7|LessThan5~1                                                                                                                                                          ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[1]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[0]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[3]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[1]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[0]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[3]                   ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                      ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                      ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                       ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                       ; 8       ;
; Sdram_Control:u7|LessThan6~1                                                                                                                                                          ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[2]                   ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[4]                   ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[2]                   ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[4]                   ; 7       ;
; Sdram_Control:u7|command:u_command|always0~6                                                                                                                                          ; 7       ;
; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                       ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                       ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                       ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                       ; 7       ;
; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; 7       ;
; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|parity8                         ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|parity8                         ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[5]                   ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[5]                   ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ; 6       ;
; RAW2RGB:RAW2RGB_cmp|mDVAL                                                                                                                                                             ; 6       ;
; RAW2RGB:RAW2RGB_cmp|dval_ctrl_en                                                                                                                                                      ; 6       ;
; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity5                          ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                       ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                       ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity5                          ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                       ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                       ; 6       ;
; Sdram_Control:u7|Equal0~0                                                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_comb_bita0~1                         ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_comb_bita0~1                         ; 6       ;
; VGA_Controller:u1|V_Cont[9]                                                                                                                                                           ; 6       ;
; VGA_Controller:u1|H_Cont[5]                                                                                                                                                           ; 6       ;
; VGA_Controller:u1|H_Cont[6]                                                                                                                                                           ; 6       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT                                                                                     ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|_~0                                                         ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|_~0                                                         ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~1                             ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                         ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[6]                   ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~1                             ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                         ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[6]                   ; 5       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ; 5       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~0                              ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                          ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~0                              ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                          ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[2]                                                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[2]                                                  ; 5       ;
; Sdram_Control:u7|PM_STOP                                                                                                                                                              ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                       ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                       ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                       ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                       ; 5       ;
; Sdram_Control:u7|LessThan7~1                                                                                                                                                          ; 5       ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                           ; 5       ;
; Sdram_Control:u7|Equal3~3                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|mWR                                                                                                                                                                  ; 5       ;
; Sdram_Control:u7|mRD                                                                                                                                                                  ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_comb_bita0~1                        ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_comb_bita0~1                        ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[9]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[8]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[7]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[6]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[5]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[4]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[3]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[2]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[1]                                            ; 5       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[0]                                            ; 5       ;
; Sdram_Control:u7|ST[6]                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|ST[4]                                                                                                                                                                ; 5       ;
; VGA_Controller:u1|H_Cont[7]                                                                                                                                                           ; 5       ;
; VGA_Controller:u1|H_Cont[8]                                                                                                                                                           ; 5       ;
; VGA_Controller:u1|H_Cont[9]                                                                                                                                                           ; 5       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_UP                                                                                        ; 4       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN                                                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor3                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor3                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor3                         ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor3                         ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor3                        ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor3                        ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|command:u_command|rp_shift[2]~0                                                                                                                                      ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ; 4       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|_~0                                                          ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|_~0                                                          ; 4       ;
; Sdram_Control:u7|command:u_command|always4~0                                                                                                                                          ; 4       ;
; Sdram_Control:u7|always1~0                                                                                                                                                            ; 4       ;
; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~2               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~1               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~0               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; 4       ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ; 4       ;
; Reset_Delay:Reset_Delay_cmp|Cont[0]                                                                                                                                                   ; 4       ;
; Reset_Delay:Reset_Delay_cmp|Cont[1]                                                                                                                                                   ; 4       ;
; Reset_Delay:Reset_Delay_cmp|Cont[21]                                                                                                                                                  ; 4       ;
; Reset_Delay:Reset_Delay_cmp|Cont[22]                                                                                                                                                  ; 4       ;
; Reset_Delay:Reset_Delay_cmp|Cont[23]                                                                                                                                                  ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~2               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~1               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]~0               ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; 4       ;
; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ; 4       ;
; Sdram_Control:u7|DQM~0                                                                                                                                                                ; 4       ;
; Sdram_Control:u7|Read                                                                                                                                                                 ; 4       ;
; Sdram_Control:u7|Write                                                                                                                                                                ; 4       ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[19]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[18]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[17]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[16]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[15]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[14]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[13]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[12]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[11]                                           ; 4       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|q_b[10]                                           ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[19]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                                        ; 4       ;
; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; 4       ;
; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; 4       ;
; VGA_Controller:u1|V_Cont[2]                                                                                                                                                           ; 4       ;
; VGA_Controller:u1|V_Cont[3]                                                                                                                                                           ; 4       ;
; VGA_Controller:u1|V_Cont[4]                                                                                                                                                           ; 4       ;
; VGA_Controller:u1|V_Cont[1]                                                                                                                                                           ; 4       ;
; VGA_Controller:u1|H_Cont[4]                                                                                                                                                           ; 4       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                  ; 3       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK                                                                                    ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|cntr_cout[3]~0                  ; 3       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[0]                                                                                                                                                 ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|cntr_cout[3]~0                  ; 3       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[5]                                                                                                                                              ; 3       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[6]                                                                                                                                              ; 3       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[7]                                                                                                                                              ; 3       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[8]                                                                                                                                              ; 3       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[0]                                                                                                                                              ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[9]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[9]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[8]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[8]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[7]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[7]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[6]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[6]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[5]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[5]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[4]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[4]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[3]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[3]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[2]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[2]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[1]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[1]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[7]                   ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[8]                   ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_0[0]                                                                                                                                                       ; 3       ;
; RAW2RGB:RAW2RGB_cmp|mDATAd_1[0]                                                                                                                                                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[7]                   ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[8]                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor6                         ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor6                         ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor6                         ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor6                         ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor6                        ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor6                        ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor6                        ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor6                        ; 3       ;
; Sdram_Control:u7|command:u_command|always3~0                                                                                                                                          ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|LessThan1~2                                                                                                                    ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE~1                                                                                                                    ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ; 3       ;
; CCD_Capture:CCD_Capture_cmp|work_en                                                                                                                                                   ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[7]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[8]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[3]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~2               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~1               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~0               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[7]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[8]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[3]                                                  ; 3       ;
; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~2               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~1               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]~0               ; 3       ;
; Sdram_Control:u7|WR_MASK[1]~0                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                       ; 3       ;
; Sdram_Control:u7|RD_MASK[0]~2                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|LessThan8~1                                                                                                                                                          ; 3       ;
; Sdram_Control:u7|Equal0~3                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; 3       ;
; Sdram_Control:u7|Equal5~0                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[7]                     ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[8]                     ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[7]                                                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[8]                                                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; 3       ;
; Reset_Delay:Reset_Delay_cmp|Equal0~2                                                                                                                                                  ; 3       ;
; Reset_Delay:Reset_Delay_cmp|Equal0~1                                                                                                                                                  ; 3       ;
; Reset_Delay:Reset_Delay_cmp|Equal0~0                                                                                                                                                  ; 3       ;
; Reset_Delay:Reset_Delay_cmp|Cont[20]                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[7]                     ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter7a[8]                     ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[7]                                                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[8]                                                   ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; 3       ;
; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Equal3~2                                                                                                                                                             ; 3       ;
; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                         ; 3       ;
; VGA_Controller:u1|always1~0                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|LessThan7~0                                                                                                                                                         ; 3       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[0]                                                                                                                                                 ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[22]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[22]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[21]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[21]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[20]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[20]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[19]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[19]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[18]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[17]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[17]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[16]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[16]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[14]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[5]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[5]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[5]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[5]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[4]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[4]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[4]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[4]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                        ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[9]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[8]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|rWR1_ADDR[8]                                                                                                                                                         ; 3       ;
; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; 3       ;
; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~13                                                      ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~9                                                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~5                                                       ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~1                                                       ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~13                                                     ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~9                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~5                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~1                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~13                                                     ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~9                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~5                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|op_1~1                                                      ; 3       ;
; VGA_Controller:u1|H_Cont[1]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|H_Cont[2]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|H_Cont[3]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|H_Cont[10]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[11]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|H_Cont[12]                                                                                                                                                          ; 3       ;
; VGA_Controller:u1|V_Cont[0]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|V_Cont[6]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|V_Cont[7]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|V_Cont[8]                                                                                                                                                           ; 3       ;
; VGA_Controller:u1|V_Cont[5]                                                                                                                                                           ; 3       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[1]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[2]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[3]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[5]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[6]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[7]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[8]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[9]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[11]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[12]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[13]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[14]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[15]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[4]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[10]                                                                                                                                                ; 2       ;
; Reset_Delay:Reset_Delay_cmp|oRST_2                                                                                                                                                    ; 2       ;
; CLR_BASE_FVAL                                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~1                             ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~1                             ; 2       ;
; Sdram_Control:u7|CMD[1]~0                                                                                                                                                             ; 2       ;
; Sdram_Control:u7|LessThan4~6                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|LessThan4~5                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|LessThan4~0                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|LessThan2~6                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|LessThan2~5                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|LessThan2~0                                                                                                                                                          ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[11]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[12]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[13]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[14]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[15]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[1]                                                                                                                                              ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[2]                                                                                                                                              ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[3]                                                                                                                                              ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[4]                                                                                                                                              ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[9]                                                                                                                                              ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[10]                                                                                                                                             ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0                            ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0                            ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor5                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor5                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor7                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor5                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor5                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor7                         ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor5                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor5                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor7                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor7                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor5                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor5                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor7                        ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor7                        ; 2       ;
; Sdram_Control:u7|Equal6~0                                                                                                                                                             ; 2       ;
; Sdram_Control:u7|CMD[0]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|CMD[1]                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE~2                                                                                                                    ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|always3~3                                                                                                                      ; 2       ;
; CCD_Capture:CCD_Capture_cmp|line_cont_en                                                                                                                                              ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; 2       ;
; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; 2       ;
; Sdram_Control:u7|command:u_command|always0~2                                                                                                                                          ; 2       ;
; Sdram_Control:u7|command:u_command|always0~1                                                                                                                                          ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~3                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~2                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~1                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]                 ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Equal0~3                                                                                                                                                  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~3                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~2                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_eu6:rdptr_g1p|_~1                              ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cmpr_1v5:rdempty_eq_comp|aneb_result_wire[0]                 ; 2       ;
; Sdram_Control:u7|mLENGTH[6]~4                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|ST[3]~3                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|command:u_command|do_initial                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mLENGTH[6]~1                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|ST[3]~1                                                                                                                                                              ; 2       ;
; Sdram_Control:u7|Pre_WR                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|Pre_RD                                                                                                                                                               ; 2       ;
; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[14]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0                             ; 2       ;
; Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[12]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; 2       ;
; Sdram_Control:u7|mDATAOUT[25]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[7]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[4]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|Equal0~1                                                                                                                                                            ; 2       ;
; Reset_Delay:Reset_Delay_cmp|oRST_1~0                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[8]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[9]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[10]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[11]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[12]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[13]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[14]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[15]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[16]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[17]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[18]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[19]                                                                                                                                                  ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[2]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[3]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[4]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[5]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[6]                                                                                                                                                   ; 2       ;
; Reset_Delay:Reset_Delay_cmp|Cont[7]                                                                                                                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0                             ; 2       ;
; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ; 2       ;
; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|alt_synch_pipe_qc8:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; 2       ;
; Sdram_Control:u7|Equal0~2                                                                                                                                                             ; 2       ;
; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                         ; 2       ;
; VGA_Controller:u1|always1~1                                                                                                                                                           ; 2       ;
; VGA_Controller:u1|Equal0~0                                                                                                                                                            ; 2       ;
; VGA_Controller:u1|LessThan2~1                                                                                                                                                         ; 2       ;
; VGA_Controller:u1|LessThan3~0                                                                                                                                                         ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[15]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[14]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[13]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[12]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[11]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[10]                                                                                                                                                ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[9]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[8]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[7]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[6]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[5]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[4]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[3]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[2]                                                                                                                                                 ; 2       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[1]                                                                                                                                                 ; 2       ;
; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                      ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                       ; 2       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                       ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[10]                                                                                                                                            ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[11]                                                                                                                                            ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[15]                                                                                                                                            ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[14]                                                                                                                                            ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[13]                                                                                                                                            ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[3]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[2]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[4]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[5]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[6]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[9]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[8]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[7]                                                                                                                                             ; 2       ;
; CCD_Capture:CCD_Capture_cmp|pixel_cont[12]                                                                                                                                            ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~13                                                      ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~9                                                       ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~5                                                       ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|op_1~1                                                       ; 2       ;
; VGA_Controller:u1|H_Cont[0]                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|ST[5]                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|ST[7]                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|ST[8]                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|ST[9]                                                                                                                                                                ; 2       ;
; Sdram_Control:u7|ST[3]                                                                                                                                                                ; 2       ;
; VGA_Controller:u1|V_Cont[10]                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|V_Cont[11]                                                                                                                                                          ; 2       ;
; VGA_Controller:u1|V_Cont[12]                                                                                                                                                          ; 2       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|clk[1]~CLKENA0                                                                                                        ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN2                                                                                  ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN1                                                                                  ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTEN0                                                                                  ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM                                                                                  ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF                                                                         ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT                                                                               ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0                                                                                    ; 1       ;
; sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|fb_clkin                                                                                                              ; 1       ;
; CLRRX_MEDIUM[8]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[8]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[7]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[7]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[5]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[5]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[27]~input                                                                                                                                                                ; 1       ;
; CLRRX_BASE[27]~input                                                                                                                                                                  ; 1       ;
; CLRRX_MEDIUM[6]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[6]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[4]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[4]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[3]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[3]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[2]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[2]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[1]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[1]~input                                                                                                                                                                   ; 1       ;
; CLRRX_MEDIUM[0]~input                                                                                                                                                                 ; 1       ;
; CLRRX_BASE[0]~input                                                                                                                                                                   ; 1       ;
; CLRRX_BASE[25]~input                                                                                                                                                                  ; 1       ;
; CLRRX_MEDIUM[25]~input                                                                                                                                                                ; 1       ;
; CLRRX_BASE[24]~input                                                                                                                                                                  ; 1       ;
; CLRRX_MEDIUM[24]~input                                                                                                                                                                ; 1       ;
; CLRRXCLK_BASE~input                                                                                                                                                                   ; 1       ;
; CLRRXCLK_MEDIUM~input                                                                                                                                                                 ; 1       ;
; DRAM_DQ[30]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[29]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[28]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[27]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[26]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[25]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[24]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[23]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[22]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[21]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[20]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[19]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[18]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[14]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[13]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[12]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[11]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[10]~input                                                                                                                                                                     ; 1       ;
; DRAM_DQ[9]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[8]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[7]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[6]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[5]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[4]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[3]~input                                                                                                                                                                      ; 1       ;
; DRAM_DQ[2]~input                                                                                                                                                                      ; 1       ;
; CCD_Capture:CCD_Capture_cmp|y_cont[0]~0                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|line_cont[0]~1                                                                                                                                            ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~0                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~0                          ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]~0                                                                                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~0                           ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0~0                           ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; CCD_Capture:CCD_Capture_cmp|x_cont[0]~0                                                                                                                                               ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~7                                                                                                                                    ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~6                                                                                                                                    ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~5                                                                                                                                    ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~4                                                                                                                                    ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor0                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor0                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor0                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor0                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor0                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor0                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor0                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor0                        ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~4                                                                                                                                         ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~3                                                                                                                                    ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~3                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~3                             ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor1                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor1                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor1                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor1                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor1                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor1                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor1                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor1                        ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~3                                                                                                                                         ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~2                                                                                                                                    ; 1       ;
; Reset_Delay:Reset_Delay_cmp|oRST_2~0                                                                                                                                                  ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~53                                                                                                                                                           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a1                   ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a0                   ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~4                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~3                             ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4|aneb_result_wire[0]~1                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr4|aneb_result_wire[0]~0                           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a1                   ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|sub_parity9a0                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor2                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor2                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin|xor2                         ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin|xor2                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor2                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor2                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin|xor2                        ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin|xor2                        ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~2                                                                                                                                         ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|command_delay~1                                                                                                                                    ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~3                              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~2                              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~3                              ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|a_graycounter_bcc:wrptr_g1p|_~2                              ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~52                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~51                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~50                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~49                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~48                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~47                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~46                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~41                                                                                                                                                           ; 1       ;
; RAW2RGB:RAW2RGB_cmp|Add0~40                                                                                                                                                           ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[9]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[8]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[7]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[6]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[5]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[4]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[3]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[2]                                                                                                                                                  ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[1]                                                                                                                                                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[2]~7                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[5]~6                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[4]~5                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[7]~4                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[6]~3                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[8]~2                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[1]~1                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~0                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[3]~0                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~2                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_fu6:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oDATA[0]                                                                                                                                                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[2]~7                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[5]~6                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[4]~5                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[7]~4                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[6]~3                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[8]~2                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[1]~1                 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|_~0                             ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|a_graycounter_acc:wrptr_g1p|counter10a[3]~0                 ; 1       ;
; RAW2RGB:RAW2RGB_cmp|LessThan0~3                                                                                                                                                       ; 1       ;
; RAW2RGB:RAW2RGB_cmp|LessThan0~2                                                                                                                                                       ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[1]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[2]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[3]                                                                                                                                                ; 1       ;
; RAW2RGB:RAW2RGB_cmp|LessThan0~1                                                                                                                                                       ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[5]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[6]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[7]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[8]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[9]                                                                                                                                                ; 1       ;
; RAW2RGB:RAW2RGB_cmp|LessThan0~0                                                                                                                                                       ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[11]                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[12]                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[13]                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[14]                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[15]                                                                                                                                               ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[4]                                                                                                                                                ; 1       ;
; CCD_Capture:CCD_Capture_cmp|oY_CONT[10]                                                                                                                                               ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[20]~0                                                                                                                                                      ; 1       ;
; Sdram_Control:u7|rWR2_ADDR[20]~0                                                                                                                                                      ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; 1       ;
; Sdram_Control:u7|command:u_command|ex_write~0                                                                                                                                         ; 1       ;
; Sdram_Control:u7|command:u_command|ex_read~0                                                                                                                                          ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift~1                                                                                                                                         ; 1       ;
; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; 1       ;
; Sdram_Control:u7|command:u_command|REF_ACK~0                                                                                                                                          ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer~15                                                                                                                       ; 1       ;
; Sdram_Control:u7|control_interface:u_control_interface|timer~14                                                                                                                       ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------+----------------------+-----------------+-----------------+---------------+
; RAW2RGB:RAW2RGB_cmp|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bt41:auto_generated|altsyncram_qpg1:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 20           ; 638          ; 20           ; yes                    ; no                      ; yes                    ; yes                     ; 12760 ; 638                         ; 20                          ; 638                         ; 20                          ; 12760               ; 2           ; 0          ; None ; Unassigned ; Old data             ; New data        ; New data        ; Yes           ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 26                          ; 512                         ; 13                          ; 6656                ; 1           ; 0          ; None ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ton1:auto_generated|altsyncram_cq91:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 22                          ; 512                         ; 11                          ; 5632                ; 1           ; 0          ; None ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5on1:auto_generated|altsyncram_bq91:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None ; Unassigned ; Don't care           ; New data        ; New data        ; Yes           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 2     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 5     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 37           ; 66           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 320       ; 0            ; 0            ; 320       ; 320       ; 0            ; 66           ; 0            ; 0            ; 0            ; 0            ; 66           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 320          ; 320          ; 320          ; 320          ; 320          ; 0         ; 320          ; 320          ; 0         ; 0         ; 320          ; 254          ; 320          ; 320          ; 320          ; 320          ; 254          ; 320          ; 320          ; 320          ; 283          ; 254          ; 320          ; 320          ; 320          ; 320          ; 320          ; 320          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; CLOCK_50           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX6[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX7[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_CTS           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_RTS           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_TXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; I2C_SCLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL10_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL11_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL12_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL13_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL14_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL27_HSMC  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_FULL9_HSMC   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2CC[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2CC[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2CC[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2CC[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2CC_EN        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2SERTC        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2SERTC_EN     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2SERTFG       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX2SERTFG_EN    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCC[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCC[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCC[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCC[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCC_EN         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCLK_FULL      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXSERTC         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXSERTC_EN      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXSERTFG        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXSERTFG_EN     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; I2C_SDAT           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[32]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[33]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[34]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO[35]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCLK_MEDIUM    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRXCLK_BASE      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_BASE[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLRRX_MEDIUM[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; Off                         ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device 5CGXFC7C7F23C8 for design "DE2_115_CLR"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "sdram_pll:u6|altpll:altpll_component|altpll_1t13:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 320 pins of 320 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Error (179000): Design requires 320 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device
    Info (179001): Current design requires 320 user-specified I/O pins -- 320 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations
    Info (179002): Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins
Error (12289): An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter.
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:12
Warning (169064): Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin I2C_SDAT has a permanently disabled output enable
    Info (169065): Pin GPIO[0] has a permanently disabled output enable
    Info (169065): Pin GPIO[1] has a permanently disabled output enable
    Info (169065): Pin GPIO[2] has a permanently disabled output enable
    Info (169065): Pin GPIO[3] has a permanently disabled output enable
    Info (169065): Pin GPIO[4] has a permanently disabled output enable
    Info (169065): Pin GPIO[5] has a permanently disabled output enable
    Info (169065): Pin GPIO[6] has a permanently disabled output enable
    Info (169065): Pin GPIO[7] has a permanently disabled output enable
    Info (169065): Pin GPIO[8] has a permanently disabled output enable
    Info (169065): Pin GPIO[9] has a permanently disabled output enable
    Info (169065): Pin GPIO[10] has a permanently disabled output enable
    Info (169065): Pin GPIO[11] has a permanently disabled output enable
    Info (169065): Pin GPIO[12] has a permanently disabled output enable
    Info (169065): Pin GPIO[13] has a permanently disabled output enable
    Info (169065): Pin GPIO[14] has a permanently disabled output enable
    Info (169065): Pin GPIO[15] has a permanently disabled output enable
    Info (169065): Pin GPIO[16] has a permanently disabled output enable
    Info (169065): Pin GPIO[17] has a permanently disabled output enable
    Info (169065): Pin GPIO[18] has a permanently disabled output enable
    Info (169065): Pin GPIO[19] has a permanently disabled output enable
    Info (169065): Pin GPIO[20] has a permanently disabled output enable
    Info (169065): Pin GPIO[21] has a permanently disabled output enable
    Info (169065): Pin GPIO[22] has a permanently disabled output enable
    Info (169065): Pin GPIO[23] has a permanently disabled output enable
    Info (169065): Pin GPIO[24] has a permanently disabled output enable
    Info (169065): Pin GPIO[25] has a permanently disabled output enable
    Info (169065): Pin GPIO[26] has a permanently disabled output enable
    Info (169065): Pin GPIO[27] has a permanently disabled output enable
    Info (169065): Pin GPIO[28] has a permanently disabled output enable
    Info (169065): Pin GPIO[29] has a permanently disabled output enable
    Info (169065): Pin GPIO[30] has a permanently disabled output enable
    Info (169065): Pin GPIO[31] has a permanently disabled output enable
    Info (169065): Pin GPIO[32] has a permanently disabled output enable
    Info (169065): Pin GPIO[33] has a permanently disabled output enable
    Info (169065): Pin GPIO[34] has a permanently disabled output enable
    Info (169065): Pin GPIO[35] has a permanently disabled output enable
Warning (169069): Following 125 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin LEDG[0] has GND driving its datain port
    Info (169070): Pin LEDG[1] has GND driving its datain port
    Info (169070): Pin LEDG[2] has GND driving its datain port
    Info (169070): Pin LEDG[3] has GND driving its datain port
    Info (169070): Pin LEDG[4] has GND driving its datain port
    Info (169070): Pin LEDG[5] has GND driving its datain port
    Info (169070): Pin LEDG[6] has GND driving its datain port
    Info (169070): Pin LEDG[7] has GND driving its datain port
    Info (169070): Pin LEDG[8] has GND driving its datain port
    Info (169070): Pin LEDR[16] has GND driving its datain port
    Info (169070): Pin LEDR[17] has GND driving its datain port
    Info (169070): Pin HEX0[0] has GND driving its datain port
    Info (169070): Pin HEX0[1] has GND driving its datain port
    Info (169070): Pin HEX0[2] has GND driving its datain port
    Info (169070): Pin HEX0[3] has GND driving its datain port
    Info (169070): Pin HEX0[4] has GND driving its datain port
    Info (169070): Pin HEX0[5] has GND driving its datain port
    Info (169070): Pin HEX0[6] has GND driving its datain port
    Info (169070): Pin HEX1[0] has GND driving its datain port
    Info (169070): Pin HEX1[1] has GND driving its datain port
    Info (169070): Pin HEX1[2] has GND driving its datain port
    Info (169070): Pin HEX1[3] has GND driving its datain port
    Info (169070): Pin HEX1[4] has GND driving its datain port
    Info (169070): Pin HEX1[5] has GND driving its datain port
    Info (169070): Pin HEX1[6] has GND driving its datain port
    Info (169070): Pin HEX2[0] has GND driving its datain port
    Info (169070): Pin HEX2[1] has GND driving its datain port
    Info (169070): Pin HEX2[2] has GND driving its datain port
    Info (169070): Pin HEX2[3] has GND driving its datain port
    Info (169070): Pin HEX2[4] has GND driving its datain port
    Info (169070): Pin HEX2[5] has GND driving its datain port
    Info (169070): Pin HEX2[6] has GND driving its datain port
    Info (169070): Pin HEX3[0] has GND driving its datain port
    Info (169070): Pin HEX3[1] has GND driving its datain port
    Info (169070): Pin HEX3[2] has GND driving its datain port
    Info (169070): Pin HEX3[3] has GND driving its datain port
    Info (169070): Pin HEX3[4] has GND driving its datain port
    Info (169070): Pin HEX3[5] has GND driving its datain port
    Info (169070): Pin HEX3[6] has GND driving its datain port
    Info (169070): Pin HEX4[0] has GND driving its datain port
    Info (169070): Pin HEX4[1] has GND driving its datain port
    Info (169070): Pin HEX4[2] has GND driving its datain port
    Info (169070): Pin HEX4[3] has GND driving its datain port
    Info (169070): Pin HEX4[4] has GND driving its datain port
    Info (169070): Pin HEX4[5] has GND driving its datain port
    Info (169070): Pin HEX4[6] has GND driving its datain port
    Info (169070): Pin HEX5[0] has GND driving its datain port
    Info (169070): Pin HEX5[1] has GND driving its datain port
    Info (169070): Pin HEX5[2] has GND driving its datain port
    Info (169070): Pin HEX5[3] has GND driving its datain port
    Info (169070): Pin HEX5[4] has GND driving its datain port
    Info (169070): Pin HEX5[5] has GND driving its datain port
    Info (169070): Pin HEX5[6] has GND driving its datain port
    Info (169070): Pin HEX6[0] has GND driving its datain port
    Info (169070): Pin HEX6[1] has GND driving its datain port
    Info (169070): Pin HEX6[2] has GND driving its datain port
    Info (169070): Pin HEX6[3] has GND driving its datain port
    Info (169070): Pin HEX6[4] has GND driving its datain port
    Info (169070): Pin HEX6[5] has GND driving its datain port
    Info (169070): Pin HEX6[6] has GND driving its datain port
    Info (169070): Pin HEX7[0] has GND driving its datain port
    Info (169070): Pin HEX7[1] has GND driving its datain port
    Info (169070): Pin HEX7[2] has GND driving its datain port
    Info (169070): Pin HEX7[3] has GND driving its datain port
    Info (169070): Pin HEX7[4] has GND driving its datain port
    Info (169070): Pin HEX7[5] has GND driving its datain port
    Info (169070): Pin HEX7[6] has GND driving its datain port
    Info (169070): Pin UART_CTS has GND driving its datain port
    Info (169070): Pin UART_TXD has GND driving its datain port
    Info (169070): Pin VGA_SYNC_N has GND driving its datain port
    Info (169070): Pin I2C_SCLK has GND driving its datain port
    Info (169070): Pin DRAM_ADDR[12] has GND driving its datain port
    Info (169070): Pin CLRRX2CC[1] has GND driving its datain port
    Info (169070): Pin CLRRX2CC[2] has GND driving its datain port
    Info (169070): Pin CLRRX2CC[3] has GND driving its datain port
    Info (169070): Pin CLRRX2CC[4] has GND driving its datain port
    Info (169070): Pin CLRRX2CC_EN has GND driving its datain port
    Info (169070): Pin CLRRX2SERTC has GND driving its datain port
    Info (169070): Pin CLRRX2SERTC_EN has GND driving its datain port
    Info (169070): Pin CLRRX2SERTFG_EN has GND driving its datain port
    Info (169070): Pin CLRRXCC[1] has GND driving its datain port
    Info (169070): Pin CLRRXCC[2] has GND driving its datain port
    Info (169070): Pin CLRRXCC[3] has GND driving its datain port
    Info (169070): Pin CLRRXCC[4] has GND driving its datain port
    Info (169070): Pin CLRRXCC_EN has GND driving its datain port
    Info (169070): Pin CLRRXSERTC has GND driving its datain port
    Info (169070): Pin CLRRXSERTC_EN has GND driving its datain port
    Info (169070): Pin CLRRXSERTFG_EN has GND driving its datain port
    Info (169070): Pin I2C_SDAT has VCC driving its datain port
    Info (169070): Pin GPIO[0] has VCC driving its datain port
    Info (169070): Pin GPIO[1] has VCC driving its datain port
    Info (169070): Pin GPIO[2] has VCC driving its datain port
    Info (169070): Pin GPIO[3] has VCC driving its datain port
    Info (169070): Pin GPIO[4] has VCC driving its datain port
    Info (169070): Pin GPIO[5] has VCC driving its datain port
    Info (169070): Pin GPIO[6] has VCC driving its datain port
    Info (169070): Pin GPIO[7] has VCC driving its datain port
    Info (169070): Pin GPIO[8] has VCC driving its datain port
    Info (169070): Pin GPIO[9] has VCC driving its datain port
    Info (169070): Pin GPIO[10] has VCC driving its datain port
    Info (169070): Pin GPIO[11] has VCC driving its datain port
    Info (169070): Pin GPIO[12] has VCC driving its datain port
    Info (169070): Pin GPIO[13] has VCC driving its datain port
    Info (169070): Pin GPIO[14] has VCC driving its datain port
    Info (169070): Pin GPIO[15] has VCC driving its datain port
    Info (169070): Pin GPIO[16] has VCC driving its datain port
    Info (169070): Pin GPIO[17] has VCC driving its datain port
    Info (169070): Pin GPIO[18] has VCC driving its datain port
    Info (169070): Pin GPIO[19] has VCC driving its datain port
    Info (169070): Pin GPIO[20] has VCC driving its datain port
    Info (169070): Pin GPIO[21] has VCC driving its datain port
    Info (169070): Pin GPIO[22] has VCC driving its datain port
    Info (169070): Pin GPIO[23] has VCC driving its datain port
    Info (169070): Pin GPIO[24] has VCC driving its datain port
    Info (169070): Pin GPIO[25] has VCC driving its datain port
    Info (169070): Pin GPIO[26] has VCC driving its datain port
    Info (169070): Pin GPIO[27] has VCC driving its datain port
    Info (169070): Pin GPIO[28] has VCC driving its datain port
    Info (169070): Pin GPIO[29] has VCC driving its datain port
    Info (169070): Pin GPIO[30] has VCC driving its datain port
    Info (169070): Pin GPIO[31] has VCC driving its datain port
    Info (169070): Pin GPIO[32] has VCC driving its datain port
    Info (169070): Pin GPIO[33] has VCC driving its datain port
    Info (169070): Pin GPIO[34] has VCC driving its datain port
    Info (169070): Pin GPIO[35] has VCC driving its datain port
Error (11802): Can't fit design in device
Error: Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 7 warnings
    Error: Peak virtual memory: 1214 megabytes
    Error: Processing ended: Thu Apr 16 14:59:03 2015
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:18


