
---------- Begin Simulation Statistics ----------
final_tick                               154769540000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719280                       # Number of bytes of host memory used
host_op_rate                                   322197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   310.99                       # Real time elapsed on the host
host_tick_rate                              497669469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.154770                       # Number of seconds simulated
sim_ticks                                154769540000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.564930                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104258                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113453                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390138                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66032                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.547695                       # CPI: cycles per instruction
system.cpu.discardedOps                        196721                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628612                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485505                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033799                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22513363                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646122                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        154769540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132256177                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       422470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       846088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            194                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49606                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26374                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79192                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       293570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 293570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20275328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20275328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108795                       # Request fanout histogram
system.membus.respLayer1.occupancy         1015464500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           581623000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            216064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       439822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       215449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1267991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1269708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       141056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    104092288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104233344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76174                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6349568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           499794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499523     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    271      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             499794                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2408900000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2115026998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3075000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               314646                       # number of demand (read+write) hits
system.l2.demand_hits::total                   314823                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 177                       # number of overall hits
system.l2.overall_hits::.cpu.data              314646                       # number of overall hits
system.l2.overall_hits::total                  314823                       # number of overall hits
system.l2.demand_misses::.cpu.inst                438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108359                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108797                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               438                       # number of overall misses
system.l2.overall_misses::.cpu.data            108359                       # number of overall misses
system.l2.overall_misses::total                108797                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11793858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11840882000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47024000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11793858000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11840882000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               423620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              423620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.712195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.256165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256827                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.712195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.256165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256827                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107360.730594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108840.594690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108834.636984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107360.730594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108840.594690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108834.636984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49606                       # number of writebacks
system.l2.writebacks::total                     49606                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38264000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9626534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9664798000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38264000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9626534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9664798000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.712195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.256160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.712195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.256160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256822                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87360.730594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88840.905525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88834.946459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87360.730594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88840.905525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88834.946459                       # average overall mshr miss latency
system.l2.replacements                          76174                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       390216                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           390216                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       390216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       390216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          462                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            128364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8773904000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8773904000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.381545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110792.807354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110792.807354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7190064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7190064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.381545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90792.807354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90792.807354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47024000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47024000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.712195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.712195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107360.730594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107360.730594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38264000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38264000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.712195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.712195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87360.730594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87360.730594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        186282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3019954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3019954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       215449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        215449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.135378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103540.096685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103540.096685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2436470000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2436470000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.135368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83540.888051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83540.888051                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31938.309699                       # Cycle average of tags in use
system.l2.tags.total_refs                      846011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.765701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.496656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.649985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31780.163058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13645150                       # Number of tag accesses
system.l2.tags.data_accesses                 13645150                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13869696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13925760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6349568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6349568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49606                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49606                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            362242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89615153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89977395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       362242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           362242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41025954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41025954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41025954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           362242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89615153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131003349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005664242500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93290                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49606                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3524808250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1087950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7604620750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16199.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34949.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   182786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.467601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.300338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.417405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1230      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24931     51.83%     54.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3091      6.43%     60.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2916      6.06%     66.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1033      2.15%     69.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1184      2.46%     71.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          837      1.74%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          942      1.96%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11939     24.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.228667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.806146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.727861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5999     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.531500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.504376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4422     73.70%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      2.90%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1346     22.43%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.13%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.28%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.52%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13925760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6348096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13925760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6349568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  143119666000                       # Total gap between requests
system.mem_ctrls.avgGap                     903527.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13869696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6348096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 362241.820968131069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89615152.955807700753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41016442.899552457035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       216714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99212                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29336000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7575284750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3303952070750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33488.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34955.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33301939.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170496060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90620805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           776632080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257612220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12217199280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21216223080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41565210240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76293993765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.952255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107819777750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5168020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41781742250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172959360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91930080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           776960520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          260154360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12217199280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21101996220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41661401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76282601100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.878645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 108070812750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5168020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41530707250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8692260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8692260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8692260                       # number of overall hits
system.cpu.icache.overall_hits::total         8692260                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          615                       # number of overall misses
system.cpu.icache.overall_misses::total           615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54101000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54101000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54101000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54101000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8692875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8692875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8692875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8692875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87969.105691                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87969.105691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87969.105691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87969.105691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          487                       # number of writebacks
system.cpu.icache.writebacks::total               487                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52871000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52871000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85969.105691                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85969.105691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85969.105691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85969.105691                       # average overall mshr miss latency
system.cpu.icache.replacements                    487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8692260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8692260                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54101000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54101000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8692875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8692875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87969.105691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87969.105691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85969.105691                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85969.105691                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.035181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8692875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14134.756098                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.035181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17386365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17386365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51689808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51689808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51690405                       # number of overall hits
system.cpu.dcache.overall_hits::total        51690405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       450788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         450788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       458610                       # number of overall misses
system.cpu.dcache.overall_misses::total        458610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23058070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23058070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23058070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23058070000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52140596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52140596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52149015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52149015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51150.585197                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51150.585197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50278.166634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50278.166634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       390216                       # number of writebacks
system.cpu.dcache.writebacks::total            390216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       419049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       419049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19292027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19292027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19697430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19697430000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46037.639990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46037.639990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46565.477949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46565.477949                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40948312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40948312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       214113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        214113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7757580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7757580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41162425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41162425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36231.242381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36231.242381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       211493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       211493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7196554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7196554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34027.386249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34027.386249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10741496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10741496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15300490000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15300490000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64647.681420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64647.681420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12095473000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12095473000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58275.708724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58275.708724                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    405403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    405403000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102478.008089                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102478.008089                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.488913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52113486                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.198274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.488913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834808461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834808461                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154769540000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
