   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c_master.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.i2c0_init,"ax",%progbits
  18              		.align	1
  19              		.global	i2c0_init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	i2c0_init:
  27              	.LFB145:
  28              		.file 1 "tmk_core/protocol/arm_atsam/i2c_master.c"
   1:tmk_core/protocol/arm_atsam/i2c_master.c **** /*
   2:tmk_core/protocol/arm_atsam/i2c_master.c **** Copyright 2018 Massdrop Inc.
   3:tmk_core/protocol/arm_atsam/i2c_master.c **** 
   4:tmk_core/protocol/arm_atsam/i2c_master.c **** This program is free software: you can redistribute it and/or modify
   5:tmk_core/protocol/arm_atsam/i2c_master.c **** it under the terms of the GNU General Public License as published by
   6:tmk_core/protocol/arm_atsam/i2c_master.c **** the Free Software Foundation, either version 2 of the License, or
   7:tmk_core/protocol/arm_atsam/i2c_master.c **** (at your option) any later version.
   8:tmk_core/protocol/arm_atsam/i2c_master.c **** 
   9:tmk_core/protocol/arm_atsam/i2c_master.c **** This program is distributed in the hope that it will be useful,
  10:tmk_core/protocol/arm_atsam/i2c_master.c **** but WITHOUT ANY WARRANTY; without even the implied warranty of
  11:tmk_core/protocol/arm_atsam/i2c_master.c **** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  12:tmk_core/protocol/arm_atsam/i2c_master.c **** GNU General Public License for more details.
  13:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  14:tmk_core/protocol/arm_atsam/i2c_master.c **** You should have received a copy of the GNU General Public License
  15:tmk_core/protocol/arm_atsam/i2c_master.c **** along with this program.  If not, see <http://www.gnu.org/licenses/>.
  16:tmk_core/protocol/arm_atsam/i2c_master.c **** */
  17:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  18:tmk_core/protocol/arm_atsam/i2c_master.c **** #include "arm_atsam_protocol.h"
  19:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  20:tmk_core/protocol/arm_atsam/i2c_master.c **** #if !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
  21:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  22:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include <string.h>
  23:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  24:tmk_core/protocol/arm_atsam/i2c_master.c **** // From keyboard
  25:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "config.h"
  26:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "config_led.h"
  27:tmk_core/protocol/arm_atsam/i2c_master.c **** #    include "matrix.h"
  28:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  29:tmk_core/protocol/arm_atsam/i2c_master.c **** #    define I2C_LED_USE_DMA 1  // Set 1 to use background DMA transfers for leds, Set 0 to use inli
  30:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  31:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q[I2C_Q_SIZE];  // I2C queue circular buffer
  32:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_s;            // Start of circular buffer
  33:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_e;            // End of circular buffer
  34:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t i2c_led_q_full;         // Queue full counter for reset
  35:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  36:tmk_core/protocol/arm_atsam/i2c_master.c **** static uint8_t dma_sendbuf[I2C_DMA_MAX_SEND];  // Data being written to I2C
  37:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  38:tmk_core/protocol/arm_atsam/i2c_master.c **** volatile uint8_t i2c_led_q_running;
  39:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  40:tmk_core/protocol/arm_atsam/i2c_master.c **** #endif  // !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
  41:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  42:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c0_init(void) {
  29              		.loc 1 42 22 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  43:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_BEGIN);
  33              		.loc 1 43 5 view .LVU1
  42:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_BEGIN);
  34              		.loc 1 42 22 is_stmt 0 view .LVU2
  35 0000 10B5     		push	{r4, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 43 5 view .LVU3
  40 0002 294C     		ldr	r4, .L8
  44:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  45:tmk_core/protocol/arm_atsam/i2c_master.c ****     CLK_set_i2c0_freq(CHAN_SERCOM_I2C0, FREQ_I2C0_DEFAULT);
  41              		.loc 1 45 5 view .LVU4
  42 0004 2949     		ldr	r1, .L8+4
  43:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  43              		.loc 1 43 5 view .LVU5
  44 0006 5923     		movs	r3, #89
  45              		.loc 1 45 5 view .LVU6
  46 0008 0020     		movs	r0, #0
  43:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  47              		.loc 1 43 5 view .LVU7
  48 000a 2360     		str	r3, [r4]
  49              		.loc 1 45 5 is_stmt 1 view .LVU8
  50 000c FFF7FEFF 		bl	CLK_set_i2c0_freq
  51              	.LVL0:
  46:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  47:tmk_core/protocol/arm_atsam/i2c_master.c ****     // MCU
  48:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[4].bit.PMUXE    = 2;
  52              		.loc 1 48 5 view .LVU9
  53              		.loc 1 48 41 is_stmt 0 view .LVU10
  54 0010 274B     		ldr	r3, .L8+8
  55 0012 93F83420 		ldrb	r2, [r3, #52]	@ zero_extendqisi2
  56 0016 0221     		movs	r1, #2
  57 0018 61F30302 		bfi	r2, r1, #0, #4
  58 001c 83F83420 		strb	r2, [r3, #52]
  49:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[4].bit.PMUXO    = 2;
  59              		.loc 1 49 5 is_stmt 1 view .LVU11
  60              		.loc 1 49 41 is_stmt 0 view .LVU12
  61 0020 93F83420 		ldrb	r2, [r3, #52]	@ zero_extendqisi2
  62 0024 61F30712 		bfi	r2, r1, #4, #4
  63 0028 83F83420 		strb	r2, [r3, #52]
  50:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[8].bit.PMUXEN = 1;
  64              		.loc 1 50 5 is_stmt 1 view .LVU13
  65              		.loc 1 50 41 is_stmt 0 view .LVU14
  66 002c 93F84820 		ldrb	r2, [r3, #72]	@ zero_extendqisi2
  67 0030 42F00102 		orr	r2, r2, #1
  68 0034 83F84820 		strb	r2, [r3, #72]
  51:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[9].bit.PMUXEN = 1;
  69              		.loc 1 51 5 is_stmt 1 view .LVU15
  70              		.loc 1 51 41 is_stmt 0 view .LVU16
  71 0038 93F84920 		ldrb	r2, [r3, #73]	@ zero_extendqisi2
  72 003c 42F00102 		orr	r2, r2, #1
  73 0040 83F84920 		strb	r2, [r3, #73]
  52:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  53:tmk_core/protocol/arm_atsam/i2c_master.c ****     // I2C
  54:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: SW Reset handled in CLK_set_i2c0_freq clks.c
  55:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  56:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.MODE = 5;  // Set master mode
  74              		.loc 1 56 5 is_stmt 1 view .LVU17
  75              		.loc 1 56 34 is_stmt 0 view .LVU18
  76 0044 1B4B     		ldr	r3, .L8+12
  77 0046 1A68     		ldr	r2, [r3]
  78 0048 0521     		movs	r1, #5
  79 004a 61F38402 		bfi	r2, r1, #2, #3
  80 004e 1A60     		str	r2, [r3]
  57:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  58:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.SPEED    = 0;  // Set to 1 for Fast-mode Plus (FM+) up to 1 MHz
  81              		.loc 1 58 5 is_stmt 1 view .LVU19
  82              		.loc 1 58 38 is_stmt 0 view .LVU20
  83 0050 1A68     		ldr	r2, [r3]
  84 0052 6FF31962 		bfc	r2, #24, #2
  85 0056 1A60     		str	r2, [r3]
  59:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.RUNSTDBY = 1;  // Enabled
  86              		.loc 1 59 5 is_stmt 1 view .LVU21
  87              		.loc 1 59 38 is_stmt 0 view .LVU22
  88 0058 1A68     		ldr	r2, [r3]
  89 005a 42F08002 		orr	r2, r2, #128
  90 005e 1A60     		str	r2, [r3]
  60:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  61:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.CTRLA.bit.ENABLE = 1;  // Enable the device
  91              		.loc 1 61 5 is_stmt 1 view .LVU23
  92              		.loc 1 61 36 is_stmt 0 view .LVU24
  93 0060 1A68     		ldr	r2, [r3]
  94 0062 42F00202 		orr	r2, r2, #2
  95 0066 1A60     		str	r2, [r3]
  62:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.ENABLE) {
  96              		.loc 1 62 5 is_stmt 1 view .LVU25
  63:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_SYNC_ENABLING);
  97              		.loc 1 63 9 is_stmt 0 view .LVU26
  98 0068 5A20     		movs	r0, #90
  99 006a 2246     		mov	r2, r4
 100              	.L2:
  62:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.ENABLE) {
 101              		.loc 1 62 38 view .LVU27
 102 006c D969     		ldr	r1, [r3, #28]
  62:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.ENABLE) {
 103              		.loc 1 62 11 view .LVU28
 104 006e 8907     		lsls	r1, r1, #30
 105 0070 13D4     		bmi	.L3
  64:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
  65:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  66:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.STATUS.bit.BUSSTATE = 1;  // Force into IDLE state
 106              		.loc 1 66 5 is_stmt 1 view .LVU29
 107              		.loc 1 66 39 is_stmt 0 view .LVU30
 108 0072 598B     		ldrh	r1, [r3, #26]
 109 0074 0120     		movs	r0, #1
 110 0076 60F30511 		bfi	r1, r0, #4, #2
 111 007a 5983     		strh	r1, [r3, #26]	@ movhi
  67:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 112              		.loc 1 67 5 is_stmt 1 view .LVU31
 113              		.loc 1 67 38 is_stmt 0 view .LVU32
 114 007c 0D49     		ldr	r1, .L8+12
  68:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_SYNC_SYSOP);
 115              		.loc 1 68 9 view .LVU33
 116 007e 5B20     		movs	r0, #91
 117              	.L4:
  67:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 118              		.loc 1 67 38 view .LVU34
 119 0080 CB69     		ldr	r3, [r1, #28]
  67:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 120              		.loc 1 67 11 view .LVU35
 121 0082 5B07     		lsls	r3, r3, #29
 122 0084 0BD4     		bmi	.L5
  69:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
  70:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1) {
 123              		.loc 1 70 36 view .LVU36
 124 0086 0B49     		ldr	r1, .L8+12
  71:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_WAIT_IDLE);
 125              		.loc 1 71 9 view .LVU37
 126 0088 5C20     		movs	r0, #92
 127              	.L6:
  70:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_WAIT_IDLE);
 128              		.loc 1 70 36 view .LVU38
 129 008a 4B8B     		ldrh	r3, [r1, #26]
 130 008c C3F30113 		ubfx	r3, r3, #4, #2
  70:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C0_INIT_WAIT_IDLE);
 131              		.loc 1 70 11 view .LVU39
 132 0090 012B     		cmp	r3, #1
 133 0092 06D1     		bne	.L7
  72:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
  73:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  74:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C0_INIT_COMPLETE);
 134              		.loc 1 74 5 is_stmt 1 view .LVU40
 135 0094 5D23     		movs	r3, #93
 136 0096 1360     		str	r3, [r2]
  75:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 137              		.loc 1 75 1 is_stmt 0 view .LVU41
 138 0098 10BD     		pop	{r4, pc}
 139              	.L3:
  63:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 140              		.loc 1 63 9 is_stmt 1 view .LVU42
 141 009a 1060     		str	r0, [r2]
 142 009c E6E7     		b	.L2
 143              	.L5:
  68:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 144              		.loc 1 68 9 view .LVU43
 145 009e 1060     		str	r0, [r2]
 146 00a0 EEE7     		b	.L4
 147              	.L7:
  71:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 148              		.loc 1 71 9 view .LVU44
 149 00a2 1060     		str	r0, [r2]
 150 00a4 F1E7     		b	.L6
 151              	.L9:
 152 00a6 00BF     		.align	2
 153              	.L8:
 154 00a8 00000000 		.word	debug_code
 155 00ac A0860100 		.word	100000
 156 00b0 00800041 		.word	1090551808
 157 00b4 00300040 		.word	1073754112
 158              		.cfi_endproc
 159              	.LFE145:
 161              		.section	.text.i2c0_start,"ax",%progbits
 162              		.align	1
 163              		.global	i2c0_start
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	i2c0_start:
 170              	.LVL1:
 171              	.LFB146:
  76:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  77:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c0_start(uint8_t address) {
 172              		.loc 1 77 37 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
  78:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM0->I2CM.ADDR.bit.ADDR = address;
 177              		.loc 1 78 5 view .LVU46
 178              		.loc 1 78 33 is_stmt 0 view .LVU47
 179 0000 084B     		ldr	r3, .L18
 180 0002 5A6A     		ldr	r2, [r3, #36]
 181 0004 60F30A02 		bfi	r2, r0, #0, #11
 182 0008 5A62     		str	r2, [r3, #36]
  79:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 183              		.loc 1 79 5 is_stmt 1 view .LVU48
 184              	.L11:
  80:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 185              		.loc 1 80 5 discriminator 1 view .LVU49
  79:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 186              		.loc 1 79 38 is_stmt 0 discriminator 1 view .LVU50
 187 000a DA69     		ldr	r2, [r3, #28]
  79:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP) {
 188              		.loc 1 79 11 discriminator 1 view .LVU51
 189 000c 5107     		lsls	r1, r2, #29
 190 000e FCD4     		bmi	.L11
 191              	.L12:
  81:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
  82:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 192              		.loc 1 82 5 is_stmt 1 discriminator 1 view .LVU52
  81:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 193              		.loc 1 81 37 is_stmt 0 discriminator 1 view .LVU53
 194 0010 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
  81:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 195              		.loc 1 81 11 discriminator 1 view .LVU54
 196 0012 D207     		lsls	r2, r2, #31
 197 0014 FCD5     		bpl	.L12
  83:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
 198              		.loc 1 83 36 view .LVU55
 199 0016 034A     		ldr	r2, .L18
 200              	.L13:
  84:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 201              		.loc 1 84 5 is_stmt 1 discriminator 1 view .LVU56
  83:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
 202              		.loc 1 83 36 is_stmt 0 discriminator 1 view .LVU57
 203 0018 538B     		ldrh	r3, [r2, #26]
  83:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
 204              		.loc 1 83 11 discriminator 1 view .LVU58
 205 001a 5B07     		lsls	r3, r3, #29
 206 001c FCD4     		bmi	.L13
  85:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  86:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 207              		.loc 1 86 5 is_stmt 1 view .LVU59
  87:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 208              		.loc 1 87 1 is_stmt 0 view .LVU60
 209 001e 0120     		movs	r0, #1
 210              	.LVL2:
 211              		.loc 1 87 1 view .LVU61
 212 0020 7047     		bx	lr
 213              	.L19:
 214 0022 00BF     		.align	2
 215              	.L18:
 216 0024 00300040 		.word	1073754112
 217              		.cfi_endproc
 218              	.LFE146:
 220              		.section	.text.i2c0_stop,"ax",%progbits
 221              		.align	1
 222              		.global	i2c0_stop
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	i2c0_stop:
 229              	.LFB148:
  88:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  89:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c0_transmit(uint8_t address, uint8_t *data, uint16_t length, uint16_t timeout) {
  90:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
  91:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  92:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c0_start(address);
  93:tmk_core/protocol/arm_atsam/i2c_master.c **** 
  94:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (length) {
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.DATA.bit.DATA = *data;
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
  97:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
  98:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
  99:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 100:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 101:tmk_core/protocol/arm_atsam/i2c_master.c ****         data++;
 102:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 103:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 104:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 105:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c0_stop();
 106:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 107:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 108:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 109:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 110:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c0_stop(void) {
 230              		.loc 1 110 22 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 111:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (SERCOM0->I2CM.STATUS.bit.CLKHOLD || SERCOM0->I2CM.INTFLAG.bit.MB == 1 || SERCOM0->I2CM.STAT
 235              		.loc 1 111 5 view .LVU63
 236              		.loc 1 111 33 is_stmt 0 view .LVU64
 237 0000 104B     		ldr	r3, .L37
 238 0002 5A8B     		ldrh	r2, [r3, #26]
 239              		.loc 1 111 8 view .LVU65
 240 0004 1106     		lsls	r1, r2, #24
 241 0006 07D4     		bmi	.L21
 242              		.loc 1 111 70 discriminator 1 view .LVU66
 243 0008 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 244              		.loc 1 111 42 discriminator 1 view .LVU67
 245 000a D207     		lsls	r2, r2, #31
 246 000c 04D4     		bmi	.L21
 247              		.loc 1 111 106 discriminator 2 view .LVU68
 248 000e 5A8B     		ldrh	r2, [r3, #26]
 249 0010 C2F30112 		ubfx	r2, r2, #4, #2
 250              		.loc 1 111 79 discriminator 2 view .LVU69
 251 0014 012A     		cmp	r2, #1
 252 0016 14D0     		beq	.L20
 253              	.L21:
 112:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.CTRLB.bit.CMD = 3;
 254              		.loc 1 112 9 is_stmt 1 view .LVU70
 255              		.loc 1 112 37 is_stmt 0 view .LVU71
 256 0018 5A68     		ldr	r2, [r3, #4]
 257 001a 42F44032 		orr	r2, r2, #196608
 258 001e 5A60     		str	r2, [r3, #4]
 113:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP)
 259              		.loc 1 113 9 is_stmt 1 view .LVU72
 260              		.loc 1 113 42 is_stmt 0 view .LVU73
 261 0020 084A     		ldr	r2, .L37
 262 0022 1346     		mov	r3, r2
 263              	.L23:
 114:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 264              		.loc 1 114 13 is_stmt 1 discriminator 1 view .LVU74
 113:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP)
 265              		.loc 1 113 42 is_stmt 0 discriminator 1 view .LVU75
 266 0024 D169     		ldr	r1, [r2, #28]
 113:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.SYNCBUSY.bit.SYSOP)
 267              		.loc 1 113 15 discriminator 1 view .LVU76
 268 0026 4807     		lsls	r0, r1, #29
 269 0028 FCD4     		bmi	.L23
 270              	.L24:
 115:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.CLKHOLD)
 116:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 271              		.loc 1 116 13 is_stmt 1 discriminator 1 view .LVU77
 115:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.CLKHOLD)
 272              		.loc 1 115 40 is_stmt 0 discriminator 1 view .LVU78
 273 002a 5A8B     		ldrh	r2, [r3, #26]
 115:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.CLKHOLD)
 274              		.loc 1 115 15 discriminator 1 view .LVU79
 275 002c 1106     		lsls	r1, r2, #24
 276 002e FCD4     		bmi	.L24
 277              	.L25:
 117:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB)
 118:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 278              		.loc 1 118 13 is_stmt 1 discriminator 1 view .LVU80
 117:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB)
 279              		.loc 1 117 41 is_stmt 0 discriminator 1 view .LVU81
 280 0030 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 117:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB)
 281              		.loc 1 117 15 discriminator 1 view .LVU82
 282 0032 D207     		lsls	r2, r2, #31
 283 0034 FCD4     		bmi	.L25
 119:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1)
 284              		.loc 1 119 40 view .LVU83
 285 0036 034A     		ldr	r2, .L37
 286              	.L26:
 120:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 287              		.loc 1 120 13 is_stmt 1 discriminator 1 view .LVU84
 119:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1)
 288              		.loc 1 119 40 is_stmt 0 discriminator 1 view .LVU85
 289 0038 538B     		ldrh	r3, [r2, #26]
 290 003a C3F30113 		ubfx	r3, r3, #4, #2
 119:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.BUSSTATE != 1)
 291              		.loc 1 119 15 discriminator 1 view .LVU86
 292 003e 012B     		cmp	r3, #1
 293 0040 FAD1     		bne	.L26
 294              	.L20:
 121:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 122:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 295              		.loc 1 122 1 view .LVU87
 296 0042 7047     		bx	lr
 297              	.L38:
 298              		.align	2
 299              	.L37:
 300 0044 00300040 		.word	1073754112
 301              		.cfi_endproc
 302              	.LFE148:
 304              		.section	.text.i2c0_transmit,"ax",%progbits
 305              		.align	1
 306              		.global	i2c0_transmit
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	i2c0_transmit:
 313              	.LVL3:
 314              	.LFB147:
  89:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 315              		.loc 1 89 90 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 319              		.loc 1 90 5 view .LVU89
  89:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 320              		.loc 1 89 90 is_stmt 0 view .LVU90
 321 0000 38B5     		push	{r3, r4, r5, lr}
 322              		.cfi_def_cfa_offset 16
 323              		.cfi_offset 3, -16
 324              		.cfi_offset 4, -12
 325              		.cfi_offset 5, -8
 326              		.cfi_offset 14, -4
  89:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 327              		.loc 1 89 90 view .LVU91
 328 0002 0D46     		mov	r5, r1
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 329              		.loc 1 90 8 view .LVU92
 330 0004 1446     		mov	r4, r2
 331 0006 AAB1     		cbz	r2, .L44
  92:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 332              		.loc 1 92 5 is_stmt 1 view .LVU93
 333 0008 FFF7FEFF 		bl	i2c0_start
 334              	.LVL4:
  94:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.DATA.bit.DATA = *data;
 335              		.loc 1 94 5 view .LVU94
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 336              		.loc 1 95 37 is_stmt 0 view .LVU95
 337 000c 0A4B     		ldr	r3, .L49
 338 000e 691E     		subs	r1, r5, #1
 339 0010 1A46     		mov	r2, r3
 340              	.LVL5:
 341              	.L43:
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 342              		.loc 1 95 9 is_stmt 1 view .LVU96
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 343              		.loc 1 95 39 is_stmt 0 view .LVU97
 344 0012 11F8010F 		ldrb	r0, [r1, #1]!	@ zero_extendqisi2
 345              	.LVL6:
  95:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.INTFLAG.bit.MB == 0) {
 346              		.loc 1 95 37 view .LVU98
 347 0016 9862     		str	r0, [r3, #40]
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 348              		.loc 1 96 9 is_stmt 1 view .LVU99
 349              	.L41:
  97:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM0->I2CM.STATUS.bit.RXNACK) {
 350              		.loc 1 97 9 discriminator 1 view .LVU100
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 351              		.loc 1 96 41 is_stmt 0 discriminator 1 view .LVU101
 352 0018 107E     		ldrb	r0, [r2, #24]	@ zero_extendqisi2
  96:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 353              		.loc 1 96 15 discriminator 1 view .LVU102
 354 001a C507     		lsls	r5, r0, #31
 355 001c FCD5     		bpl	.L41
 356              	.L42:
  99:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 357              		.loc 1 99 9 is_stmt 1 discriminator 1 view .LVU103
  98:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 358              		.loc 1 98 40 is_stmt 0 discriminator 1 view .LVU104
 359 001e 508B     		ldrh	r0, [r2, #26]
  98:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 360              		.loc 1 98 15 discriminator 1 view .LVU105
 361 0020 4007     		lsls	r0, r0, #29
 362 0022 FCD4     		bmi	.L42
 101:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 363              		.loc 1 101 9 is_stmt 1 view .LVU106
 364              	.LVL7:
 102:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 365              		.loc 1 102 9 view .LVU107
 102:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 366              		.loc 1 102 15 is_stmt 0 view .LVU108
 367 0024 013C     		subs	r4, r4, #1
 368              	.LVL8:
 102:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 369              		.loc 1 102 15 view .LVU109
 370 0026 A4B2     		uxth	r4, r4
 371              	.LVL9:
  94:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM0->I2CM.DATA.bit.DATA = *data;
 372              		.loc 1 94 11 view .LVU110
 373 0028 002C     		cmp	r4, #0
 374 002a F2D1     		bne	.L43
 105:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 375              		.loc 1 105 5 is_stmt 1 view .LVU111
 376 002c FFF7FEFF 		bl	i2c0_stop
 377              	.LVL10:
 107:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 378              		.loc 1 107 5 view .LVU112
 107:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 379              		.loc 1 107 12 is_stmt 0 view .LVU113
 380 0030 0120     		movs	r0, #1
 381              	.LVL11:
 382              	.L40:
 108:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 383              		.loc 1 108 1 view .LVU114
 384 0032 38BD     		pop	{r3, r4, r5, pc}
 385              	.LVL12:
 386              	.L44:
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 387              		.loc 1 90 25 view .LVU115
 388 0034 1046     		mov	r0, r2
 389              	.LVL13:
  90:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 390              		.loc 1 90 25 view .LVU116
 391 0036 FCE7     		b	.L40
 392              	.L50:
 393              		.align	2
 394              	.L49:
 395 0038 00300040 		.word	1073754112
 396              		.cfi_endproc
 397              	.LFE147:
 399              		.section	.text.i2c1_init,"ax",%progbits
 400              		.align	1
 401              		.global	i2c1_init
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	i2c1_init:
 408              	.LFB149:
 123:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 124:tmk_core/protocol/arm_atsam/i2c_master.c **** #if !defined(MD_BOOTLOADER) && defined(RGB_MATRIX_ENABLE)
 125:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c1_init(void) {
 409              		.loc 1 125 22 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 126:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_BEGIN);
 413              		.loc 1 126 5 view .LVU118
 125:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_BEGIN);
 414              		.loc 1 125 22 is_stmt 0 view .LVU119
 415 0000 10B5     		push	{r4, lr}
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 4, -8
 418              		.cfi_offset 14, -4
 419              		.loc 1 126 5 view .LVU120
 420 0002 2F4C     		ldr	r4, .L58
 127:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 128:tmk_core/protocol/arm_atsam/i2c_master.c ****     CLK_set_i2c1_freq(CHAN_SERCOM_I2C1, FREQ_I2C1_DEFAULT);
 421              		.loc 1 128 5 view .LVU121
 422 0004 2F49     		ldr	r1, .L58+4
 126:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 423              		.loc 1 126 5 view .LVU122
 424 0006 5E23     		movs	r3, #94
 425              		.loc 1 128 5 view .LVU123
 426 0008 0120     		movs	r0, #1
 126:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 427              		.loc 1 126 5 view .LVU124
 428 000a 2360     		str	r3, [r4]
 429              		.loc 1 128 5 is_stmt 1 view .LVU125
 430 000c FFF7FEFF 		bl	CLK_set_i2c1_freq
 431              	.LVL14:
 129:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 130:tmk_core/protocol/arm_atsam/i2c_master.c ****     /* MCU */
 131:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[8].bit.PMUXE     = 2;
 432              		.loc 1 131 5 view .LVU126
 433              		.loc 1 131 42 is_stmt 0 view .LVU127
 434 0010 2D4B     		ldr	r3, .L58+8
 435 0012 93F83820 		ldrb	r2, [r3, #56]	@ zero_extendqisi2
 436 0016 0221     		movs	r1, #2
 437 0018 61F30302 		bfi	r2, r1, #0, #4
 438 001c 83F83820 		strb	r2, [r3, #56]
 132:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PMUX[8].bit.PMUXO     = 2;
 439              		.loc 1 132 5 is_stmt 1 view .LVU128
 440              		.loc 1 132 42 is_stmt 0 view .LVU129
 441 0020 93F83820 		ldrb	r2, [r3, #56]	@ zero_extendqisi2
 442 0024 61F30712 		bfi	r2, r1, #4, #4
 443 0028 83F83820 		strb	r2, [r3, #56]
 133:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[16].bit.PMUXEN = 1;
 444              		.loc 1 133 5 is_stmt 1 view .LVU130
 445              		.loc 1 133 42 is_stmt 0 view .LVU131
 446 002c 93F85020 		ldrb	r2, [r3, #80]	@ zero_extendqisi2
 447 0030 42F00102 		orr	r2, r2, #1
 448 0034 83F85020 		strb	r2, [r3, #80]
 134:tmk_core/protocol/arm_atsam/i2c_master.c ****     PORT->Group[0].PINCFG[17].bit.PMUXEN = 1;
 449              		.loc 1 134 5 is_stmt 1 view .LVU132
 450              		.loc 1 134 42 is_stmt 0 view .LVU133
 451 0038 93F85120 		ldrb	r2, [r3, #81]	@ zero_extendqisi2
 452 003c 42F00102 		orr	r2, r2, #1
 453 0040 83F85120 		strb	r2, [r3, #81]
 135:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 136:tmk_core/protocol/arm_atsam/i2c_master.c ****     /* I2C */
 137:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: SW Reset handled in CLK_set_i2c1_freq clks.c
 138:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 139:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.MODE     = 5;  // MODE: Set master mode (No sync)
 454              		.loc 1 139 5 is_stmt 1 view .LVU134
 455              		.loc 1 139 38 is_stmt 0 view .LVU135
 456 0044 214B     		ldr	r3, .L58+12
 457 0046 1A68     		ldr	r2, [r3]
 458 0048 0521     		movs	r1, #5
 459 004a 61F38402 		bfi	r2, r1, #2, #3
 460 004e 1A60     		str	r2, [r3]
 140:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.SPEED    = 1;  // SPEED: Fm+ up to 1MHz (No sync)
 461              		.loc 1 140 5 is_stmt 1 view .LVU136
 462              		.loc 1 140 38 is_stmt 0 view .LVU137
 463 0050 1A68     		ldr	r2, [r3]
 464 0052 0121     		movs	r1, #1
 465 0054 61F31962 		bfi	r2, r1, #24, #2
 466 0058 1A60     		str	r2, [r3]
 141:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.RUNSTDBY = 1;  // RUNSTBY: Enabled (No sync)
 467              		.loc 1 141 5 is_stmt 1 view .LVU138
 468              		.loc 1 141 38 is_stmt 0 view .LVU139
 469 005a 1A68     		ldr	r2, [r3]
 470 005c 42F08002 		orr	r2, r2, #128
 471 0060 1A60     		str	r2, [r3]
 142:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 143:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLB.bit.SMEN = 1;  // SMEN: Smart mode enabled (For DMA)(No sync)
 472              		.loc 1 143 5 is_stmt 1 view .LVU140
 473              		.loc 1 143 34 is_stmt 0 view .LVU141
 474 0062 5A68     		ldr	r2, [r3, #4]
 475 0064 42F48072 		orr	r2, r2, #256
 476 0068 5A60     		str	r2, [r3, #4]
 144:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 145:tmk_core/protocol/arm_atsam/i2c_master.c ****     NVIC_EnableIRQ(SERCOM1_0_IRQn);
 477              		.loc 1 145 5 is_stmt 1 view .LVU142
 478              	.LVL15:
 479              	.LBB10:
 480              	.LBI10:
 481              		.file 2 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 754:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 755:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 757:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 758:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 759:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 765:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 769:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 772:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 775:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 778:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 782:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 786:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 790:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 793:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 796:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 798:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 799:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 800:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 804:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 805:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 806:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 807:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 809:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 810:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 811:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  union
 812:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 813:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 845:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 849:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 853:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 856:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 859:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 862:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 865:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 868:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 871:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 874:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 877:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 881:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 885:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 889:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 893:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 896:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 899:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 901:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 902:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 903:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 907:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 908:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 909:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 910:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 912:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 913:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 914:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 939:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 943:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 946:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 949:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 952:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 955:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 958:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 961:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 964:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 967:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 970:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 973:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 976:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 979:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 982:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 985:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 988:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 991:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 994:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 998:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1002:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1006:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1010:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1014:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1018:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1022:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1025:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1028:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1031:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1034:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1037:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1040:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1043:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1046:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1048:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1049:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1050:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1054:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1055:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1056:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1057:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1059:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1060:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1061:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1087:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1091:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1095:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1099:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
1566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} */
1571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 482              		.loc 2 1670 22 view .LVU143
 483              	.LBE10:
1671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 484              		.loc 2 1672 3 view .LVU144
 485              	.LBB13:
 486              	.LBB11:
 487              	.LBI11:
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 488              		.loc 2 1670 22 view .LVU145
 489              	.LBB12:
1673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 490              		.loc 2 1674 5 view .LVU146
 491              		.loc 2 1674 52 is_stmt 0 view .LVU147
 492 006a 194A     		ldr	r2, .L58+16
 493 006c 4FF48021 		mov	r1, #262144
 494 0070 5160     		str	r1, [r2, #4]
 495              	.LVL16:
 496              		.loc 2 1674 52 view .LVU148
 497              	.LBE12:
 498              	.LBE11:
 499              	.LBE13:
 146:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.INTENSET.bit.ERROR = 1;
 500              		.loc 1 146 5 is_stmt 1 view .LVU149
 501              		.loc 1 146 38 is_stmt 0 view .LVU150
 502 0072 9A7D     		ldrb	r2, [r3, #22]	@ zero_extendqisi2
 503 0074 42F08002 		orr	r2, r2, #128
 504 0078 9A75     		strb	r2, [r3, #22]
 147:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 148:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.CTRLA.bit.ENABLE = 1;  // ENABLE: Enable the device (sync SYNCBUSY.ENABLE)
 505              		.loc 1 148 5 is_stmt 1 view .LVU151
 506              		.loc 1 148 36 is_stmt 0 view .LVU152
 507 007a 1A68     		ldr	r2, [r3]
 508 007c 42F00202 		orr	r2, r2, #2
 509 0080 1A60     		str	r2, [r3]
 149:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.ENABLE) {
 510              		.loc 1 149 5 is_stmt 1 view .LVU153
 150:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_SYNC_ENABLING);
 511              		.loc 1 150 9 is_stmt 0 view .LVU154
 512 0082 5F20     		movs	r0, #95
 513 0084 2246     		mov	r2, r4
 514              	.L52:
 149:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.ENABLE) {
 515              		.loc 1 149 38 view .LVU155
 516 0086 D969     		ldr	r1, [r3, #28]
 149:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.ENABLE) {
 517              		.loc 1 149 11 view .LVU156
 518 0088 8907     		lsls	r1, r1, #30
 519 008a 13D4     		bmi	.L53
 151:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 152:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 153:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.STATUS.bit.BUSSTATE = 1;  // BUSSTATE: Force into IDLE state (sync SYNCBUSY.SYSOP
 520              		.loc 1 153 5 is_stmt 1 view .LVU157
 521              		.loc 1 153 39 is_stmt 0 view .LVU158
 522 008c 598B     		ldrh	r1, [r3, #26]
 523 008e 0120     		movs	r0, #1
 524 0090 60F30511 		bfi	r1, r0, #4, #2
 525 0094 5983     		strh	r1, [r3, #26]	@ movhi
 154:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 526              		.loc 1 154 5 is_stmt 1 view .LVU159
 527              		.loc 1 154 38 is_stmt 0 view .LVU160
 528 0096 0D49     		ldr	r1, .L58+12
 155:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_SYNC_SYSOP);
 529              		.loc 1 155 9 view .LVU161
 530 0098 6020     		movs	r0, #96
 531              	.L54:
 154:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 532              		.loc 1 154 38 view .LVU162
 533 009a CB69     		ldr	r3, [r1, #28]
 154:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 534              		.loc 1 154 11 view .LVU163
 535 009c 5B07     		lsls	r3, r3, #29
 536 009e 0BD4     		bmi	.L55
 156:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 157:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1) {
 537              		.loc 1 157 36 view .LVU164
 538 00a0 0A49     		ldr	r1, .L58+12
 158:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_WAIT_IDLE);
 539              		.loc 1 158 9 view .LVU165
 540 00a2 6120     		movs	r0, #97
 541              	.L56:
 157:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_WAIT_IDLE);
 542              		.loc 1 157 36 view .LVU166
 543 00a4 4B8B     		ldrh	r3, [r1, #26]
 544 00a6 C3F30113 		ubfx	r3, r3, #4, #2
 157:tmk_core/protocol/arm_atsam/i2c_master.c ****         DBGC(DC_I2C1_INIT_WAIT_IDLE);
 545              		.loc 1 157 11 view .LVU167
 546 00aa 012B     		cmp	r3, #1
 547 00ac 06D1     		bne	.L57
 159:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 160:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 161:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C1_INIT_COMPLETE);
 548              		.loc 1 161 5 is_stmt 1 view .LVU168
 549 00ae 6223     		movs	r3, #98
 550 00b0 1360     		str	r3, [r2]
 162:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 551              		.loc 1 162 1 is_stmt 0 view .LVU169
 552 00b2 10BD     		pop	{r4, pc}
 553              	.L53:
 150:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for SYNCBUSY.ENABLE to clear
 554              		.loc 1 150 9 is_stmt 1 view .LVU170
 555 00b4 1060     		str	r0, [r2]
 556 00b6 E6E7     		b	.L52
 557              	.L55:
 155:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 558              		.loc 1 155 9 view .LVU171
 559 00b8 1060     		str	r0, [r2]
 560 00ba EEE7     		b	.L54
 561              	.L57:
 158:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait while not idle
 562              		.loc 1 158 9 view .LVU172
 563 00bc 1060     		str	r0, [r2]
 564 00be F1E7     		b	.L56
 565              	.L59:
 566              		.align	2
 567              	.L58:
 568 00c0 00000000 		.word	debug_code
 569 00c4 A0D90800 		.word	580000
 570 00c8 00800041 		.word	1090551808
 571 00cc 00340040 		.word	1073755136
 572 00d0 00E100E0 		.word	-536813312
 573              		.cfi_endproc
 574              	.LFE149:
 576              		.section	.text.i2c1_start,"ax",%progbits
 577              		.align	1
 578              		.global	i2c1_start
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 582              		.fpu fpv4-sp-d16
 584              	i2c1_start:
 585              	.LVL17:
 586              	.LFB150:
 163:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 164:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c1_start(uint8_t address) {
 587              		.loc 1 164 37 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		@ link register save eliminated.
 165:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.ADDR.bit.ADDR = address;
 592              		.loc 1 165 5 view .LVU174
 593              		.loc 1 165 33 is_stmt 0 view .LVU175
 594 0000 084B     		ldr	r3, .L68
 595 0002 5A6A     		ldr	r2, [r3, #36]
 596 0004 60F30A02 		bfi	r2, r0, #0, #11
 597 0008 5A62     		str	r2, [r3, #36]
 166:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 598              		.loc 1 166 5 is_stmt 1 view .LVU176
 599              	.L61:
 167:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 600              		.loc 1 167 5 discriminator 1 view .LVU177
 166:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 601              		.loc 1 166 38 is_stmt 0 discriminator 1 view .LVU178
 602 000a DA69     		ldr	r2, [r3, #28]
 166:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP) {
 603              		.loc 1 166 11 discriminator 1 view .LVU179
 604 000c 5107     		lsls	r1, r2, #29
 605 000e FCD4     		bmi	.L61
 606              	.L62:
 168:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 169:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 607              		.loc 1 169 5 is_stmt 1 discriminator 1 view .LVU180
 168:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 608              		.loc 1 168 37 is_stmt 0 discriminator 1 view .LVU181
 609 0010 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 168:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 610              		.loc 1 168 11 discriminator 1 view .LVU182
 611 0012 D207     		lsls	r2, r2, #31
 612 0014 FCD5     		bpl	.L62
 170:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 613              		.loc 1 170 36 view .LVU183
 614 0016 034A     		ldr	r2, .L68
 615              	.L63:
 171:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 616              		.loc 1 171 5 is_stmt 1 discriminator 1 view .LVU184
 170:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 617              		.loc 1 170 36 is_stmt 0 discriminator 1 view .LVU185
 618 0018 538B     		ldrh	r3, [r2, #26]
 170:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 619              		.loc 1 170 11 discriminator 1 view .LVU186
 620 001a 5B07     		lsls	r3, r3, #29
 621 001c FCD4     		bmi	.L63
 172:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 173:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 622              		.loc 1 173 5 is_stmt 1 view .LVU187
 174:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 623              		.loc 1 174 1 is_stmt 0 view .LVU188
 624 001e 0120     		movs	r0, #1
 625              	.LVL18:
 626              		.loc 1 174 1 view .LVU189
 627 0020 7047     		bx	lr
 628              	.L69:
 629 0022 00BF     		.align	2
 630              	.L68:
 631 0024 00340040 		.word	1073755136
 632              		.cfi_endproc
 633              	.LFE150:
 635              		.section	.text.i2c1_stop,"ax",%progbits
 636              		.align	1
 637              		.global	i2c1_stop
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 641              		.fpu fpv4-sp-d16
 643              	i2c1_stop:
 644              	.LFB152:
 175:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 176:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c1_transmit(uint8_t address, uint8_t *data, uint16_t length, uint16_t timeout) {
 177:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 178:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 179:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_start(address);
 180:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 181:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (length) {
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.DATA.bit.DATA = *data;
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 184:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 185:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 186:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 187:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 188:tmk_core/protocol/arm_atsam/i2c_master.c ****         data++;
 189:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 190:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 191:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 192:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_stop();
 193:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 194:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 195:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 196:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 197:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c1_stop(void) {
 645              		.loc 1 197 22 is_stmt 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649              		@ link register save eliminated.
 198:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (SERCOM1->I2CM.STATUS.bit.CLKHOLD || SERCOM1->I2CM.INTFLAG.bit.MB == 1 || SERCOM1->I2CM.STAT
 650              		.loc 1 198 5 view .LVU191
 651              		.loc 1 198 33 is_stmt 0 view .LVU192
 652 0000 104B     		ldr	r3, .L87
 653 0002 5A8B     		ldrh	r2, [r3, #26]
 654              		.loc 1 198 8 view .LVU193
 655 0004 1106     		lsls	r1, r2, #24
 656 0006 07D4     		bmi	.L71
 657              		.loc 1 198 70 discriminator 1 view .LVU194
 658 0008 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 659              		.loc 1 198 42 discriminator 1 view .LVU195
 660 000a D207     		lsls	r2, r2, #31
 661 000c 04D4     		bmi	.L71
 662              		.loc 1 198 106 discriminator 2 view .LVU196
 663 000e 5A8B     		ldrh	r2, [r3, #26]
 664 0010 C2F30112 		ubfx	r2, r2, #4, #2
 665              		.loc 1 198 79 discriminator 2 view .LVU197
 666 0014 012A     		cmp	r2, #1
 667 0016 14D0     		beq	.L70
 668              	.L71:
 199:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.CTRLB.bit.CMD = 3;
 669              		.loc 1 199 9 is_stmt 1 view .LVU198
 670              		.loc 1 199 37 is_stmt 0 view .LVU199
 671 0018 5A68     		ldr	r2, [r3, #4]
 672 001a 42F44032 		orr	r2, r2, #196608
 673 001e 5A60     		str	r2, [r3, #4]
 200:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP)
 674              		.loc 1 200 9 is_stmt 1 view .LVU200
 675              		.loc 1 200 42 is_stmt 0 view .LVU201
 676 0020 084A     		ldr	r2, .L87
 677 0022 1346     		mov	r3, r2
 678              	.L73:
 201:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 679              		.loc 1 201 13 is_stmt 1 discriminator 1 view .LVU202
 200:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP)
 680              		.loc 1 200 42 is_stmt 0 discriminator 1 view .LVU203
 681 0024 D169     		ldr	r1, [r2, #28]
 200:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.SYNCBUSY.bit.SYSOP)
 682              		.loc 1 200 15 discriminator 1 view .LVU204
 683 0026 4807     		lsls	r0, r1, #29
 684 0028 FCD4     		bmi	.L73
 685              	.L74:
 202:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.CLKHOLD)
 203:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 686              		.loc 1 203 13 is_stmt 1 discriminator 1 view .LVU205
 202:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.CLKHOLD)
 687              		.loc 1 202 40 is_stmt 0 discriminator 1 view .LVU206
 688 002a 5A8B     		ldrh	r2, [r3, #26]
 202:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.CLKHOLD)
 689              		.loc 1 202 15 discriminator 1 view .LVU207
 690 002c 1106     		lsls	r1, r2, #24
 691 002e FCD4     		bmi	.L74
 692              	.L75:
 204:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB)
 205:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 693              		.loc 1 205 13 is_stmt 1 discriminator 1 view .LVU208
 204:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB)
 694              		.loc 1 204 41 is_stmt 0 discriminator 1 view .LVU209
 695 0030 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 204:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB)
 696              		.loc 1 204 15 discriminator 1 view .LVU210
 697 0032 D207     		lsls	r2, r2, #31
 698 0034 FCD4     		bmi	.L75
 206:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1)
 699              		.loc 1 206 40 view .LVU211
 700 0036 034A     		ldr	r2, .L87
 701              	.L76:
 207:tmk_core/protocol/arm_atsam/i2c_master.c ****             ;
 702              		.loc 1 207 13 is_stmt 1 discriminator 1 view .LVU212
 206:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1)
 703              		.loc 1 206 40 is_stmt 0 discriminator 1 view .LVU213
 704 0038 538B     		ldrh	r3, [r2, #26]
 705 003a C3F30113 		ubfx	r3, r3, #4, #2
 206:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.BUSSTATE != 1)
 706              		.loc 1 206 15 discriminator 1 view .LVU214
 707 003e 012B     		cmp	r3, #1
 708 0040 FAD1     		bne	.L76
 709              	.L70:
 208:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 209:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 710              		.loc 1 209 1 view .LVU215
 711 0042 7047     		bx	lr
 712              	.L88:
 713              		.align	2
 714              	.L87:
 715 0044 00340040 		.word	1073755136
 716              		.cfi_endproc
 717              	.LFE152:
 719              		.section	.text.i2c1_transmit,"ax",%progbits
 720              		.align	1
 721              		.global	i2c1_transmit
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu fpv4-sp-d16
 727              	i2c1_transmit:
 728              	.LVL19:
 729              	.LFB151:
 176:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 730              		.loc 1 176 90 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 734              		.loc 1 177 5 view .LVU217
 176:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 735              		.loc 1 176 90 is_stmt 0 view .LVU218
 736 0000 38B5     		push	{r3, r4, r5, lr}
 737              		.cfi_def_cfa_offset 16
 738              		.cfi_offset 3, -16
 739              		.cfi_offset 4, -12
 740              		.cfi_offset 5, -8
 741              		.cfi_offset 14, -4
 176:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!length) return 0;
 742              		.loc 1 176 90 view .LVU219
 743 0002 0D46     		mov	r5, r1
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 744              		.loc 1 177 8 view .LVU220
 745 0004 1446     		mov	r4, r2
 746 0006 AAB1     		cbz	r2, .L94
 179:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 747              		.loc 1 179 5 is_stmt 1 view .LVU221
 748 0008 FFF7FEFF 		bl	i2c1_start
 749              	.LVL20:
 181:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.DATA.bit.DATA = *data;
 750              		.loc 1 181 5 view .LVU222
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 751              		.loc 1 182 37 is_stmt 0 view .LVU223
 752 000c 0A4B     		ldr	r3, .L99
 753 000e 691E     		subs	r1, r5, #1
 754 0010 1A46     		mov	r2, r3
 755              	.LVL21:
 756              	.L93:
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 757              		.loc 1 182 9 is_stmt 1 view .LVU224
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 758              		.loc 1 182 39 is_stmt 0 view .LVU225
 759 0012 11F8010F 		ldrb	r0, [r1, #1]!	@ zero_extendqisi2
 760              	.LVL22:
 182:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.INTFLAG.bit.MB == 0) {
 761              		.loc 1 182 37 view .LVU226
 762 0016 9862     		str	r0, [r3, #40]
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 763              		.loc 1 183 9 is_stmt 1 view .LVU227
 764              	.L91:
 184:tmk_core/protocol/arm_atsam/i2c_master.c ****         while (SERCOM1->I2CM.STATUS.bit.RXNACK) {
 765              		.loc 1 184 9 discriminator 1 view .LVU228
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 766              		.loc 1 183 41 is_stmt 0 discriminator 1 view .LVU229
 767 0018 107E     		ldrb	r0, [r2, #24]	@ zero_extendqisi2
 183:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 768              		.loc 1 183 15 discriminator 1 view .LVU230
 769 001a C507     		lsls	r5, r0, #31
 770 001c FCD5     		bpl	.L91
 771              	.L92:
 186:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 772              		.loc 1 186 9 is_stmt 1 discriminator 1 view .LVU231
 185:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 773              		.loc 1 185 40 is_stmt 0 discriminator 1 view .LVU232
 774 001e 508B     		ldrh	r0, [r2, #26]
 185:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 775              		.loc 1 185 15 discriminator 1 view .LVU233
 776 0020 4007     		lsls	r0, r0, #29
 777 0022 FCD4     		bmi	.L92
 188:tmk_core/protocol/arm_atsam/i2c_master.c ****         length--;
 778              		.loc 1 188 9 is_stmt 1 view .LVU234
 779              	.LVL23:
 189:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 780              		.loc 1 189 9 view .LVU235
 189:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 781              		.loc 1 189 15 is_stmt 0 view .LVU236
 782 0024 013C     		subs	r4, r4, #1
 783              	.LVL24:
 189:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 784              		.loc 1 189 15 view .LVU237
 785 0026 A4B2     		uxth	r4, r4
 786              	.LVL25:
 181:tmk_core/protocol/arm_atsam/i2c_master.c ****         SERCOM1->I2CM.DATA.bit.DATA = *data;
 787              		.loc 1 181 11 view .LVU238
 788 0028 002C     		cmp	r4, #0
 789 002a F2D1     		bne	.L93
 192:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 790              		.loc 1 192 5 is_stmt 1 view .LVU239
 791 002c FFF7FEFF 		bl	i2c1_stop
 792              	.LVL26:
 194:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 793              		.loc 1 194 5 view .LVU240
 194:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 794              		.loc 1 194 12 is_stmt 0 view .LVU241
 795 0030 0120     		movs	r0, #1
 796              	.LVL27:
 797              	.L90:
 195:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 798              		.loc 1 195 1 view .LVU242
 799 0032 38BD     		pop	{r3, r4, r5, pc}
 800              	.LVL28:
 801              	.L94:
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 802              		.loc 1 177 25 view .LVU243
 803 0034 1046     		mov	r0, r2
 804              	.LVL29:
 177:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 805              		.loc 1 177 25 view .LVU244
 806 0036 FCE7     		b	.L90
 807              	.L100:
 808              		.align	2
 809              	.L99:
 810 0038 00340040 		.word	1073755136
 811              		.cfi_endproc
 812              	.LFE151:
 814              		.section	.text.i2c_led_send_CRWL,"ax",%progbits
 815              		.align	1
 816              		.global	i2c_led_send_CRWL
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv4-sp-d16
 822              	i2c_led_send_CRWL:
 823              	.LVL30:
 824              	.LFB153:
 210:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 211:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_CRWL(uint8_t drvid) {
 825              		.loc 1 211 39 is_stmt 1 view -0
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 8
 828              		@ frame_needed = 0, uses_anonymous_args = 0
 212:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDRWL, ISSI3733_CMDRWL_WRITE_ENABLE_ONCE};
 829              		.loc 1 212 5 view .LVU246
 211:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDRWL, ISSI3733_CMDRWL_WRITE_ENABLE_ONCE};
 830              		.loc 1 211 39 is_stmt 0 view .LVU247
 831 0000 13B5     		push	{r0, r1, r4, lr}
 832              		.cfi_def_cfa_offset 16
 833              		.cfi_offset 4, -8
 834              		.cfi_offset 14, -4
 835              		.loc 1 212 13 view .LVU248
 836 0002 084B     		ldr	r3, .L102
 213:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 837              		.loc 1 213 5 view .LVU249
 838 0004 084C     		ldr	r4, .L102+4
 212:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDRWL, ISSI3733_CMDRWL_WRITE_ENABLE_ONCE};
 839              		.loc 1 212 13 view .LVU250
 840 0006 1B88     		ldrh	r3, [r3]	@ unaligned
 841 0008 ADF80430 		strh	r3, [sp, #4]	@ unaligned
 842              		.loc 1 213 5 is_stmt 1 view .LVU251
 843 000c 40F2E113 		movw	r3, #481
 844 0010 5843     		muls	r0, r3, r0
 845              	.LVL31:
 846              		.loc 1 213 5 is_stmt 0 view .LVU252
 847 0012 0222     		movs	r2, #2
 848 0014 0023     		movs	r3, #0
 849 0016 01A9     		add	r1, sp, #4
 850 0018 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 851 001a FFF7FEFF 		bl	i2c1_transmit
 852              	.LVL32:
 214:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 853              		.loc 1 214 1 view .LVU253
 854 001e 02B0     		add	sp, sp, #8
 855              		.cfi_def_cfa_offset 8
 856              		@ sp needed
 857 0020 10BD     		pop	{r4, pc}
 858              	.L103:
 859 0022 00BF     		.align	2
 860              	.L102:
 861 0024 00000000 		.word	.LANCHOR0
 862 0028 00000000 		.word	issidrv
 863              		.cfi_endproc
 864              	.LFE153:
 866              		.section	.text.i2c_led_select_page,"ax",%progbits
 867              		.align	1
 868              		.global	i2c_led_select_page
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 872              		.fpu fpv4-sp-d16
 874              	i2c_led_select_page:
 875              	.LVL33:
 876              	.LFB154:
 215:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 216:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_select_page(uint8_t drvid, uint8_t pageno) {
 877              		.loc 1 216 57 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 8
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 217:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDR, pageno};
 881              		.loc 1 217 5 view .LVU255
 216:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDR, pageno};
 882              		.loc 1 216 57 is_stmt 0 view .LVU256
 883 0000 13B5     		push	{r0, r1, r4, lr}
 884              		.cfi_def_cfa_offset 16
 885              		.cfi_offset 4, -8
 886              		.cfi_offset 14, -4
 887              		.loc 1 217 13 view .LVU257
 888 0002 FD23     		movs	r3, #253
 889 0004 8DF80430 		strb	r3, [sp, #4]
 218:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 890              		.loc 1 218 5 view .LVU258
 891 0008 40F2E113 		movw	r3, #481
 892 000c 5843     		muls	r0, r3, r0
 893              	.LVL34:
 894              		.loc 1 218 5 view .LVU259
 895 000e 054C     		ldr	r4, .L105
 217:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CMDR, pageno};
 896              		.loc 1 217 13 view .LVU260
 897 0010 8DF80510 		strb	r1, [sp, #5]
 898              		.loc 1 218 5 is_stmt 1 view .LVU261
 899 0014 0023     		movs	r3, #0
 900 0016 0222     		movs	r2, #2
 901 0018 01A9     		add	r1, sp, #4
 902              	.LVL35:
 903              		.loc 1 218 5 is_stmt 0 view .LVU262
 904 001a 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 905 001c FFF7FEFF 		bl	i2c1_transmit
 906              	.LVL36:
 219:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 907              		.loc 1 219 1 view .LVU263
 908 0020 02B0     		add	sp, sp, #8
 909              		.cfi_def_cfa_offset 8
 910              		@ sp needed
 911 0022 10BD     		pop	{r4, pc}
 912              	.L106:
 913              		.align	2
 914              	.L105:
 915 0024 00000000 		.word	issidrv
 916              		.cfi_endproc
 917              	.LFE154:
 919              		.section	.text.i2c_led_send_GCR,"ax",%progbits
 920              		.align	1
 921              		.global	i2c_led_send_GCR
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv4-sp-d16
 927              	i2c_led_send_GCR:
 928              	.LVL37:
 929              	.LFB155:
 220:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 221:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_GCR(uint8_t drvid) {
 930              		.loc 1 221 38 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 8
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 222:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_GCCR, 0x00};
 934              		.loc 1 222 5 view .LVU265
 221:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_GCCR, 0x00};
 935              		.loc 1 221 38 is_stmt 0 view .LVU266
 936 0000 13B5     		push	{r0, r1, r4, lr}
 937              		.cfi_def_cfa_offset 16
 938              		.cfi_offset 4, -8
 939              		.cfi_offset 14, -4
 940              		.loc 1 222 13 view .LVU267
 941 0002 0123     		movs	r3, #1
 942 0004 ADF80430 		strh	r3, [sp, #4]	@ movhi
 223:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (gcr_actual > LED_GCR_MAX) gcr_actual = LED_GCR_MAX;
 943              		.loc 1 224 5 is_stmt 1 view .LVU268
 944              		.loc 1 224 20 is_stmt 0 view .LVU269
 945 0008 0A4B     		ldr	r3, .L109
 225:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 226:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 227:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 946              		.loc 1 227 5 view .LVU270
 947 000a 0B4C     		ldr	r4, .L109+4
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 948              		.loc 1 224 8 view .LVU271
 949 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 950 000e A52A     		cmp	r2, #165
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 951              		.loc 1 224 35 is_stmt 1 view .LVU272
 224:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 952              		.loc 1 224 46 is_stmt 0 view .LVU273
 953 0010 84BF     		itt	hi
 954 0012 A522     		movhi	r2, #165
 955 0014 1A70     		strbhi	r2, [r3]
 225:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 956              		.loc 1 225 5 is_stmt 1 view .LVU274
 225:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2cdata[1] = gcr_actual;
 957              		.loc 1 225 16 is_stmt 0 view .LVU275
 958 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 959 0018 8DF80530 		strb	r3, [sp, #5]
 960              		.loc 1 227 5 is_stmt 1 view .LVU276
 961 001c 40F2E113 		movw	r3, #481
 962 0020 5843     		muls	r0, r3, r0
 963              	.LVL38:
 964              		.loc 1 227 5 is_stmt 0 view .LVU277
 965 0022 0222     		movs	r2, #2
 966 0024 0023     		movs	r3, #0
 967 0026 01A9     		add	r1, sp, #4
 968 0028 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 969 002a FFF7FEFF 		bl	i2c1_transmit
 970              	.LVL39:
 228:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 971              		.loc 1 228 1 view .LVU278
 972 002e 02B0     		add	sp, sp, #8
 973              		.cfi_def_cfa_offset 8
 974              		@ sp needed
 975 0030 10BD     		pop	{r4, pc}
 976              	.L110:
 977 0032 00BF     		.align	2
 978              	.L109:
 979 0034 00000000 		.word	gcr_actual
 980 0038 00000000 		.word	issidrv
 981              		.cfi_endproc
 982              	.LFE155:
 984              		.section	.text.i2c_led_send_onoff,"ax",%progbits
 985              		.align	1
 986              		.global	i2c_led_send_onoff
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 990              		.fpu fpv4-sp-d16
 992              	i2c_led_send_onoff:
 993              	.LVL40:
 994              	.LFB156:
 229:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 230:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_onoff(uint8_t drvid) {
 995              		.loc 1 230 40 is_stmt 1 view -0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 231:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 232:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!i2c_led_q_running) {
 233:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 234:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 999              		.loc 1 234 9 view .LVU280
 230:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 1000              		.loc 1 230 40 is_stmt 0 view .LVU281
 1001 0000 70B5     		push	{r4, r5, r6, lr}
 1002              		.cfi_def_cfa_offset 16
 1003              		.cfi_offset 4, -16
 1004              		.cfi_offset 5, -12
 1005              		.cfi_offset 6, -8
 1006              		.cfi_offset 14, -4
 230:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 1007              		.loc 1 230 40 view .LVU282
 1008 0002 0546     		mov	r5, r0
 1009              		.loc 1 234 9 view .LVU283
 1010 0004 FFF7FEFF 		bl	i2c_led_send_CRWL
 1011              	.LVL41:
 235:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, 0);
 1012              		.loc 1 235 9 is_stmt 1 view .LVU284
 1013 0008 2846     		mov	r0, r5
 1014 000a 0021     		movs	r1, #0
 1015 000c FFF7FEFF 		bl	i2c_led_select_page
 1016              	.LVL42:
 236:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 237:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 238:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 239:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 240:tmk_core/protocol/arm_atsam/i2c_master.c ****     *issidrv[drvid].onoff = 0;  // Force start location offset to zero
 1017              		.loc 1 240 5 view .LVU285
 1018              		.loc 1 240 27 is_stmt 0 view .LVU286
 1019 0010 074C     		ldr	r4, .L112
 1020 0012 40F2E110 		movw	r0, #481
 1021 0016 6843     		muls	r0, r5, r0
 1022 0018 2218     		adds	r2, r4, r0
 1023 001a 0023     		movs	r3, #0
 1024 001c 5370     		strb	r3, [r2, #1]
 241:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].onoff, ISSI3733_PG0_BYTES, 0);
 1025              		.loc 1 241 5 is_stmt 1 view .LVU287
 1026              		.loc 1 241 54 is_stmt 0 view .LVU288
 1027 001e 411C     		adds	r1, r0, #1
 1028              		.loc 1 241 5 view .LVU289
 1029 0020 2144     		add	r1, r1, r4
 1030 0022 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 1031 0024 1922     		movs	r2, #25
 242:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1032              		.loc 1 242 1 view .LVU290
 1033 0026 BDE87040 		pop	{r4, r5, r6, lr}
 1034              		.cfi_restore 14
 1035              		.cfi_restore 6
 1036              		.cfi_restore 5
 1037              		.cfi_restore 4
 1038              		.cfi_def_cfa_offset 0
 241:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].onoff, ISSI3733_PG0_BYTES, 0);
 1039              		.loc 1 241 5 view .LVU291
 1040 002a FFF7FEBF 		b	i2c1_transmit
 1041              	.LVL43:
 1042              	.L113:
 1043 002e 00BF     		.align	2
 1044              	.L112:
 1045 0030 00000000 		.word	issidrv
 1046              		.cfi_endproc
 1047              	.LFE156:
 1049              		.section	.text.i2c_led_send_mode_op_gcr,"ax",%progbits
 1050              		.align	1
 1051              		.global	i2c_led_send_mode_op_gcr
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv4-sp-d16
 1057              	i2c_led_send_mode_op_gcr:
 1058              	.LVL44:
 1059              	.LFB157:
 243:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 244:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_mode_op_gcr(uint8_t drvid, uint8_t mode, uint8_t operation) {
 1060              		.loc 1 244 79 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 8
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 1064              		.loc 1 245 5 view .LVU293
 244:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 1065              		.loc 1 244 79 is_stmt 0 view .LVU294
 1066 0000 13B5     		push	{r0, r1, r4, lr}
 1067              		.cfi_def_cfa_offset 16
 1068              		.cfi_offset 4, -8
 1069              		.cfi_offset 14, -4
 1070              		.loc 1 245 13 view .LVU295
 1071 0002 0A43     		orrs	r2, r2, r1
 1072              	.LVL45:
 1073              		.loc 1 245 13 view .LVU296
 1074 0004 8DF80520 		strb	r2, [sp, #5]
 1075 0008 084A     		ldr	r2, .L115
 246:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 1076              		.loc 1 246 5 view .LVU297
 1077 000a 094C     		ldr	r4, .L115+4
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 1078              		.loc 1 245 13 view .LVU298
 1079 000c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1080 000e 8DF80620 		strb	r2, [sp, #6]
 1081              		.loc 1 246 5 is_stmt 1 view .LVU299
 1082 0012 40F2E112 		movw	r2, #481
 1083 0016 5043     		muls	r0, r2, r0
 1084              	.LVL46:
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 1085              		.loc 1 245 13 is_stmt 0 view .LVU300
 1086 0018 0023     		movs	r3, #0
 1087              		.loc 1 246 5 view .LVU301
 1088 001a 0322     		movs	r2, #3
 1089 001c 01A9     		add	r1, sp, #4
 1090              	.LVL47:
 1091              		.loc 1 246 5 view .LVU302
 1092 001e 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 245:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_CR, mode | operation, gcr_actual};
 1093              		.loc 1 245 13 view .LVU303
 1094 0020 8DF80430 		strb	r3, [sp, #4]
 1095              		.loc 1 246 5 view .LVU304
 1096 0024 FFF7FEFF 		bl	i2c1_transmit
 1097              	.LVL48:
 247:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1098              		.loc 1 247 1 view .LVU305
 1099 0028 02B0     		add	sp, sp, #8
 1100              		.cfi_def_cfa_offset 8
 1101              		@ sp needed
 1102 002a 10BD     		pop	{r4, pc}
 1103              	.L116:
 1104              		.align	2
 1105              	.L115:
 1106 002c 00000000 		.word	gcr_actual
 1107 0030 00000000 		.word	issidrv
 1108              		.cfi_endproc
 1109              	.LFE157:
 1111              		.section	.text.i2c_led_send_pur_pdr,"ax",%progbits
 1112              		.align	1
 1113              		.global	i2c_led_send_pur_pdr
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu fpv4-sp-d16
 1119              	i2c_led_send_pur_pdr:
 1120              	.LVL49:
 1121              	.LFB158:
 248:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 249:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pur_pdr(uint8_t drvid, uint8_t pur, uint8_t pdr) {
 1122              		.loc 1 249 68 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 8
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 250:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_SWYR_PUR, pur, pdr};
 1126              		.loc 1 250 5 view .LVU307
 249:tmk_core/protocol/arm_atsam/i2c_master.c ****     uint8_t i2cdata[] = {ISSI3733_SWYR_PUR, pur, pdr};
 1127              		.loc 1 249 68 is_stmt 0 view .LVU308
 1128 0000 13B5     		push	{r0, r1, r4, lr}
 1129              		.cfi_def_cfa_offset 16
 1130              		.cfi_offset 4, -8
 1131              		.cfi_offset 14, -4
 1132              		.loc 1 250 13 view .LVU309
 1133 0002 0F23     		movs	r3, #15
 1134 0004 8DF80430 		strb	r3, [sp, #4]
 251:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 252:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, i2cdata, sizeof(i2cdata), 0);
 1135              		.loc 1 252 5 view .LVU310
 1136 0008 40F2E113 		movw	r3, #481
 1137 000c 5843     		muls	r0, r3, r0
 1138              	.LVL50:
 1139              		.loc 1 252 5 view .LVU311
 1140 000e 064C     		ldr	r4, .L118
 250:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1141              		.loc 1 250 13 view .LVU312
 1142 0010 8DF80510 		strb	r1, [sp, #5]
 1143 0014 8DF80620 		strb	r2, [sp, #6]
 1144              		.loc 1 252 5 is_stmt 1 view .LVU313
 1145 0018 0023     		movs	r3, #0
 1146 001a 0322     		movs	r2, #3
 1147              	.LVL51:
 1148              		.loc 1 252 5 is_stmt 0 view .LVU314
 1149 001c 01A9     		add	r1, sp, #4
 1150              	.LVL52:
 1151              		.loc 1 252 5 view .LVU315
 1152 001e 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 1153 0020 FFF7FEFF 		bl	i2c1_transmit
 1154              	.LVL53:
 253:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1155              		.loc 1 253 1 view .LVU316
 1156 0024 02B0     		add	sp, sp, #8
 1157              		.cfi_def_cfa_offset 8
 1158              		@ sp needed
 1159 0026 10BD     		pop	{r4, pc}
 1160              	.L119:
 1161              		.align	2
 1162              	.L118:
 1163 0028 00000000 		.word	issidrv
 1164              		.cfi_endproc
 1165              	.LFE158:
 1167              		.section	.text.i2c_led_send_pwm,"ax",%progbits
 1168              		.align	1
 1169              		.global	i2c_led_send_pwm
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	i2c_led_send_pwm:
 1176              	.LVL54:
 1177              	.LFB159:
 254:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 255:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pwm(uint8_t drvid) {
 1178              		.loc 1 255 38 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 256:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 257:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (!i2c_led_q_running) {
 258:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 259:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 1182              		.loc 1 259 9 view .LVU318
 255:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 1183              		.loc 1 255 38 is_stmt 0 view .LVU319
 1184 0000 70B5     		push	{r4, r5, r6, lr}
 1185              		.cfi_def_cfa_offset 16
 1186              		.cfi_offset 4, -16
 1187              		.cfi_offset 5, -12
 1188              		.cfi_offset 6, -8
 1189              		.cfi_offset 14, -4
 255:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 1190              		.loc 1 255 38 view .LVU320
 1191 0002 0546     		mov	r5, r0
 1192              		.loc 1 259 9 view .LVU321
 1193 0004 FFF7FEFF 		bl	i2c_led_send_CRWL
 1194              	.LVL55:
 260:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, 0);
 1195              		.loc 1 260 9 is_stmt 1 view .LVU322
 1196 0008 2846     		mov	r0, r5
 1197 000a 0021     		movs	r1, #0
 1198 000c FFF7FEFF 		bl	i2c_led_select_page
 1199              	.LVL56:
 261:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 262:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 263:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 264:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 265:tmk_core/protocol/arm_atsam/i2c_master.c ****     *issidrv[drvid].pwm = 0;  // Force start location offset to zero
 1200              		.loc 1 265 5 view .LVU323
 1201              		.loc 1 265 25 is_stmt 0 view .LVU324
 1202 0010 084C     		ldr	r4, .L121
 1203 0012 40F2E110 		movw	r0, #481
 1204 0016 6843     		muls	r0, r5, r0
 1205 0018 2218     		adds	r2, r4, r0
 1206 001a 0023     		movs	r3, #0
 1207 001c 82F84C30 		strb	r3, [r2, #76]
 266:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].pwm, ISSI3733_PG1_BYTES, 0);
 1208              		.loc 1 266 5 is_stmt 1 view .LVU325
 1209              		.loc 1 266 54 is_stmt 0 view .LVU326
 1210 0020 00F14C01 		add	r1, r0, #76
 1211              		.loc 1 266 5 view .LVU327
 1212 0024 2144     		add	r1, r1, r4
 1213 0026 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 1214 0028 C122     		movs	r2, #193
 267:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1215              		.loc 1 267 1 view .LVU328
 1216 002a BDE87040 		pop	{r4, r5, r6, lr}
 1217              		.cfi_restore 14
 1218              		.cfi_restore 6
 1219              		.cfi_restore 5
 1220              		.cfi_restore 4
 1221              		.cfi_def_cfa_offset 0
 266:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c1_transmit(issidrv[drvid].addr, issidrv[drvid].pwm, ISSI3733_PG1_BYTES, 0);
 1222              		.loc 1 266 5 view .LVU329
 1223 002e FFF7FEBF 		b	i2c1_transmit
 1224              	.LVL57:
 1225              	.L122:
 1226 0032 00BF     		.align	2
 1227              	.L121:
 1228 0034 00000000 		.word	issidrv
 1229              		.cfi_endproc
 1230              	.LFE159:
 1232              		.section	.text.I2C3733_Init_Drivers,"ax",%progbits
 1233              		.align	1
 1234              		.global	I2C3733_Init_Drivers
 1235              		.syntax unified
 1236              		.thumb
 1237              		.thumb_func
 1238              		.fpu fpv4-sp-d16
 1240              	I2C3733_Init_Drivers:
 1241              	.LFB161:
 268:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 269:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t I2C3733_Init_Control(void) {
 270:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_BEGIN);
 271:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 272:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Hardware state shutdown on boot
 273:tmk_core/protocol/arm_atsam/i2c_master.c ****     // USB state machine will enable driver when communication is ready
 274:tmk_core/protocol/arm_atsam/i2c_master.c ****     I2C3733_Control_Set(0);
 275:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 276:tmk_core/protocol/arm_atsam/i2c_master.c ****     wait_ms(1);
 277:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 278:tmk_core/protocol/arm_atsam/i2c_master.c ****     sr_exp_data.bit.IRST = 0;
 279:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 280:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 281:tmk_core/protocol/arm_atsam/i2c_master.c ****     wait_ms(1);
 282:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 283:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_COMPLETE);
 284:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 285:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 286:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 287:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 288:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t I2C3733_Init_Drivers(void) {
 1242              		.loc 1 288 36 is_stmt 1 view -0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 0
 1245              		@ frame_needed = 0, uses_anonymous_args = 0
 289:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_BEGIN);
 1246              		.loc 1 289 5 view .LVU331
 288:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_BEGIN);
 1247              		.loc 1 288 36 is_stmt 0 view .LVU332
 1248 0000 10B5     		push	{r4, lr}
 1249              		.cfi_def_cfa_offset 8
 1250              		.cfi_offset 4, -8
 1251              		.cfi_offset 14, -4
 1252              		.loc 1 289 5 view .LVU333
 1253 0002 1F4C     		ldr	r4, .L124
 290:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 291:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_actual      = ISSI3733_GCR_DEFAULT;
 1254              		.loc 1 291 21 view .LVU334
 1255 0004 1F4A     		ldr	r2, .L124+4
 289:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1256              		.loc 1 289 5 view .LVU335
 1257 0006 6523     		movs	r3, #101
 1258 0008 2360     		str	r3, [r4]
 1259              		.loc 1 291 5 is_stmt 1 view .LVU336
 1260              		.loc 1 291 21 is_stmt 0 view .LVU337
 1261 000a A523     		movs	r3, #165
 1262 000c 1370     		strb	r3, [r2]
 292:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_actual_last = gcr_actual;
 1263              		.loc 1 292 5 is_stmt 1 view .LVU338
 1264              		.loc 1 292 21 is_stmt 0 view .LVU339
 1265 000e 1E4A     		ldr	r2, .L124+8
 1266 0010 1370     		strb	r3, [r2]
 293:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 294:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (gcr_actual > LED_GCR_MAX) gcr_actual = LED_GCR_MAX;
 1267              		.loc 1 294 5 is_stmt 1 view .LVU340
 295:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_desired = gcr_actual;
 1268              		.loc 1 295 5 view .LVU341
 1269              		.loc 1 295 17 is_stmt 0 view .LVU342
 1270 0012 1E4A     		ldr	r2, .L124+12
 296:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 297:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Set up master device
 298:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(0);
 1271              		.loc 1 298 5 view .LVU343
 1272 0014 0020     		movs	r0, #0
 295:tmk_core/protocol/arm_atsam/i2c_master.c ****     gcr_desired = gcr_actual;
 1273              		.loc 1 295 17 view .LVU344
 1274 0016 1370     		strb	r3, [r2]
 1275              		.loc 1 298 5 is_stmt 1 view .LVU345
 1276 0018 FFF7FEFF 		bl	i2c_led_send_CRWL
 1277              	.LVL58:
 299:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(0, 3);
 1278              		.loc 1 299 5 view .LVU346
 1279 001c 0321     		movs	r1, #3
 1280 001e 0020     		movs	r0, #0
 1281 0020 FFF7FEFF 		bl	i2c_led_select_page
 1282              	.LVL59:
 300:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_mode_op_gcr(0, 0, ISSI3733_CR_SSD_NORMAL);  // No SYNC due to brightness mismatch 
 1283              		.loc 1 300 5 view .LVU347
 1284 0024 0021     		movs	r1, #0
 1285 0026 0122     		movs	r2, #1
 1286 0028 0846     		mov	r0, r1
 1287 002a FFF7FEFF 		bl	i2c_led_send_mode_op_gcr
 1288              	.LVL60:
 301:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 302:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Set up slave device
 303:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(1);
 1289              		.loc 1 303 5 view .LVU348
 1290 002e 0120     		movs	r0, #1
 1291 0030 FFF7FEFF 		bl	i2c_led_send_CRWL
 1292              	.LVL61:
 304:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(1, 3);
 1293              		.loc 1 304 5 view .LVU349
 1294 0034 0321     		movs	r1, #3
 1295 0036 0120     		movs	r0, #1
 1296 0038 FFF7FEFF 		bl	i2c_led_select_page
 1297              	.LVL62:
 305:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_mode_op_gcr(1, 0, ISSI3733_CR_SSD_NORMAL);  // No SYNC due to brightness mismatch 
 1298              		.loc 1 305 5 view .LVU350
 1299 003c 0122     		movs	r2, #1
 1300 003e 1046     		mov	r0, r2
 1301 0040 0021     		movs	r1, #0
 1302 0042 FFF7FEFF 		bl	i2c_led_send_mode_op_gcr
 1303              	.LVL63:
 306:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 307:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(0);
 1304              		.loc 1 307 5 view .LVU351
 1305 0046 0020     		movs	r0, #0
 1306 0048 FFF7FEFF 		bl	i2c_led_send_CRWL
 1307              	.LVL64:
 308:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(0, 3);
 1308              		.loc 1 308 5 view .LVU352
 1309 004c 0321     		movs	r1, #3
 1310 004e 0020     		movs	r0, #0
 1311 0050 FFF7FEFF 		bl	i2c_led_select_page
 1312              	.LVL65:
 309:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_pur_pdr(0, ISSI3733_SWYR_PUR_8000, ISSI3733_CSXR_PDR_8000);
 1313              		.loc 1 309 5 view .LVU353
 1314 0054 0522     		movs	r2, #5
 1315 0056 1146     		mov	r1, r2
 1316 0058 0020     		movs	r0, #0
 1317 005a FFF7FEFF 		bl	i2c_led_send_pur_pdr
 1318              	.LVL66:
 310:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 311:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_CRWL(1);
 1319              		.loc 1 311 5 view .LVU354
 1320 005e 0120     		movs	r0, #1
 1321 0060 FFF7FEFF 		bl	i2c_led_send_CRWL
 1322              	.LVL67:
 312:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_select_page(1, 3);
 1323              		.loc 1 312 5 view .LVU355
 1324 0064 0321     		movs	r1, #3
 1325 0066 0120     		movs	r0, #1
 1326 0068 FFF7FEFF 		bl	i2c_led_select_page
 1327              	.LVL68:
 313:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_send_pur_pdr(1, ISSI3733_SWYR_PUR_8000, ISSI3733_CSXR_PDR_8000);
 1328              		.loc 1 313 5 view .LVU356
 1329 006c 0522     		movs	r2, #5
 1330 006e 1146     		mov	r1, r2
 1331 0070 0120     		movs	r0, #1
 1332 0072 FFF7FEFF 		bl	i2c_led_send_pur_pdr
 1333              	.LVL69:
 314:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 315:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_DRIVERS_COMPLETE);
 1334              		.loc 1 315 5 view .LVU357
 1335 0076 6623     		movs	r3, #102
 1336 0078 2360     		str	r3, [r4]
 316:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 317:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 1337              		.loc 1 317 5 view .LVU358
 318:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1338              		.loc 1 318 1 is_stmt 0 view .LVU359
 1339 007a 0120     		movs	r0, #1
 1340 007c 10BD     		pop	{r4, pc}
 1341              	.L125:
 1342 007e 00BF     		.align	2
 1343              	.L124:
 1344 0080 00000000 		.word	debug_code
 1345 0084 00000000 		.word	gcr_actual
 1346 0088 00000000 		.word	gcr_actual_last
 1347 008c 00000000 		.word	gcr_desired
 1348              		.cfi_endproc
 1349              	.LFE161:
 1351              		.section	.text.I2C_DMAC_LED_Init,"ax",%progbits
 1352              		.align	1
 1353              		.global	I2C_DMAC_LED_Init
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1357              		.fpu fpv4-sp-d16
 1359              	I2C_DMAC_LED_Init:
 1360              	.LFB162:
 319:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 320:tmk_core/protocol/arm_atsam/i2c_master.c **** void I2C_DMAC_LED_Init(void) {
 1361              		.loc 1 320 30 is_stmt 1 view -0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 0
 1364              		@ frame_needed = 0, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 321:tmk_core/protocol/arm_atsam/i2c_master.c ****     Dmac *dmac = DMAC;
 1366              		.loc 1 321 5 view .LVU361
 1367              	.LVL70:
 322:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 323:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C_DMAC_LED_INIT_BEGIN);
 1368              		.loc 1 323 5 view .LVU362
 1369 0000 2E49     		ldr	r1, .L138
 1370 0002 6723     		movs	r3, #103
 1371 0004 0B60     		str	r3, [r1]
 324:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 325:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Disable device
 326:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.DMAENABLE = 0;  // Disable DMAC
 1372              		.loc 1 326 5 view .LVU363
 1373              		.loc 1 326 30 is_stmt 0 view .LVU364
 1374 0006 2E4B     		ldr	r3, .L138+4
 1375 0008 1A88     		ldrh	r2, [r3]
 1376 000a 6FF34102 		bfc	r2, #1, #1
 1377 000e 1A80     		strh	r2, [r3]	@ movhi
 327:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE) {
 1378              		.loc 1 327 5 is_stmt 1 view .LVU365
 1379              	.L127:
 328:tmk_core/protocol/arm_atsam/i2c_master.c ****     }                          // Wait for disabled state in case of ongoing transfers
 1380              		.loc 1 328 5 discriminator 1 view .LVU366
 327:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE) {
 1381              		.loc 1 327 26 is_stmt 0 discriminator 1 view .LVU367
 1382 0010 1A88     		ldrh	r2, [r3]
 327:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE) {
 1383              		.loc 1 327 11 discriminator 1 view .LVU368
 1384 0012 9207     		lsls	r2, r2, #30
 1385 0014 FCD4     		bmi	.L127
 329:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.SWRST = 1;  // Software Reset DMAC
 1386              		.loc 1 329 5 is_stmt 1 view .LVU369
 1387              		.loc 1 329 26 is_stmt 0 view .LVU370
 1388 0016 1A88     		ldrh	r2, [r3]
 1389 0018 42F00102 		orr	r2, r2, #1
 1390 001c 1A80     		strh	r2, [r3]	@ movhi
 330:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.SWRST) {
 1391              		.loc 1 330 5 is_stmt 1 view .LVU371
 1392              		.loc 1 330 26 is_stmt 0 view .LVU372
 1393 001e 284B     		ldr	r3, .L138+4
 1394              	.L128:
 331:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for software reset to complete
 1395              		.loc 1 331 5 is_stmt 1 discriminator 1 view .LVU373
 330:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.SWRST) {
 1396              		.loc 1 330 26 is_stmt 0 discriminator 1 view .LVU374
 1397 0020 1A88     		ldrh	r2, [r3]
 330:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.SWRST) {
 1398              		.loc 1 330 11 discriminator 1 view .LVU375
 1399 0022 12F00102 		ands	r2, r2, #1
 1400 0026 FBD1     		bne	.L128
 332:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 333:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Configure device
 334:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->BASEADDR.reg = (uint32_t)&dmac_desc;     // Set descriptor base address
 1401              		.loc 1 334 5 is_stmt 1 view .LVU376
 1402              		.loc 1 334 26 is_stmt 0 view .LVU377
 1403 0028 2648     		ldr	r0, .L138+8
 1404              		.loc 1 334 24 view .LVU378
 1405 002a 5863     		str	r0, [r3, #52]
 335:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->WRBADDR.reg  = (uint32_t)&dmac_desc_wb;  // Set descriptor write back address
 1406              		.loc 1 335 5 is_stmt 1 view .LVU379
 1407              		.loc 1 335 26 is_stmt 0 view .LVU380
 1408 002c 2648     		ldr	r0, .L138+12
 1409              		.loc 1 335 24 view .LVU381
 1410 002e 9863     		str	r0, [r3, #56]
 336:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.reg |= 0x0f00;                      // Handle all priorities (LVL0-3)
 1411              		.loc 1 336 5 is_stmt 1 view .LVU382
 1412              		.loc 1 336 20 is_stmt 0 view .LVU383
 1413 0030 1888     		ldrh	r0, [r3]
 1414 0032 40F47060 		orr	r0, r0, #3840
 1415 0036 1880     		strh	r0, [r3]	@ movhi
 337:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 338:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Disable channel
 339:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.ENABLE = 0;  // Disable the channel
 1416              		.loc 1 339 5 is_stmt 1 view .LVU384
 1417              		.loc 1 339 41 is_stmt 0 view .LVU385
 1418 0038 186C     		ldr	r0, [r3, #64]
 1419 003a 62F34100 		bfi	r0, r2, #1, #1
 340:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1420              		.loc 1 340 40 view .LVU386
 1421 003e 204A     		ldr	r2, .L138+4
 339:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1422              		.loc 1 339 41 view .LVU387
 1423 0040 1864     		str	r0, [r3, #64]
 1424              		.loc 1 340 5 is_stmt 1 view .LVU388
 1425 0042 1346     		mov	r3, r2
 1426              	.L129:
 341:tmk_core/protocol/arm_atsam/i2c_master.c ****     }                                        // Wait for disabled state in case of ongoing transfer
 1427              		.loc 1 341 5 discriminator 1 view .LVU389
 340:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1428              		.loc 1 340 40 is_stmt 0 discriminator 1 view .LVU390
 1429 0044 106C     		ldr	r0, [r2, #64]
 340:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.ENABLE) {
 1430              		.loc 1 340 11 discriminator 1 view .LVU391
 1431 0046 8007     		lsls	r0, r0, #30
 1432 0048 FCD4     		bmi	.L129
 342:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.SWRST = 1;  // Software Reset the channel
 1433              		.loc 1 342 5 is_stmt 1 view .LVU392
 1434              		.loc 1 342 40 is_stmt 0 view .LVU393
 1435 004a 106C     		ldr	r0, [r2, #64]
 1436 004c 40F00100 		orr	r0, r0, #1
 1437 0050 1064     		str	r0, [r2, #64]
 343:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.SWRST) {
 1438              		.loc 1 343 5 is_stmt 1 view .LVU394
 1439              	.L130:
 344:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for software reset to complete
 1440              		.loc 1 344 5 discriminator 1 view .LVU395
 343:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.SWRST) {
 1441              		.loc 1 343 40 is_stmt 0 discriminator 1 view .LVU396
 1442 0052 1A6C     		ldr	r2, [r3, #64]
 343:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->Channel[0].CHCTRLA.bit.SWRST) {
 1443              		.loc 1 343 11 discriminator 1 view .LVU397
 1444 0054 12F00102 		ands	r2, r2, #1
 1445 0058 FBD1     		bne	.L130
 345:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 346:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Configure channel
 347:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.THRESHOLD = 0;                   // 1BEAT
 1446              		.loc 1 347 5 is_stmt 1 view .LVU398
 1447              		.loc 1 347 44 is_stmt 0 view .LVU399
 1448 005a 186C     		ldr	r0, [r3, #64]
 1449 005c 62F31D70 		bfi	r0, r2, #28, #2
 1450 0060 1864     		str	r0, [r3, #64]
 348:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.BURSTLEN  = 0;                   // SINGLE
 1451              		.loc 1 348 5 is_stmt 1 view .LVU400
 1452              		.loc 1 348 44 is_stmt 0 view .LVU401
 1453 0062 186C     		ldr	r0, [r3, #64]
 1454 0064 62F31B60 		bfi	r0, r2, #24, #4
 1455 0068 1864     		str	r0, [r3, #64]
 349:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.TRIGACT   = 2;                   // BURST
 1456              		.loc 1 349 5 is_stmt 1 view .LVU402
 1457              		.loc 1 349 44 is_stmt 0 view .LVU403
 1458 006a 1A6C     		ldr	r2, [r3, #64]
 1459 006c 0220     		movs	r0, #2
 1460 006e 60F31552 		bfi	r2, r0, #20, #2
 1461 0072 1A64     		str	r2, [r3, #64]
 350:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.TRIGSRC   = SERCOM1_DMAC_ID_TX;  // Trigger source
 1462              		.loc 1 350 5 is_stmt 1 view .LVU404
 1463              		.loc 1 350 44 is_stmt 0 view .LVU405
 1464 0074 1A6C     		ldr	r2, [r3, #64]
 1465 0076 0720     		movs	r0, #7
 1466 0078 60F30E22 		bfi	r2, r0, #8, #7
 1467 007c 1A64     		str	r2, [r3, #64]
 351:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHCTRLA.bit.RUNSTDBY  = 1;                   // Run in standby
 1468              		.loc 1 351 5 is_stmt 1 view .LVU406
 1469              		.loc 1 351 44 is_stmt 0 view .LVU407
 1470 007e 1A6C     		ldr	r2, [r3, #64]
 1471 0080 42F04002 		orr	r2, r2, #64
 1472 0084 1A64     		str	r2, [r3, #64]
 352:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 353:tmk_core/protocol/arm_atsam/i2c_master.c ****     NVIC_EnableIRQ(DMAC_0_IRQn);
 1473              		.loc 1 353 5 is_stmt 1 view .LVU408
 1474              	.LVL71:
 1475              	.LBB18:
 1476              	.LBI18:
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 1477              		.loc 2 1670 22 view .LVU409
 1478              	.LBE18:
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 1479              		.loc 2 1672 3 view .LVU410
 1480              	.LBB21:
 1481              	.LBB19:
 1482              	.LBI19:
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 1483              		.loc 2 1670 22 view .LVU411
 1484              	.LBB20:
 1485              		.loc 2 1674 5 view .LVU412
 1486              		.loc 2 1674 52 is_stmt 0 view .LVU413
 1487 0086 114A     		ldr	r2, .L138+16
 1488 0088 4FF00040 		mov	r0, #-2147483648
 1489 008c 1060     		str	r0, [r2]
 1490              	.LVL72:
 1491              		.loc 2 1674 52 view .LVU414
 1492              	.LBE20:
 1493              	.LBE19:
 1494              	.LBE21:
 354:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHINTENSET.bit.TCMPL = 1;
 1495              		.loc 1 354 5 is_stmt 1 view .LVU415
 1496              		.loc 1 354 43 is_stmt 0 view .LVU416
 1497 008e 93F84D20 		ldrb	r2, [r3, #77]	@ zero_extendqisi2
 1498 0092 42F00202 		orr	r2, r2, #2
 1499 0096 83F84D20 		strb	r2, [r3, #77]
 355:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->Channel[0].CHINTENSET.bit.TERR  = 1;
 1500              		.loc 1 355 5 is_stmt 1 view .LVU417
 1501              		.loc 1 355 43 is_stmt 0 view .LVU418
 1502 009a 93F84D20 		ldrb	r2, [r3, #77]	@ zero_extendqisi2
 1503 009e 42F00102 		orr	r2, r2, #1
 1504 00a2 83F84D20 		strb	r2, [r3, #77]
 356:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 357:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Enable device
 358:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac->CTRL.bit.DMAENABLE = 1;  // Enable DMAC
 1505              		.loc 1 358 5 is_stmt 1 view .LVU419
 1506              		.loc 1 358 30 is_stmt 0 view .LVU420
 1507 00a6 1A88     		ldrh	r2, [r3]
 1508 00a8 42F00202 		orr	r2, r2, #2
 1509 00ac 1A80     		strh	r2, [r3]	@ movhi
 359:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE == 0) {
 1510              		.loc 1 359 5 is_stmt 1 view .LVU421
 1511              		.loc 1 359 26 is_stmt 0 view .LVU422
 1512 00ae 044A     		ldr	r2, .L138+4
 1513              	.L131:
 360:tmk_core/protocol/arm_atsam/i2c_master.c ****     }  // Wait for enable state
 1514              		.loc 1 360 5 is_stmt 1 discriminator 1 view .LVU423
 359:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE == 0) {
 1515              		.loc 1 359 26 is_stmt 0 discriminator 1 view .LVU424
 1516 00b0 1388     		ldrh	r3, [r2]
 359:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (dmac->CTRL.bit.DMAENABLE == 0) {
 1517              		.loc 1 359 11 discriminator 1 view .LVU425
 1518 00b2 9B07     		lsls	r3, r3, #30
 1519 00b4 FCD5     		bpl	.L131
 361:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 362:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C_DMAC_LED_INIT_COMPLETE);
 1520              		.loc 1 362 5 is_stmt 1 view .LVU426
 1521 00b6 6823     		movs	r3, #104
 1522 00b8 0B60     		str	r3, [r1]
 363:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1523              		.loc 1 363 1 is_stmt 0 view .LVU427
 1524 00ba 7047     		bx	lr
 1525              	.L139:
 1526              		.align	2
 1527              	.L138:
 1528 00bc 00000000 		.word	debug_code
 1529 00c0 00A00041 		.word	1090560000
 1530 00c4 00000000 		.word	dmac_desc
 1531 00c8 00000000 		.word	dmac_desc_wb
 1532 00cc 00E100E0 		.word	-536813312
 1533              		.cfi_endproc
 1534              	.LFE162:
 1536              		.section	.text.I2C3733_Control_Set,"ax",%progbits
 1537              		.align	1
 1538              		.global	I2C3733_Control_Set
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1542              		.fpu fpv4-sp-d16
 1544              	I2C3733_Control_Set:
 1545              	.LVL73:
 1546              	.LFB163:
 364:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 365:tmk_core/protocol/arm_atsam/i2c_master.c **** // state = 1 enable
 366:tmk_core/protocol/arm_atsam/i2c_master.c **** // state = 0 disable
 367:tmk_core/protocol/arm_atsam/i2c_master.c **** void I2C3733_Control_Set(uint8_t state) {
 1547              		.loc 1 367 41 is_stmt 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 368:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_BEGIN);
 1551              		.loc 1 368 5 view .LVU429
 367:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_BEGIN);
 1552              		.loc 1 367 41 is_stmt 0 view .LVU430
 1553 0000 10B5     		push	{r4, lr}
 1554              		.cfi_def_cfa_offset 8
 1555              		.cfi_offset 4, -8
 1556              		.cfi_offset 14, -4
 1557              		.loc 1 368 5 view .LVU431
 1558 0002 084C     		ldr	r4, .L141
 1559 0004 6923     		movs	r3, #105
 369:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 370:tmk_core/protocol/arm_atsam/i2c_master.c ****     sr_exp_data.bit.SDB_N = (state == 1 ? 1 : 0);
 1560              		.loc 1 370 45 view .LVU432
 1561 0006 421E     		subs	r2, r0, #1
 368:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1562              		.loc 1 368 5 view .LVU433
 1563 0008 2360     		str	r3, [r4]
 1564              		.loc 1 370 5 is_stmt 1 view .LVU434
 1565              		.loc 1 370 27 is_stmt 0 view .LVU435
 1566 000a 074B     		ldr	r3, .L141+4
 1567              		.loc 1 370 45 view .LVU436
 1568 000c 5042     		rsbs	r0, r2, #0
 1569              	.LVL74:
 1570              		.loc 1 370 45 view .LVU437
 1571 000e 5041     		adcs	r0, r0, r2
 1572              		.loc 1 370 27 view .LVU438
 1573 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1574 0012 60F30412 		bfi	r2, r0, #4, #1
 1575 0016 1A70     		strb	r2, [r3]
 371:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 1576              		.loc 1 371 5 is_stmt 1 view .LVU439
 1577 0018 FFF7FEFF 		bl	SR_EXP_WriteData
 1578              	.LVL75:
 372:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 373:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_CONTROL_SET_COMPLETE);
 1579              		.loc 1 373 5 view .LVU440
 1580 001c 6A23     		movs	r3, #106
 1581 001e 2360     		str	r3, [r4]
 374:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1582              		.loc 1 374 1 is_stmt 0 view .LVU441
 1583 0020 10BD     		pop	{r4, pc}
 1584              	.L142:
 1585 0022 00BF     		.align	2
 1586              	.L141:
 1587 0024 00000000 		.word	debug_code
 1588 0028 00000000 		.word	sr_exp_data
 1589              		.cfi_endproc
 1590              	.LFE163:
 1592              		.section	.text.I2C3733_Init_Control,"ax",%progbits
 1593              		.align	1
 1594              		.global	I2C3733_Init_Control
 1595              		.syntax unified
 1596              		.thumb
 1597              		.thumb_func
 1598              		.fpu fpv4-sp-d16
 1600              	I2C3733_Init_Control:
 1601              	.LFB160:
 269:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_BEGIN);
 1602              		.loc 1 269 36 is_stmt 1 view -0
 1603              		.cfi_startproc
 1604              		@ args = 0, pretend = 0, frame = 0
 1605              		@ frame_needed = 0, uses_anonymous_args = 0
 270:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1606              		.loc 1 270 5 view .LVU443
 269:tmk_core/protocol/arm_atsam/i2c_master.c ****     DBGC(DC_I2C3733_INIT_CONTROL_BEGIN);
 1607              		.loc 1 269 36 is_stmt 0 view .LVU444
 1608 0000 10B5     		push	{r4, lr}
 1609              		.cfi_def_cfa_offset 8
 1610              		.cfi_offset 4, -8
 1611              		.cfi_offset 14, -4
 270:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1612              		.loc 1 270 5 view .LVU445
 1613 0002 0C4C     		ldr	r4, .L144
 1614 0004 6323     		movs	r3, #99
 274:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1615              		.loc 1 274 5 view .LVU446
 1616 0006 0020     		movs	r0, #0
 270:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1617              		.loc 1 270 5 view .LVU447
 1618 0008 2360     		str	r3, [r4]
 274:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1619              		.loc 1 274 5 is_stmt 1 view .LVU448
 1620 000a FFF7FEFF 		bl	I2C3733_Control_Set
 1621              	.LVL76:
 276:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1622              		.loc 1 276 5 view .LVU449
 1623 000e 0120     		movs	r0, #1
 1624 0010 0021     		movs	r1, #0
 1625 0012 FFF7FEFF 		bl	CLK_delay_ms
 1626              	.LVL77:
 278:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 1627              		.loc 1 278 5 view .LVU450
 278:tmk_core/protocol/arm_atsam/i2c_master.c ****     SR_EXP_WriteData();
 1628              		.loc 1 278 26 is_stmt 0 view .LVU451
 1629 0016 084B     		ldr	r3, .L144+4
 1630 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1631 001a 6FF34512 		bfc	r2, #5, #1
 1632 001e 1A70     		strb	r2, [r3]
 279:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1633              		.loc 1 279 5 is_stmt 1 view .LVU452
 1634 0020 FFF7FEFF 		bl	SR_EXP_WriteData
 1635              	.LVL78:
 281:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1636              		.loc 1 281 5 view .LVU453
 1637 0024 0120     		movs	r0, #1
 1638 0026 0021     		movs	r1, #0
 1639 0028 FFF7FEFF 		bl	CLK_delay_ms
 1640              	.LVL79:
 283:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1641              		.loc 1 283 5 view .LVU454
 1642 002c 6423     		movs	r3, #100
 1643 002e 2360     		str	r3, [r4]
 285:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1644              		.loc 1 285 5 view .LVU455
 286:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 1645              		.loc 1 286 1 is_stmt 0 view .LVU456
 1646 0030 0120     		movs	r0, #1
 1647 0032 10BD     		pop	{r4, pc}
 1648              	.L145:
 1649              		.align	2
 1650              	.L144:
 1651 0034 00000000 		.word	debug_code
 1652 0038 00000000 		.word	sr_exp_data
 1653              		.cfi_endproc
 1654              	.LFE160:
 1656              		.section	.text.i2c_led_desc_defaults,"ax",%progbits
 1657              		.align	1
 1658              		.global	i2c_led_desc_defaults
 1659              		.syntax unified
 1660              		.thumb
 1661              		.thumb_func
 1662              		.fpu fpv4-sp-d16
 1664              	i2c_led_desc_defaults:
 1665              	.LFB164:
 375:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 376:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_desc_defaults(void) {
 1666              		.loc 1 376 34 is_stmt 1 view -0
 1667              		.cfi_startproc
 1668              		@ args = 0, pretend = 0, frame = 0
 1669              		@ frame_needed = 0, uses_anonymous_args = 0
 1670              		@ link register save eliminated.
 377:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.STEPSIZE = 0;  // SRCINC used in favor for auto 1 inc
 1671              		.loc 1 377 5 view .LVU458
 1672              		.loc 1 377 35 is_stmt 0 view .LVU459
 1673 0000 104B     		ldr	r3, .L147
 1674 0002 1A88     		ldrh	r2, [r3]
 1675 0004 6FF34F32 		bfc	r2, #13, #3
 1676 0008 1A80     		strh	r2, [r3]	@ movhi
 378:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.STEPSEL  = 0;  // SRCINC used in favor for auto 1 inc
 1677              		.loc 1 378 5 is_stmt 1 view .LVU460
 1678              		.loc 1 378 35 is_stmt 0 view .LVU461
 1679 000a 1A88     		ldrh	r2, [r3]
 1680 000c 6FF30C32 		bfc	r2, #12, #1
 1681 0010 1A80     		strh	r2, [r3]	@ movhi
 379:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.DSTINC   = 0;  // The Destination Address Increment is disabled
 1682              		.loc 1 379 5 is_stmt 1 view .LVU462
 1683              		.loc 1 379 35 is_stmt 0 view .LVU463
 1684 0012 1A88     		ldrh	r2, [r3]
 1685 0014 6FF3CB22 		bfc	r2, #11, #1
 1686 0018 1A80     		strh	r2, [r3]	@ movhi
 380:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.SRCINC   = 1;  // The Source Address Increment is enabled (Inc by 1)
 1687              		.loc 1 380 5 is_stmt 1 view .LVU464
 1688              		.loc 1 380 35 is_stmt 0 view .LVU465
 1689 001a 1A88     		ldrh	r2, [r3]
 1690 001c 42F48062 		orr	r2, r2, #1024
 1691 0020 1A80     		strh	r2, [r3]	@ movhi
 381:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.BEATSIZE = 0;  // 8-bit bus transfer
 1692              		.loc 1 381 5 is_stmt 1 view .LVU466
 1693              		.loc 1 381 35 is_stmt 0 view .LVU467
 1694 0022 1A88     		ldrh	r2, [r3]
 1695 0024 6FF30922 		bfc	r2, #8, #2
 1696 0028 1A80     		strh	r2, [r3]	@ movhi
 382:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.BLOCKACT = 0;  // Channel will be disabled if it is the last block transfe
 1697              		.loc 1 382 5 is_stmt 1 view .LVU468
 1698              		.loc 1 382 35 is_stmt 0 view .LVU469
 1699 002a 1A88     		ldrh	r2, [r3]
 1700 002c 6FF3C402 		bfc	r2, #3, #2
 1701 0030 1A80     		strh	r2, [r3]	@ movhi
 383:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.EVOSEL   = 0;  // Event generation disabled
 1702              		.loc 1 383 5 is_stmt 1 view .LVU470
 1703              		.loc 1 383 35 is_stmt 0 view .LVU471
 1704 0032 1A88     		ldrh	r2, [r3]
 1705 0034 6FF34202 		bfc	r2, #1, #2
 1706 0038 1A80     		strh	r2, [r3]	@ movhi
 384:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCTRL.bit.VALID    = 1;  // Set dmac valid
 1707              		.loc 1 384 5 is_stmt 1 view .LVU472
 1708              		.loc 1 384 35 is_stmt 0 view .LVU473
 1709 003a 1A88     		ldrh	r2, [r3]
 1710 003c 42F00102 		orr	r2, r2, #1
 1711 0040 1A80     		strh	r2, [r3]	@ movhi
 385:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1712              		.loc 1 385 1 view .LVU474
 1713 0042 7047     		bx	lr
 1714              	.L148:
 1715              		.align	2
 1716              	.L147:
 1717 0044 00000000 		.word	dmac_desc
 1718              		.cfi_endproc
 1719              	.LFE164:
 1721              		.section	.text.i2c_led_prepare_send_dma,"ax",%progbits
 1722              		.align	1
 1723              		.global	i2c_led_prepare_send_dma
 1724              		.syntax unified
 1725              		.thumb
 1726              		.thumb_func
 1727              		.fpu fpv4-sp-d16
 1729              	i2c_led_prepare_send_dma:
 1730              	.LVL80:
 1731              	.LFB165:
 386:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 387:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_prepare_send_dma(uint8_t *data, uint8_t len) {
 1732              		.loc 1 387 59 is_stmt 1 view -0
 1733              		.cfi_startproc
 1734              		@ args = 0, pretend = 0, frame = 0
 1735              		@ frame_needed = 0, uses_anonymous_args = 0
 388:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_desc_defaults();
 1736              		.loc 1 388 5 view .LVU476
 387:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_desc_defaults();
 1737              		.loc 1 387 59 is_stmt 0 view .LVU477
 1738 0000 08B5     		push	{r3, lr}
 1739              		.cfi_def_cfa_offset 8
 1740              		.cfi_offset 3, -8
 1741              		.cfi_offset 14, -4
 1742              		.loc 1 388 5 view .LVU478
 1743 0002 FFF7FEFF 		bl	i2c_led_desc_defaults
 1744              	.LVL81:
 389:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 390:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.BTCNT.reg    = len;
 1745              		.loc 1 390 5 is_stmt 1 view .LVU479
 1746              		.loc 1 390 28 is_stmt 0 view .LVU480
 1747 0006 054B     		ldr	r3, .L150
 1748 0008 8AB2     		uxth	r2, r1
 1749 000a 5A80     		strh	r2, [r3, #2]	@ movhi
 391:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.SRCADDR.reg  = (uint32_t)data + len;
 1750              		.loc 1 391 5 is_stmt 1 view .LVU481
 1751              		.loc 1 391 45 is_stmt 0 view .LVU482
 1752 000c 0844     		add	r0, r0, r1
 1753              	.LVL82:
 392:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.DSTADDR.reg  = (uint32_t)&SERCOM1->I2CM.DATA.reg;
 1754              		.loc 1 392 28 view .LVU483
 1755 000e 044A     		ldr	r2, .L150+4
 391:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.SRCADDR.reg  = (uint32_t)data + len;
 1756              		.loc 1 391 28 view .LVU484
 1757 0010 5860     		str	r0, [r3, #4]
 1758              		.loc 1 392 5 is_stmt 1 view .LVU485
 1759              		.loc 1 392 28 is_stmt 0 view .LVU486
 1760 0012 9A60     		str	r2, [r3, #8]
 393:tmk_core/protocol/arm_atsam/i2c_master.c ****     dmac_desc.DESCADDR.reg = 0;
 1761              		.loc 1 393 5 is_stmt 1 view .LVU487
 1762              		.loc 1 393 28 is_stmt 0 view .LVU488
 1763 0014 0022     		movs	r2, #0
 1764 0016 DA60     		str	r2, [r3, #12]
 394:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1765              		.loc 1 394 1 view .LVU489
 1766 0018 08BD     		pop	{r3, pc}
 1767              	.L151:
 1768 001a 00BF     		.align	2
 1769              	.L150:
 1770 001c 00000000 		.word	dmac_desc
 1771 0020 28340040 		.word	1073755176
 1772              		.cfi_endproc
 1773              	.LFE165:
 1775              		.section	.text.i2c_led_begin_dma,"ax",%progbits
 1776              		.align	1
 1777              		.global	i2c_led_begin_dma
 1778              		.syntax unified
 1779              		.thumb
 1780              		.thumb_func
 1781              		.fpu fpv4-sp-d16
 1783              	i2c_led_begin_dma:
 1784              	.LVL83:
 1785              	.LFB166:
 395:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 396:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_begin_dma(uint8_t drvid) {
 1786              		.loc 1 396 39 is_stmt 1 view -0
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 0
 1789              		@ frame_needed = 0, uses_anonymous_args = 0
 1790              		@ link register save eliminated.
 397:tmk_core/protocol/arm_atsam/i2c_master.c ****     DMAC->Channel[0].CHCTRLA.bit.ENABLE = 1;  // Enable the channel
 1791              		.loc 1 397 5 view .LVU491
 1792              		.loc 1 397 41 is_stmt 0 view .LVU492
 1793 0000 094A     		ldr	r2, .L153
 1794 0002 136C     		ldr	r3, [r2, #64]
 1795 0004 43F00203 		orr	r3, r3, #2
 1796 0008 1364     		str	r3, [r2, #64]
 398:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 399:tmk_core/protocol/arm_atsam/i2c_master.c ****     SERCOM1->I2CM.ADDR.reg = (dmac_desc.BTCNT.reg << 16) | 0x2000 | issidrv[drvid].addr;  // Begin 
 1797              		.loc 1 399 5 is_stmt 1 view .LVU493
 1798              		.loc 1 399 46 is_stmt 0 view .LVU494
 1799 000a 084B     		ldr	r3, .L153+4
 1800              		.loc 1 399 83 view .LVU495
 1801 000c 40F2E112 		movw	r2, #481
 1802              		.loc 1 399 46 view .LVU496
 1803 0010 5988     		ldrh	r1, [r3, #2]
 1804              		.loc 1 399 83 view .LVU497
 1805 0012 074B     		ldr	r3, .L153+8
 1806 0014 5043     		muls	r0, r2, r0
 1807              	.LVL84:
 1808              		.loc 1 399 28 view .LVU498
 1809 0016 074A     		ldr	r2, .L153+12
 1810              		.loc 1 399 83 view .LVU499
 1811 0018 1B5C     		ldrb	r3, [r3, r0]	@ zero_extendqisi2
 1812              		.loc 1 399 67 view .LVU500
 1813 001a 43EA0143 		orr	r3, r3, r1, lsl #16
 1814 001e 43F40053 		orr	r3, r3, #8192
 1815              		.loc 1 399 28 view .LVU501
 1816 0022 5362     		str	r3, [r2, #36]
 400:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1817              		.loc 1 400 1 view .LVU502
 1818 0024 7047     		bx	lr
 1819              	.L154:
 1820 0026 00BF     		.align	2
 1821              	.L153:
 1822 0028 00A00041 		.word	1090560000
 1823 002c 00000000 		.word	dmac_desc
 1824 0030 00000000 		.word	issidrv
 1825 0034 00340040 		.word	1073755136
 1826              		.cfi_endproc
 1827              	.LFE166:
 1829              		.section	.text.i2c_led_send_CRWL_dma,"ax",%progbits
 1830              		.align	1
 1831              		.global	i2c_led_send_CRWL_dma
 1832              		.syntax unified
 1833              		.thumb
 1834              		.thumb_func
 1835              		.fpu fpv4-sp-d16
 1837              	i2c_led_send_CRWL_dma:
 1838              	.LVL85:
 1839              	.LFB167:
 401:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 402:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_CRWL_dma(uint8_t drvid) {
 1840              		.loc 1 402 43 is_stmt 1 view -0
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 0, uses_anonymous_args = 0
 403:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDRWL;
 1844              		.loc 1 403 5 view .LVU504
 402:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDRWL;
 1845              		.loc 1 402 43 is_stmt 0 view .LVU505
 1846 0000 10B5     		push	{r4, lr}
 1847              		.cfi_def_cfa_offset 8
 1848              		.cfi_offset 4, -8
 1849              		.cfi_offset 14, -4
 402:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDRWL;
 1850              		.loc 1 402 43 view .LVU506
 1851 0002 0446     		mov	r4, r0
 1852              		.loc 1 403 24 view .LVU507
 1853 0004 0648     		ldr	r0, .L156
 1854              	.LVL86:
 1855              		.loc 1 403 24 view .LVU508
 1856 0006 FE23     		movs	r3, #254
 1857 0008 0370     		strb	r3, [r0]
 404:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = ISSI3733_CMDRWL_WRITE_ENABLE_ONCE;
 1858              		.loc 1 404 5 is_stmt 1 view .LVU509
 405:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1859              		.loc 1 405 5 is_stmt 0 view .LVU510
 1860 000a 0221     		movs	r1, #2
 404:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = ISSI3733_CMDRWL_WRITE_ENABLE_ONCE;
 1861              		.loc 1 404 24 view .LVU511
 1862 000c C523     		movs	r3, #197
 1863 000e 4370     		strb	r3, [r0, #1]
 1864              		.loc 1 405 5 is_stmt 1 view .LVU512
 1865 0010 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1866              	.LVL87:
 406:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 407:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1867              		.loc 1 407 5 view .LVU513
 1868 0014 2046     		mov	r0, r4
 408:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1869              		.loc 1 408 1 is_stmt 0 view .LVU514
 1870 0016 BDE81040 		pop	{r4, lr}
 1871              		.cfi_restore 14
 1872              		.cfi_restore 4
 1873              		.cfi_def_cfa_offset 0
 407:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1874              		.loc 1 407 5 view .LVU515
 1875 001a FFF7FEBF 		b	i2c_led_begin_dma
 1876              	.LVL88:
 1877              	.L157:
 1878 001e 00BF     		.align	2
 1879              	.L156:
 1880 0020 00000000 		.word	.LANCHOR1
 1881              		.cfi_endproc
 1882              	.LFE167:
 1884              		.section	.text.i2c_led_select_page_dma,"ax",%progbits
 1885              		.align	1
 1886              		.global	i2c_led_select_page_dma
 1887              		.syntax unified
 1888              		.thumb
 1889              		.thumb_func
 1890              		.fpu fpv4-sp-d16
 1892              	i2c_led_select_page_dma:
 1893              	.LVL89:
 1894              	.LFB168:
 409:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 410:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_select_page_dma(uint8_t drvid, uint8_t pageno) {
 1895              		.loc 1 410 61 is_stmt 1 view -0
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 0
 1898              		@ frame_needed = 0, uses_anonymous_args = 0
 411:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDR;
 1899              		.loc 1 411 5 view .LVU517
 410:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDR;
 1900              		.loc 1 410 61 is_stmt 0 view .LVU518
 1901 0000 10B5     		push	{r4, lr}
 1902              		.cfi_def_cfa_offset 8
 1903              		.cfi_offset 4, -8
 1904              		.cfi_offset 14, -4
 410:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_CMDR;
 1905              		.loc 1 410 61 view .LVU519
 1906 0002 0446     		mov	r4, r0
 1907              		.loc 1 411 24 view .LVU520
 1908 0004 0548     		ldr	r0, .L159
 1909              	.LVL90:
 1910              		.loc 1 411 24 view .LVU521
 1911 0006 FD23     		movs	r3, #253
 412:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = pageno;
 1912              		.loc 1 412 24 view .LVU522
 1913 0008 4170     		strb	r1, [r0, #1]
 413:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1914              		.loc 1 413 5 view .LVU523
 1915 000a 0221     		movs	r1, #2
 1916              	.LVL91:
 411:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = pageno;
 1917              		.loc 1 411 24 view .LVU524
 1918 000c 0370     		strb	r3, [r0]
 412:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = pageno;
 1919              		.loc 1 412 5 is_stmt 1 view .LVU525
 1920              		.loc 1 413 5 view .LVU526
 1921 000e FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1922              	.LVL92:
 414:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 415:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1923              		.loc 1 415 5 view .LVU527
 1924 0012 2046     		mov	r0, r4
 416:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1925              		.loc 1 416 1 is_stmt 0 view .LVU528
 1926 0014 BDE81040 		pop	{r4, lr}
 1927              		.cfi_restore 14
 1928              		.cfi_restore 4
 1929              		.cfi_def_cfa_offset 0
 415:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1930              		.loc 1 415 5 view .LVU529
 1931 0018 FFF7FEBF 		b	i2c_led_begin_dma
 1932              	.LVL93:
 1933              	.L160:
 1934              		.align	2
 1935              	.L159:
 1936 001c 00000000 		.word	.LANCHOR1
 1937              		.cfi_endproc
 1938              	.LFE168:
 1940              		.section	.text.i2c_led_send_GCR_dma,"ax",%progbits
 1941              		.align	1
 1942              		.global	i2c_led_send_GCR_dma
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1946              		.fpu fpv4-sp-d16
 1948              	i2c_led_send_GCR_dma:
 1949              	.LVL94:
 1950              	.LFB169:
 417:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 418:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_GCR_dma(uint8_t drvid) {
 1951              		.loc 1 418 42 is_stmt 1 view -0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 0
 1954              		@ frame_needed = 0, uses_anonymous_args = 0
 419:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_GCCR;
 1955              		.loc 1 419 5 view .LVU531
 418:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_GCCR;
 1956              		.loc 1 418 42 is_stmt 0 view .LVU532
 1957 0000 10B5     		push	{r4, lr}
 1958              		.cfi_def_cfa_offset 8
 1959              		.cfi_offset 4, -8
 1960              		.cfi_offset 14, -4
 418:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 0) = ISSI3733_GCCR;
 1961              		.loc 1 418 42 view .LVU533
 1962 0002 0446     		mov	r4, r0
 1963              		.loc 1 419 24 view .LVU534
 1964 0004 0648     		ldr	r0, .L162
 1965              	.LVL95:
 1966              		.loc 1 419 24 view .LVU535
 1967 0006 0123     		movs	r3, #1
 1968 0008 0370     		strb	r3, [r0]
 420:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = gcr_actual;
 1969              		.loc 1 420 5 is_stmt 1 view .LVU536
 1970              		.loc 1 420 24 is_stmt 0 view .LVU537
 1971 000a 064B     		ldr	r3, .L162+4
 421:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, 2);
 1972              		.loc 1 421 5 view .LVU538
 1973 000c 0221     		movs	r1, #2
 420:tmk_core/protocol/arm_atsam/i2c_master.c ****     *(dma_sendbuf + 1) = gcr_actual;
 1974              		.loc 1 420 24 view .LVU539
 1975 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1976 0010 4370     		strb	r3, [r0, #1]
 1977              		.loc 1 421 5 is_stmt 1 view .LVU540
 1978 0012 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 1979              	.LVL96:
 422:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 423:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 1980              		.loc 1 423 5 view .LVU541
 1981 0016 2046     		mov	r0, r4
 424:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1982              		.loc 1 424 1 is_stmt 0 view .LVU542
 1983 0018 BDE81040 		pop	{r4, lr}
 1984              		.cfi_restore 14
 1985              		.cfi_restore 4
 1986              		.cfi_def_cfa_offset 0
 423:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 1987              		.loc 1 423 5 view .LVU543
 1988 001c FFF7FEBF 		b	i2c_led_begin_dma
 1989              	.LVL97:
 1990              	.L163:
 1991              		.align	2
 1992              	.L162:
 1993 0020 00000000 		.word	.LANCHOR1
 1994 0024 00000000 		.word	gcr_actual
 1995              		.cfi_endproc
 1996              	.LFE169:
 1998              		.section	.text.i2c_led_send_pwm_dma,"ax",%progbits
 1999              		.align	1
 2000              		.global	i2c_led_send_pwm_dma
 2001              		.syntax unified
 2002              		.thumb
 2003              		.thumb_func
 2004              		.fpu fpv4-sp-d16
 2006              	i2c_led_send_pwm_dma:
 2007              	.LVL98:
 2008              	.LFB170:
 425:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 426:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_pwm_dma(uint8_t drvid) {
 2009              		.loc 1 426 42 is_stmt 1 view -0
 2010              		.cfi_startproc
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 0, uses_anonymous_args = 0
 427:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT pwm buffer, which may be getting modified
 428:tmk_core/protocol/arm_atsam/i2c_master.c ****     memcpy(dma_sendbuf, issidrv[drvid].pwm, ISSI3733_PG1_BYTES);
 2013              		.loc 1 428 5 view .LVU545
 426:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT pwm buffer, which may be getting modified
 2014              		.loc 1 426 42 is_stmt 0 view .LVU546
 2015 0000 38B5     		push	{r3, r4, r5, lr}
 2016              		.cfi_def_cfa_offset 16
 2017              		.cfi_offset 3, -16
 2018              		.cfi_offset 4, -12
 2019              		.cfi_offset 5, -8
 2020              		.cfi_offset 14, -4
 2021              		.loc 1 428 5 view .LVU547
 2022 0002 0B49     		ldr	r1, .L165
 2023 0004 0B4B     		ldr	r3, .L165+4
 426:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT pwm buffer, which may be getting modified
 2024              		.loc 1 426 42 view .LVU548
 2025 0006 0446     		mov	r4, r0
 2026              		.loc 1 428 5 view .LVU549
 2027 0008 C125     		movs	r5, #193
 2028 000a 40F2E110 		movw	r0, #481
 2029              	.LVL99:
 2030              		.loc 1 428 5 view .LVU550
 2031 000e 00FB0411 		mla	r1, r0, r4, r1
 2032 0012 2A46     		mov	r2, r5
 2033 0014 1846     		mov	r0, r3
 2034 0016 FFF7FEFF 		bl	memcpy
 2035              	.LVL100:
 429:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 2036              		.loc 1 429 5 is_stmt 1 view .LVU551
 2037              		.loc 1 429 18 is_stmt 0 view .LVU552
 2038 001a 0022     		movs	r2, #0
 430:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, ISSI3733_PG1_BYTES);
 2039              		.loc 1 430 5 view .LVU553
 2040 001c 2946     		mov	r1, r5
 429:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 2041              		.loc 1 429 18 view .LVU554
 2042 001e 0270     		strb	r2, [r0]
 2043              		.loc 1 430 5 is_stmt 1 view .LVU555
 2044 0020 FFF7FEFF 		bl	i2c_led_prepare_send_dma
 2045              	.LVL101:
 431:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 432:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 2046              		.loc 1 432 5 view .LVU556
 2047 0024 2046     		mov	r0, r4
 433:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2048              		.loc 1 433 1 is_stmt 0 view .LVU557
 2049 0026 BDE83840 		pop	{r3, r4, r5, lr}
 2050              		.cfi_restore 14
 2051              		.cfi_restore 5
 2052              		.cfi_restore 4
 2053              		.cfi_restore 3
 2054              		.cfi_def_cfa_offset 0
 432:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2055              		.loc 1 432 5 view .LVU558
 2056 002a FFF7FEBF 		b	i2c_led_begin_dma
 2057              	.LVL102:
 2058              	.L166:
 2059 002e 00BF     		.align	2
 2060              	.L165:
 2061 0030 4C000000 		.word	issidrv+76
 2062 0034 00000000 		.word	.LANCHOR1
 2063              		.cfi_endproc
 2064              	.LFE170:
 2066              		.section	.text.i2c_led_send_onoff_dma,"ax",%progbits
 2067              		.align	1
 2068              		.global	i2c_led_send_onoff_dma
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2072              		.fpu fpv4-sp-d16
 2074              	i2c_led_send_onoff_dma:
 2075              	.LVL103:
 2076              	.LFB171:
 434:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 435:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_send_onoff_dma(uint8_t drvid) {
 2077              		.loc 1 435 44 is_stmt 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 436:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 437:tmk_core/protocol/arm_atsam/i2c_master.c ****     memcpy(dma_sendbuf, issidrv[drvid].onoff, ISSI3733_PG0_BYTES);
 2081              		.loc 1 437 5 view .LVU560
 2082              		.loc 1 437 39 is_stmt 0 view .LVU561
 2083 0000 0E4A     		ldr	r2, .L170
 435:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 2084              		.loc 1 435 44 view .LVU562
 2085 0002 38B5     		push	{r3, r4, r5, lr}
 2086              		.cfi_def_cfa_offset 16
 2087              		.cfi_offset 3, -16
 2088              		.cfi_offset 4, -12
 2089              		.cfi_offset 5, -8
 2090              		.cfi_offset 14, -4
 2091              		.loc 1 437 39 view .LVU563
 2092 0004 40F2E113 		movw	r3, #481
 2093 0008 03FB0023 		mla	r3, r3, r0, r2
 2094              		.loc 1 437 5 view .LVU564
 2095 000c 0C4A     		ldr	r2, .L170+4
 435:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Note: This copies the CURRENT onoff buffer, which may be getting modified
 2096              		.loc 1 435 44 view .LVU565
 2097 000e 0446     		mov	r4, r0
 2098 0010 1146     		mov	r1, r2
 2099              		.loc 1 437 5 view .LVU566
 2100 0012 03F11800 		add	r0, r3, #24
 2101              	.LVL104:
 2102              	.L168:
 2103              		.loc 1 437 5 view .LVU567
 2104 0016 53F8045B 		ldr	r5, [r3], #4	@ unaligned
 2105 001a 42F8045B 		str	r5, [r2], #4	@ unaligned
 2106 001e 8342     		cmp	r3, r0
 2107 0020 F9D1     		bne	.L168
 2108 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2109 0024 1370     		strb	r3, [r2]
 438:tmk_core/protocol/arm_atsam/i2c_master.c ****     *dma_sendbuf = 0;  // Force start location offset to zero
 2110              		.loc 1 438 5 is_stmt 1 view .LVU568
 2111              		.loc 1 438 18 is_stmt 0 view .LVU569
 2112 0026 0023     		movs	r3, #0
 2113 0028 0B70     		strb	r3, [r1]
 439:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_prepare_send_dma(dma_sendbuf, ISSI3733_PG0_BYTES);
 2114              		.loc 1 439 5 is_stmt 1 view .LVU570
 2115 002a 0548     		ldr	r0, .L170+4
 2116 002c 1921     		movs	r1, #25
 2117 002e FFF7FEFF 		bl	i2c_led_prepare_send_dma
 2118              	.LVL105:
 440:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 441:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_begin_dma(drvid);
 2119              		.loc 1 441 5 view .LVU571
 2120 0032 2046     		mov	r0, r4
 442:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2121              		.loc 1 442 1 is_stmt 0 view .LVU572
 2122 0034 BDE83840 		pop	{r3, r4, r5, lr}
 2123              		.cfi_restore 14
 2124              		.cfi_restore 5
 2125              		.cfi_restore 4
 2126              		.cfi_restore 3
 2127              		.cfi_def_cfa_offset 0
 441:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2128              		.loc 1 441 5 view .LVU573
 2129 0038 FFF7FEBF 		b	i2c_led_begin_dma
 2130              	.LVL106:
 2131              	.L171:
 2132              		.align	2
 2133              	.L170:
 2134 003c 01000000 		.word	issidrv+1
 2135 0040 00000000 		.word	.LANCHOR1
 2136              		.cfi_endproc
 2137              	.LFE171:
 2139              		.section	.text.i2c_led_q_init,"ax",%progbits
 2140              		.align	1
 2141              		.global	i2c_led_q_init
 2142              		.syntax unified
 2143              		.thumb
 2144              		.thumb_func
 2145              		.fpu fpv4-sp-d16
 2147              	i2c_led_q_init:
 2148              	.LFB172:
 443:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 444:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_init(void) {
 2149              		.loc 1 444 27 is_stmt 1 view -0
 2150              		.cfi_startproc
 2151              		@ args = 0, pretend = 0, frame = 0
 2152              		@ frame_needed = 0, uses_anonymous_args = 0
 445:tmk_core/protocol/arm_atsam/i2c_master.c ****     memset(i2c_led_q, 0, I2C_Q_SIZE);
 2153              		.loc 1 445 5 view .LVU575
 444:tmk_core/protocol/arm_atsam/i2c_master.c ****     memset(i2c_led_q, 0, I2C_Q_SIZE);
 2154              		.loc 1 444 27 is_stmt 0 view .LVU576
 2155 0000 10B5     		push	{r4, lr}
 2156              		.cfi_def_cfa_offset 8
 2157              		.cfi_offset 4, -8
 2158              		.cfi_offset 14, -4
 2159              		.loc 1 445 5 view .LVU577
 2160 0002 084C     		ldr	r4, .L173
 2161 0004 6422     		movs	r2, #100
 2162 0006 0021     		movs	r1, #0
 2163 0008 04F1FF00 		add	r0, r4, #255
 2164 000c FFF7FEFF 		bl	memset
 2165              	.LVL107:
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 2166              		.loc 1 446 5 is_stmt 1 view .LVU578
 447:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e       = 0;
 448:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 0;
 2167              		.loc 1 448 23 is_stmt 0 view .LVU579
 2168 0010 054A     		ldr	r2, .L173+4
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 2169              		.loc 1 446 23 view .LVU580
 2170 0012 0023     		movs	r3, #0
 2171              		.loc 1 448 23 view .LVU581
 2172 0014 1370     		strb	r3, [r2]
 446:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s       = 0;
 2173              		.loc 1 446 23 view .LVU582
 2174 0016 84F86331 		strb	r3, [r4, #355]
 447:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e       = 0;
 2175              		.loc 1 447 5 is_stmt 1 view .LVU583
 447:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e       = 0;
 2176              		.loc 1 447 23 is_stmt 0 view .LVU584
 2177 001a 84F86431 		strb	r3, [r4, #356]
 2178              		.loc 1 448 5 is_stmt 1 view .LVU585
 449:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_full    = 0;
 2179              		.loc 1 449 5 view .LVU586
 2180              		.loc 1 449 23 is_stmt 0 view .LVU587
 2181 001e 84F86531 		strb	r3, [r4, #357]
 450:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2182              		.loc 1 450 1 view .LVU588
 2183 0022 10BD     		pop	{r4, pc}
 2184              	.L174:
 2185              		.align	2
 2186              	.L173:
 2187 0024 00000000 		.word	.LANCHOR1
 2188 0028 00000000 		.word	i2c_led_q_running
 2189              		.cfi_endproc
 2190              	.LFE172:
 2192              		.section	.text.i2c_led_q_isempty,"ax",%progbits
 2193              		.align	1
 2194              		.global	i2c_led_q_isempty
 2195              		.syntax unified
 2196              		.thumb
 2197              		.thumb_func
 2198              		.fpu fpv4-sp-d16
 2200              	i2c_led_q_isempty:
 2201              	.LFB173:
 451:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 452:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_isempty(void) { return i2c_led_q_s == i2c_led_q_e; }
 2202              		.loc 1 452 33 is_stmt 1 view -0
 2203              		.cfi_startproc
 2204              		@ args = 0, pretend = 0, frame = 0
 2205              		@ frame_needed = 0, uses_anonymous_args = 0
 2206              		@ link register save eliminated.
 2207              		.loc 1 452 35 view .LVU590
 2208              		.loc 1 452 54 is_stmt 0 view .LVU591
 2209 0000 044B     		ldr	r3, .L176
 2210 0002 93F86301 		ldrb	r0, [r3, #355]	@ zero_extendqisi2
 2211 0006 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 2212              		.loc 1 452 1 view .LVU592
 2213 000a C31A     		subs	r3, r0, r3
 2214 000c 5842     		rsbs	r0, r3, #0
 2215 000e 5841     		adcs	r0, r0, r3
 2216 0010 7047     		bx	lr
 2217              	.L177:
 2218 0012 00BF     		.align	2
 2219              	.L176:
 2220 0014 00000000 		.word	.LANCHOR1
 2221              		.cfi_endproc
 2222              	.LFE173:
 2224              		.section	.text.i2c_led_q_size,"ax",%progbits
 2225              		.align	1
 2226              		.global	i2c_led_q_size
 2227              		.syntax unified
 2228              		.thumb
 2229              		.thumb_func
 2230              		.fpu fpv4-sp-d16
 2232              	i2c_led_q_size:
 2233              	.LFB174:
 453:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 454:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_size(void) { return (i2c_led_q_e - i2c_led_q_s) % I2C_Q_SIZE; }
 2234              		.loc 1 454 30 is_stmt 1 view -0
 2235              		.cfi_startproc
 2236              		@ args = 0, pretend = 0, frame = 0
 2237              		@ frame_needed = 0, uses_anonymous_args = 0
 2238              		@ link register save eliminated.
 2239              		.loc 1 454 32 view .LVU594
 2240              		.loc 1 454 52 is_stmt 0 view .LVU595
 2241 0000 064B     		ldr	r3, .L179
 2242 0002 93F86401 		ldrb	r0, [r3, #356]	@ zero_extendqisi2
 2243 0006 93F86331 		ldrb	r3, [r3, #355]	@ zero_extendqisi2
 2244              		.loc 1 454 67 view .LVU596
 2245 000a 6422     		movs	r2, #100
 2246              		.loc 1 454 52 view .LVU597
 2247 000c C01A     		subs	r0, r0, r3
 2248              		.loc 1 454 67 view .LVU598
 2249 000e 90FBF2F3 		sdiv	r3, r0, r2
 2250 0012 02FB1300 		mls	r0, r2, r3, r0
 2251              		.loc 1 454 1 view .LVU599
 2252 0016 C0B2     		uxtb	r0, r0
 2253 0018 7047     		bx	lr
 2254              	.L180:
 2255 001a 00BF     		.align	2
 2256              	.L179:
 2257 001c 00000000 		.word	.LANCHOR1
 2258              		.cfi_endproc
 2259              	.LFE174:
 2261              		.section	.text.i2c_led_q_available,"ax",%progbits
 2262              		.align	1
 2263              		.global	i2c_led_q_available
 2264              		.syntax unified
 2265              		.thumb
 2266              		.thumb_func
 2267              		.fpu fpv4-sp-d16
 2269              	i2c_led_q_available:
 2270              	.LFB175:
 455:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 456:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_available(void) {
 2271              		.loc 1 456 35 is_stmt 1 view -0
 2272              		.cfi_startproc
 2273              		@ args = 0, pretend = 0, frame = 0
 2274              		@ frame_needed = 0, uses_anonymous_args = 0
 457:tmk_core/protocol/arm_atsam/i2c_master.c ****     return I2C_Q_SIZE - i2c_led_q_size() - 1;  // Never allow end to meet start
 2275              		.loc 1 457 5 view .LVU601
 456:tmk_core/protocol/arm_atsam/i2c_master.c ****     return I2C_Q_SIZE - i2c_led_q_size() - 1;  // Never allow end to meet start
 2276              		.loc 1 456 35 is_stmt 0 view .LVU602
 2277 0000 08B5     		push	{r3, lr}
 2278              		.cfi_def_cfa_offset 8
 2279              		.cfi_offset 3, -8
 2280              		.cfi_offset 14, -4
 2281              		.loc 1 457 25 view .LVU603
 2282 0002 FFF7FEFF 		bl	i2c_led_q_size
 2283              	.LVL108:
 2284              		.loc 1 457 42 view .LVU604
 2285 0006 C0F16300 		rsb	r0, r0, #99
 458:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2286              		.loc 1 458 1 view .LVU605
 2287 000a C0B2     		uxtb	r0, r0
 2288 000c 08BD     		pop	{r3, pc}
 2289              		.cfi_endproc
 2290              	.LFE175:
 2292              		.section	.text.i2c_led_q_add,"ax",%progbits
 2293              		.align	1
 2294              		.global	i2c_led_q_add
 2295              		.syntax unified
 2296              		.thumb
 2297              		.thumb_func
 2298              		.fpu fpv4-sp-d16
 2300              	i2c_led_q_add:
 2301              	.LVL109:
 2302              	.LFB176:
 459:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 460:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_add(uint8_t cmd) {
 2303              		.loc 1 460 33 is_stmt 1 view -0
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 0
 2306              		@ frame_needed = 0, uses_anonymous_args = 0
 2307              		@ link register save eliminated.
 461:tmk_core/protocol/arm_atsam/i2c_master.c ****     // WARNING: Always request room before adding commands!
 462:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 463:tmk_core/protocol/arm_atsam/i2c_master.c ****     // Assign command
 464:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q[i2c_led_q_e] = cmd;
 2308              		.loc 1 464 5 view .LVU607
 2309              		.loc 1 464 14 is_stmt 0 view .LVU608
 2310 0000 074A     		ldr	r2, .L183
 2311 0002 92F86431 		ldrb	r3, [r2, #356]	@ zero_extendqisi2
 2312              		.loc 1 464 28 view .LVU609
 2313 0006 D118     		adds	r1, r2, r3
 465:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 466:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_e = (i2c_led_q_e + 1) % I2C_Q_SIZE;  // Move end up one or wrap
 2314              		.loc 1 466 32 view .LVU610
 2315 0008 0133     		adds	r3, r3, #1
 464:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2316              		.loc 1 464 28 view .LVU611
 2317 000a 81F8FF00 		strb	r0, [r1, #255]
 2318              		.loc 1 466 5 is_stmt 1 view .LVU612
 2319              		.loc 1 466 37 is_stmt 0 view .LVU613
 2320 000e 6420     		movs	r0, #100
 2321              	.LVL110:
 2322              		.loc 1 466 37 view .LVU614
 2323 0010 B3FBF0F1 		udiv	r1, r3, r0
 2324              	.LVL111:
 2325              		.loc 1 466 37 view .LVU615
 2326 0014 00FB1133 		mls	r3, r0, r1, r3
 2327              	.LVL112:
 2328              		.loc 1 466 17 view .LVU616
 2329 0018 82F86431 		strb	r3, [r2, #356]
 467:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2330              		.loc 1 467 1 view .LVU617
 2331 001c 7047     		bx	lr
 2332              	.L184:
 2333 001e 00BF     		.align	2
 2334              	.L183:
 2335 0020 00000000 		.word	.LANCHOR1
 2336              		.cfi_endproc
 2337              	.LFE176:
 2339              		.section	.text.i2c_led_q_s_advance,"ax",%progbits
 2340              		.align	1
 2341              		.global	i2c_led_q_s_advance
 2342              		.syntax unified
 2343              		.thumb
 2344              		.thumb_func
 2345              		.fpu fpv4-sp-d16
 2347              	i2c_led_q_s_advance:
 2348              	.LFB177:
 468:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 469:tmk_core/protocol/arm_atsam/i2c_master.c **** void i2c_led_q_s_advance(void) {
 2349              		.loc 1 469 32 is_stmt 1 view -0
 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 0
 2352              		@ frame_needed = 0, uses_anonymous_args = 0
 2353              		@ link register save eliminated.
 470:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_s = (i2c_led_q_s + 1) % I2C_Q_SIZE;  // Move start up one or wrap
 2354              		.loc 1 470 5 view .LVU619
 2355              		.loc 1 470 17 is_stmt 0 view .LVU620
 2356 0000 0549     		ldr	r1, .L186
 2357              		.loc 1 470 32 view .LVU621
 2358 0002 91F86331 		ldrb	r3, [r1, #355]	@ zero_extendqisi2
 2359              		.loc 1 470 37 view .LVU622
 2360 0006 6420     		movs	r0, #100
 2361              		.loc 1 470 32 view .LVU623
 2362 0008 0133     		adds	r3, r3, #1
 2363              		.loc 1 470 37 view .LVU624
 2364 000a B3FBF0F2 		udiv	r2, r3, r0
 2365 000e 00FB1233 		mls	r3, r0, r2, r3
 2366              		.loc 1 470 17 view .LVU625
 2367 0012 81F86331 		strb	r3, [r1, #355]
 471:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2368              		.loc 1 471 1 view .LVU626
 2369 0016 7047     		bx	lr
 2370              	.L187:
 2371              		.align	2
 2372              	.L186:
 2373 0018 00000000 		.word	.LANCHOR1
 2374              		.cfi_endproc
 2375              	.LFE177:
 2377              		.section	.text.i2c_led_q_request_room,"ax",%progbits
 2378              		.align	1
 2379              		.global	i2c_led_q_request_room
 2380              		.syntax unified
 2381              		.thumb
 2382              		.thumb_func
 2383              		.fpu fpv4-sp-d16
 2385              	i2c_led_q_request_room:
 2386              	.LVL113:
 2387              	.LFB178:
 472:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 473:tmk_core/protocol/arm_atsam/i2c_master.c **** // Always request room before adding commands
 474:tmk_core/protocol/arm_atsam/i2c_master.c **** // PS: In case the queue somehow gets filled, it will reset if it can not clear up
 475:tmk_core/protocol/arm_atsam/i2c_master.c **** // PS: Could only get this to happen through unrealistic timings to overload the I2C bus
 476:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_request_room(uint8_t request_size) {
 2388              		.loc 1 476 54 is_stmt 1 view -0
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 0, uses_anonymous_args = 0
 477:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (request_size > i2c_led_q_available()) {
 2392              		.loc 1 477 5 view .LVU628
 476:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (request_size > i2c_led_q_available()) {
 2393              		.loc 1 476 54 is_stmt 0 view .LVU629
 2394 0000 08B5     		push	{r3, lr}
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 3, -8
 2397              		.cfi_offset 14, -4
 476:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (request_size > i2c_led_q_available()) {
 2398              		.loc 1 476 54 view .LVU630
 2399 0002 0146     		mov	r1, r0
 2400              		.loc 1 477 24 view .LVU631
 2401 0004 FFF7FEFF 		bl	i2c_led_q_available
 2402              	.LVL114:
 2403              		.loc 1 477 8 view .LVU632
 2404 0008 8842     		cmp	r0, r1
 2405 000a 0D4A     		ldr	r2, .L193
 2406 000c 11D2     		bcs	.L189
 478:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_full++;
 2407              		.loc 1 478 9 is_stmt 1 view .LVU633
 2408              		.loc 1 478 23 is_stmt 0 view .LVU634
 2409 000e 92F86531 		ldrb	r3, [r2, #357]	@ zero_extendqisi2
 2410 0012 0133     		adds	r3, r3, #1
 2411 0014 DBB2     		uxtb	r3, r3
 479:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 480:tmk_core/protocol/arm_atsam/i2c_master.c ****         if (i2c_led_q_full >= 100)  // Give the queue a chance to clear up
 2412              		.loc 1 480 12 view .LVU635
 2413 0016 632B     		cmp	r3, #99
 478:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_full++;
 2414              		.loc 1 478 23 view .LVU636
 2415 0018 82F86531 		strb	r3, [r2, #357]
 2416              		.loc 1 480 9 is_stmt 1 view .LVU637
 2417              		.loc 1 480 12 is_stmt 0 view .LVU638
 2418 001c 0DD9     		bls	.L191
 481:tmk_core/protocol/arm_atsam/i2c_master.c ****         {
 482:tmk_core/protocol/arm_atsam/i2c_master.c ****             DBG_LED_ON;
 2419              		.loc 1 482 13 is_stmt 1 view .LVU639
 2420 001e 094B     		ldr	r3, .L193+4
 2421 0020 4FF00062 		mov	r2, #134217728
 2422 0024 9A61     		str	r2, [r3, #24]
 483:tmk_core/protocol/arm_atsam/i2c_master.c ****             I2C_DMAC_LED_Init();
 2423              		.loc 1 483 13 view .LVU640
 2424 0026 FFF7FEFF 		bl	I2C_DMAC_LED_Init
 2425              	.LVL115:
 484:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_init();
 2426              		.loc 1 484 13 view .LVU641
 2427 002a FFF7FEFF 		bl	i2c_led_q_init
 2428              	.LVL116:
 485:tmk_core/protocol/arm_atsam/i2c_master.c ****             return 1;
 2429              		.loc 1 485 13 view .LVU642
 2430              	.L192:
 486:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 487:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 488:tmk_core/protocol/arm_atsam/i2c_master.c ****         return 0;
 489:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 490:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 491:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_full = 0;
 492:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 493:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 2431              		.loc 1 493 5 view .LVU643
 2432              		.loc 1 493 12 is_stmt 0 view .LVU644
 2433 002e 0120     		movs	r0, #1
 2434              	.L190:
 494:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2435              		.loc 1 494 1 view .LVU645
 2436 0030 08BD     		pop	{r3, pc}
 2437              	.L189:
 491:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2438              		.loc 1 491 5 is_stmt 1 view .LVU646
 491:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2439              		.loc 1 491 20 is_stmt 0 view .LVU647
 2440 0032 0023     		movs	r3, #0
 2441 0034 82F86531 		strb	r3, [r2, #357]
 2442 0038 F9E7     		b	.L192
 2443              	.L191:
 488:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 2444              		.loc 1 488 16 view .LVU648
 2445 003a 0020     		movs	r0, #0
 2446 003c F8E7     		b	.L190
 2447              	.L194:
 2448 003e 00BF     		.align	2
 2449              	.L193:
 2450 0040 00000000 		.word	.LANCHOR1
 2451 0044 00800041 		.word	1090551808
 2452              		.cfi_endproc
 2453              	.LFE178:
 2455              		.section	.text.i2c_led_q_run,"ax",%progbits
 2456              		.align	1
 2457              		.global	i2c_led_q_run
 2458              		.syntax unified
 2459              		.thumb
 2460              		.thumb_func
 2461              		.fpu fpv4-sp-d16
 2463              	i2c_led_q_run:
 2464              	.LFB179:
 495:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 496:tmk_core/protocol/arm_atsam/i2c_master.c **** uint8_t i2c_led_q_run(void) {
 2465              		.loc 1 496 29 is_stmt 1 view -0
 2466              		.cfi_startproc
 2467              		@ args = 0, pretend = 0, frame = 0
 2468              		@ frame_needed = 0, uses_anonymous_args = 0
 497:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (i2c_led_q_isempty()) {
 2469              		.loc 1 497 5 view .LVU650
 496:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (i2c_led_q_isempty()) {
 2470              		.loc 1 496 29 is_stmt 0 view .LVU651
 2471 0000 38B5     		push	{r3, r4, r5, lr}
 2472              		.cfi_def_cfa_offset 16
 2473              		.cfi_offset 3, -16
 2474              		.cfi_offset 4, -12
 2475              		.cfi_offset 5, -8
 2476              		.cfi_offset 14, -4
 2477              		.loc 1 497 9 view .LVU652
 2478 0002 FFF7FEFF 		bl	i2c_led_q_isempty
 2479              	.LVL117:
 2480 0006 2B4B     		ldr	r3, .L204
 2481              		.loc 1 497 8 view .LVU653
 2482 0008 10B1     		cbz	r0, .L196
 498:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_running = 0;
 2483              		.loc 1 498 9 is_stmt 1 view .LVU654
 2484              		.loc 1 498 27 is_stmt 0 view .LVU655
 2485 000a 0020     		movs	r0, #0
 2486 000c 1870     		strb	r0, [r3]
 499:tmk_core/protocol/arm_atsam/i2c_master.c ****         return 0;
 2487              		.loc 1 499 9 is_stmt 1 view .LVU656
 2488              	.L197:
 500:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 501:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 502:tmk_core/protocol/arm_atsam/i2c_master.c ****     if (i2c_led_q_running) return 1;
 503:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 504:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 1;
 505:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 506:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 507:tmk_core/protocol/arm_atsam/i2c_master.c ****     while (!i2c_led_q_isempty()) {
 508:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 509:tmk_core/protocol/arm_atsam/i2c_master.c ****         // run command
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****         if (i2c_led_q[i2c_led_q_s] == I2C_Q_CRWL) {
 511:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 512:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 513:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 514:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_CRWL_dma(drvid);
 515:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 516:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_CRWL(drvid);
 517:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 518:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_PAGE_SELECT) {
 519:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 521:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 522:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t page = i2c_led_q[i2c_led_q_s];
 523:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 524:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_select_page_dma(drvid, page);
 525:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 526:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_select_page(drvid, page);
 527:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 528:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_PWM) {
 529:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 530:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 531:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 532:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_pwm_dma(drvid);
 533:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 534:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_pwm(drvid);
 535:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 536:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_GCR) {
 537:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 538:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 539:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 540:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_GCR_dma(drvid);
 541:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 542:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_GCR(drvid);
 543:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 544:tmk_core/protocol/arm_atsam/i2c_master.c ****         } else if (i2c_led_q[i2c_led_q_s] == I2C_Q_ONOFF) {
 545:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 546:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 547:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 548:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_send_onoff_dma(drvid);
 549:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 550:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_send_onoff(drvid);
 551:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 552:tmk_core/protocol/arm_atsam/i2c_master.c ****         }
 553:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 554:tmk_core/protocol/arm_atsam/i2c_master.c ****         i2c_led_q_s_advance();  // Advance last run command or if the command byte was not serviced
 555:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 556:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA != 1
 557:tmk_core/protocol/arm_atsam/i2c_master.c ****     }
 558:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 559:tmk_core/protocol/arm_atsam/i2c_master.c ****     i2c_led_q_running = 0;
 560:tmk_core/protocol/arm_atsam/i2c_master.c **** #    endif
 561:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 562:tmk_core/protocol/arm_atsam/i2c_master.c ****     return 1;
 563:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2489              		.loc 1 563 1 is_stmt 0 view .LVU657
 2490 000e 38BD     		pop	{r3, r4, r5, pc}
 2491              	.L196:
 502:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2492              		.loc 1 502 5 is_stmt 1 view .LVU658
 502:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2493              		.loc 1 502 9 is_stmt 0 view .LVU659
 2494 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2495 0012 0120     		movs	r0, #1
 502:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2496              		.loc 1 502 8 view .LVU660
 2497 0014 002A     		cmp	r2, #0
 2498 0016 FAD1     		bne	.L197
 504:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2499              		.loc 1 504 5 is_stmt 1 view .LVU661
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2500              		.loc 1 510 22 is_stmt 0 view .LVU662
 2501 0018 274C     		ldr	r4, .L204+4
 504:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2502              		.loc 1 504 23 view .LVU663
 2503 001a 1870     		strb	r0, [r3]
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2504              		.loc 1 510 9 is_stmt 1 view .LVU664
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2505              		.loc 1 510 22 is_stmt 0 view .LVU665
 2506 001c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 2507 0020 2344     		add	r3, r3, r4
 2508 0022 93F8FF30 		ldrb	r3, [r3, #255]	@ zero_extendqisi2
 510:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2509              		.loc 1 510 12 view .LVU666
 2510 0026 652B     		cmp	r3, #101
 2511 0028 0CD1     		bne	.L198
 2512              	.LBB22:
 511:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2513              		.loc 1 511 13 is_stmt 1 view .LVU667
 2514 002a FFF7FEFF 		bl	i2c_led_q_s_advance
 2515              	.LVL118:
 512:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2516              		.loc 1 512 13 view .LVU668
 514:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2517              		.loc 1 514 13 view .LVU669
 512:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2518              		.loc 1 512 38 is_stmt 0 view .LVU670
 2519 002e 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 512:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2520              		.loc 1 512 21 view .LVU671
 2521 0032 1C44     		add	r4, r4, r3
 514:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2522              		.loc 1 514 13 view .LVU672
 2523 0034 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2524 0038 FFF7FEFF 		bl	i2c_led_send_CRWL_dma
 2525              	.LVL119:
 2526              	.L199:
 514:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2527              		.loc 1 514 13 view .LVU673
 2528              	.LBE22:
 554:tmk_core/protocol/arm_atsam/i2c_master.c **** 
 2529              		.loc 1 554 9 is_stmt 1 view .LVU674
 2530 003c FFF7FEFF 		bl	i2c_led_q_s_advance
 2531              	.LVL120:
 562:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2532              		.loc 1 562 5 view .LVU675
 562:tmk_core/protocol/arm_atsam/i2c_master.c **** }
 2533              		.loc 1 562 12 is_stmt 0 view .LVU676
 2534 0040 0120     		movs	r0, #1
 2535 0042 E4E7     		b	.L197
 2536              	.L198:
 518:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2537              		.loc 1 518 16 is_stmt 1 view .LVU677
 518:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2538              		.loc 1 518 19 is_stmt 0 view .LVU678
 2539 0044 662B     		cmp	r3, #102
 2540 0046 11D1     		bne	.L200
 2541              	.LBB23:
 519:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2542              		.loc 1 519 13 is_stmt 1 view .LVU679
 2543 0048 FFF7FEFF 		bl	i2c_led_q_s_advance
 2544              	.LVL121:
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2545              		.loc 1 520 13 view .LVU680
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2546              		.loc 1 520 38 is_stmt 0 view .LVU681
 2547 004c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 520:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2548              		.loc 1 520 21 view .LVU682
 2549 0050 2344     		add	r3, r3, r4
 2550 0052 93F8FF50 		ldrb	r5, [r3, #255]	@ zero_extendqisi2
 2551              	.LVL122:
 521:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t page = i2c_led_q[i2c_led_q_s];
 2552              		.loc 1 521 13 is_stmt 1 view .LVU683
 2553 0056 FFF7FEFF 		bl	i2c_led_q_s_advance
 2554              	.LVL123:
 522:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2555              		.loc 1 522 13 view .LVU684
 524:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2556              		.loc 1 524 13 view .LVU685
 522:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2557              		.loc 1 522 37 is_stmt 0 view .LVU686
 2558 005a 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 522:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2559              		.loc 1 522 21 view .LVU687
 2560 005e 1C44     		add	r4, r4, r3
 524:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2561              		.loc 1 524 13 view .LVU688
 2562 0060 2846     		mov	r0, r5
 2563 0062 94F8FF10 		ldrb	r1, [r4, #255]	@ zero_extendqisi2
 2564 0066 FFF7FEFF 		bl	i2c_led_select_page_dma
 2565              	.LVL124:
 524:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2566              		.loc 1 524 13 view .LVU689
 2567              	.LBE23:
 2568 006a E7E7     		b	.L199
 2569              	.LVL125:
 2570              	.L200:
 528:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2571              		.loc 1 528 16 is_stmt 1 view .LVU690
 528:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2572              		.loc 1 528 19 is_stmt 0 view .LVU691
 2573 006c 672B     		cmp	r3, #103
 2574 006e 09D1     		bne	.L201
 2575              	.LBB24:
 529:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2576              		.loc 1 529 13 is_stmt 1 view .LVU692
 2577 0070 FFF7FEFF 		bl	i2c_led_q_s_advance
 2578              	.LVL126:
 530:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2579              		.loc 1 530 13 view .LVU693
 532:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2580              		.loc 1 532 13 view .LVU694
 530:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2581              		.loc 1 530 38 is_stmt 0 view .LVU695
 2582 0074 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 530:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2583              		.loc 1 530 21 view .LVU696
 2584 0078 1C44     		add	r4, r4, r3
 532:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2585              		.loc 1 532 13 view .LVU697
 2586 007a 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2587 007e FFF7FEFF 		bl	i2c_led_send_pwm_dma
 2588              	.LVL127:
 532:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2589              		.loc 1 532 13 view .LVU698
 2590              	.LBE24:
 2591 0082 DBE7     		b	.L199
 2592              	.L201:
 536:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2593              		.loc 1 536 16 is_stmt 1 view .LVU699
 536:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2594              		.loc 1 536 19 is_stmt 0 view .LVU700
 2595 0084 682B     		cmp	r3, #104
 2596 0086 09D1     		bne	.L202
 2597              	.LBB25:
 537:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2598              		.loc 1 537 13 is_stmt 1 view .LVU701
 2599 0088 FFF7FEFF 		bl	i2c_led_q_s_advance
 2600              	.LVL128:
 538:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2601              		.loc 1 538 13 view .LVU702
 540:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2602              		.loc 1 540 13 view .LVU703
 538:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2603              		.loc 1 538 38 is_stmt 0 view .LVU704
 2604 008c 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 538:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2605              		.loc 1 538 21 view .LVU705
 2606 0090 1C44     		add	r4, r4, r3
 540:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2607              		.loc 1 540 13 view .LVU706
 2608 0092 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2609 0096 FFF7FEFF 		bl	i2c_led_send_GCR_dma
 2610              	.LVL129:
 540:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2611              		.loc 1 540 13 view .LVU707
 2612              	.LBE25:
 2613 009a CFE7     		b	.L199
 2614              	.L202:
 544:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2615              		.loc 1 544 16 is_stmt 1 view .LVU708
 544:tmk_core/protocol/arm_atsam/i2c_master.c ****             i2c_led_q_s_advance();
 2616              		.loc 1 544 19 is_stmt 0 view .LVU709
 2617 009c 692B     		cmp	r3, #105
 2618 009e CDD1     		bne	.L199
 2619              	.LBB26:
 545:tmk_core/protocol/arm_atsam/i2c_master.c ****             uint8_t drvid = i2c_led_q[i2c_led_q_s];
 2620              		.loc 1 545 13 is_stmt 1 view .LVU710
 2621 00a0 FFF7FEFF 		bl	i2c_led_q_s_advance
 2622              	.LVL130:
 546:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2623              		.loc 1 546 13 view .LVU711
 548:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2624              		.loc 1 548 13 view .LVU712
 546:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2625              		.loc 1 546 38 is_stmt 0 view .LVU713
 2626 00a4 94F86331 		ldrb	r3, [r4, #355]	@ zero_extendqisi2
 546:tmk_core/protocol/arm_atsam/i2c_master.c **** #    if I2C_LED_USE_DMA == 1
 2627              		.loc 1 546 21 view .LVU714
 2628 00a8 1C44     		add	r4, r4, r3
 548:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2629              		.loc 1 548 13 view .LVU715
 2630 00aa 94F8FF00 		ldrb	r0, [r4, #255]	@ zero_extendqisi2
 2631 00ae FFF7FEFF 		bl	i2c_led_send_onoff_dma
 2632              	.LVL131:
 548:tmk_core/protocol/arm_atsam/i2c_master.c **** #    else
 2633              		.loc 1 548 13 view .LVU716
 2634 00b2 C3E7     		b	.L199
 2635              	.L205:
 2636              		.align	2
 2637              	.L204:
 2638 00b4 00000000 		.word	i2c_led_q_running
 2639 00b8 00000000 		.word	.LANCHOR1
 2640              	.LBE26:
 2641              		.cfi_endproc
 2642              	.LFE179:
 2644              		.comm	i2c_led_q_running,1,1
 2645              		.comm	dmac_desc_wb,16,16
 2646              		.comm	dmac_desc,16,16
 2647              		.section	.rodata
 2648              		.set	.LANCHOR0,. + 0
 2649              	.LC0:
 2650 0000 FE       		.byte	-2
 2651 0001 C5       		.byte	-59
 2652              		.bss
 2653              		.set	.LANCHOR1,. + 0
 2656              	dma_sendbuf:
 2657 0000 00000000 		.space	255
 2657      00000000 
 2657      00000000 
 2657      00000000 
 2657      00000000 
 2660              	i2c_led_q:
 2661 00ff 00000000 		.space	100
 2661      00000000 
 2661      00000000 
 2661      00000000 
 2661      00000000 
 2664              	i2c_led_q_s:
 2665 0163 00       		.space	1
 2668              	i2c_led_q_e:
 2669 0164 00       		.space	1
 2672              	i2c_led_q_full:
 2673 0165 00       		.space	1
 2674              		.text
 2675              	.Letext0:
 2676              		.file 3 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/machine/_default_t
 2677              		.file 4 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 2678              		.file 5 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/samd51j18a.h"
 2679              		.file 6 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/system_samd51.h"
 2680              		.file 7 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/dmac.h"
 2681              		.file 8 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/port.h"
 2682              		.file 9 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/sercom.h"
 2683              		.file 10 "tmk_core/protocol/arm_atsam/md_bootloader.h"
 2684              		.file 11 "tmk_core/common/timer.h"
 2685              		.file 12 "tmk_core/protocol/arm_atsam/d51_util.h"
 2686              		.file 13 "tmk_core/protocol/arm_atsam/clks.h"
 2687              		.file 14 "tmk_core/protocol/arm_atsam/adc.h"
 2688              		.file 15 "tmk_core/protocol/arm_atsam/i2c_master.h"
 2689              		.file 16 "tmk_core/protocol/arm_atsam/spi.h"
 2690              		.file 17 "tmk_core/protocol/arm_atsam/./usb/usb2422.h"
 2691              		.file 18 "tmk_core/common/action.h"
 2692              		.file 19 "tmk_core/common/report.h"
 2693              		.file 20 "tmk_core/common/host.h"
 2694              		.file 21 "tmk_core/common/debug.h"
 2695              		.file 22 "quantum/keycode_config.h"
 2696              		.file 23 "quantum/keymap.h"
 2697              		.file 24 "quantum/color.h"
 2698              		.file 25 "quantum/rgb_matrix_types.h"
 2699              		.file 26 "quantum/rgb_matrix.h"
 2700              		.file 27 "tmk_core/common/action_layer.h"
 2701              		.file 28 "tmk_core/common/action_util.h"
 2702              		.file 29 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/std
 2703              		.file 30 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 2704              		.file 31 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 2705              		.file 32 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 2706              		.file 33 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/stdlib.h"
 2707              		.file 34 "quantum/quantum.h"
 2708              		.file 35 "tmk_core/protocol/arm_atsam/led_matrix.h"
 2709              		.file 36 "tmk_core/protocol/arm_atsam/./usb/compiler.h"
 2710              		.file 37 "tmk_core/protocol/arm_atsam/./usb/usb_protocol.h"
 2711              		.file 38 "tmk_core/protocol/arm_atsam/./usb/udi_device_conf.h"
 2712              		.file 39 "tmk_core/protocol/arm_atsam/./usb/udi.h"
 2713              		.file 40 "tmk_core/protocol/arm_atsam/./usb/udc_desc.h"
 2714              		.file 41 "tmk_core/protocol/arm_atsam/./usb/udi_hid_kbd.h"
 2715              		.file 42 "tmk_core/protocol/arm_atsam/./usb/usb_main.h"
 2716              		.file 43 "tmk_core/protocol/arm_atsam/./usb/udd.h"
 2717              		.file 44 "tmk_core/protocol/arm_atsam/./usb/udi_cdc.h"
 2718              		.file 45 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c_master.c
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:18     .text.i2c0_init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:26     .text.i2c0_init:0000000000000000 i2c0_init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:154    .text.i2c0_init:00000000000000a8 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:162    .text.i2c0_start:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:169    .text.i2c0_start:0000000000000000 i2c0_start
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:216    .text.i2c0_start:0000000000000024 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:221    .text.i2c0_stop:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:228    .text.i2c0_stop:0000000000000000 i2c0_stop
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:300    .text.i2c0_stop:0000000000000044 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:305    .text.i2c0_transmit:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:312    .text.i2c0_transmit:0000000000000000 i2c0_transmit
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:395    .text.i2c0_transmit:0000000000000038 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:400    .text.i2c1_init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:407    .text.i2c1_init:0000000000000000 i2c1_init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:568    .text.i2c1_init:00000000000000c0 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:577    .text.i2c1_start:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:584    .text.i2c1_start:0000000000000000 i2c1_start
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:631    .text.i2c1_start:0000000000000024 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:636    .text.i2c1_stop:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:643    .text.i2c1_stop:0000000000000000 i2c1_stop
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:715    .text.i2c1_stop:0000000000000044 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:720    .text.i2c1_transmit:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:727    .text.i2c1_transmit:0000000000000000 i2c1_transmit
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:810    .text.i2c1_transmit:0000000000000038 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:815    .text.i2c_led_send_CRWL:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:822    .text.i2c_led_send_CRWL:0000000000000000 i2c_led_send_CRWL
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:861    .text.i2c_led_send_CRWL:0000000000000024 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:867    .text.i2c_led_select_page:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:874    .text.i2c_led_select_page:0000000000000000 i2c_led_select_page
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:915    .text.i2c_led_select_page:0000000000000024 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:920    .text.i2c_led_send_GCR:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:927    .text.i2c_led_send_GCR:0000000000000000 i2c_led_send_GCR
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:979    .text.i2c_led_send_GCR:0000000000000034 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:985    .text.i2c_led_send_onoff:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:992    .text.i2c_led_send_onoff:0000000000000000 i2c_led_send_onoff
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1045   .text.i2c_led_send_onoff:0000000000000030 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1050   .text.i2c_led_send_mode_op_gcr:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1057   .text.i2c_led_send_mode_op_gcr:0000000000000000 i2c_led_send_mode_op_gcr
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1106   .text.i2c_led_send_mode_op_gcr:000000000000002c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1112   .text.i2c_led_send_pur_pdr:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1119   .text.i2c_led_send_pur_pdr:0000000000000000 i2c_led_send_pur_pdr
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1163   .text.i2c_led_send_pur_pdr:0000000000000028 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1168   .text.i2c_led_send_pwm:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1175   .text.i2c_led_send_pwm:0000000000000000 i2c_led_send_pwm
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1228   .text.i2c_led_send_pwm:0000000000000034 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1233   .text.I2C3733_Init_Drivers:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1240   .text.I2C3733_Init_Drivers:0000000000000000 I2C3733_Init_Drivers
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1344   .text.I2C3733_Init_Drivers:0000000000000080 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1352   .text.I2C_DMAC_LED_Init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1359   .text.I2C_DMAC_LED_Init:0000000000000000 I2C_DMAC_LED_Init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1528   .text.I2C_DMAC_LED_Init:00000000000000bc $d
                            *COM*:0000000000000010 dmac_desc
                            *COM*:0000000000000010 dmac_desc_wb
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1537   .text.I2C3733_Control_Set:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1544   .text.I2C3733_Control_Set:0000000000000000 I2C3733_Control_Set
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1587   .text.I2C3733_Control_Set:0000000000000024 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1593   .text.I2C3733_Init_Control:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1600   .text.I2C3733_Init_Control:0000000000000000 I2C3733_Init_Control
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1651   .text.I2C3733_Init_Control:0000000000000034 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1657   .text.i2c_led_desc_defaults:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1664   .text.i2c_led_desc_defaults:0000000000000000 i2c_led_desc_defaults
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1717   .text.i2c_led_desc_defaults:0000000000000044 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1722   .text.i2c_led_prepare_send_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1729   .text.i2c_led_prepare_send_dma:0000000000000000 i2c_led_prepare_send_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1770   .text.i2c_led_prepare_send_dma:000000000000001c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1776   .text.i2c_led_begin_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1783   .text.i2c_led_begin_dma:0000000000000000 i2c_led_begin_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1822   .text.i2c_led_begin_dma:0000000000000028 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1830   .text.i2c_led_send_CRWL_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1837   .text.i2c_led_send_CRWL_dma:0000000000000000 i2c_led_send_CRWL_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1880   .text.i2c_led_send_CRWL_dma:0000000000000020 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1885   .text.i2c_led_select_page_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1892   .text.i2c_led_select_page_dma:0000000000000000 i2c_led_select_page_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1936   .text.i2c_led_select_page_dma:000000000000001c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1941   .text.i2c_led_send_GCR_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1948   .text.i2c_led_send_GCR_dma:0000000000000000 i2c_led_send_GCR_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1993   .text.i2c_led_send_GCR_dma:0000000000000020 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:1999   .text.i2c_led_send_pwm_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2006   .text.i2c_led_send_pwm_dma:0000000000000000 i2c_led_send_pwm_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2061   .text.i2c_led_send_pwm_dma:0000000000000030 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2067   .text.i2c_led_send_onoff_dma:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2074   .text.i2c_led_send_onoff_dma:0000000000000000 i2c_led_send_onoff_dma
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2134   .text.i2c_led_send_onoff_dma:000000000000003c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2140   .text.i2c_led_q_init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2147   .text.i2c_led_q_init:0000000000000000 i2c_led_q_init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2187   .text.i2c_led_q_init:0000000000000024 $d
                            *COM*:0000000000000001 i2c_led_q_running
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2193   .text.i2c_led_q_isempty:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2200   .text.i2c_led_q_isempty:0000000000000000 i2c_led_q_isempty
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2220   .text.i2c_led_q_isempty:0000000000000014 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2225   .text.i2c_led_q_size:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2232   .text.i2c_led_q_size:0000000000000000 i2c_led_q_size
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2257   .text.i2c_led_q_size:000000000000001c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2262   .text.i2c_led_q_available:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2269   .text.i2c_led_q_available:0000000000000000 i2c_led_q_available
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2293   .text.i2c_led_q_add:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2300   .text.i2c_led_q_add:0000000000000000 i2c_led_q_add
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2335   .text.i2c_led_q_add:0000000000000020 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2340   .text.i2c_led_q_s_advance:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2347   .text.i2c_led_q_s_advance:0000000000000000 i2c_led_q_s_advance
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2373   .text.i2c_led_q_s_advance:0000000000000018 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2378   .text.i2c_led_q_request_room:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2385   .text.i2c_led_q_request_room:0000000000000000 i2c_led_q_request_room
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2450   .text.i2c_led_q_request_room:0000000000000040 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2456   .text.i2c_led_q_run:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2463   .text.i2c_led_q_run:0000000000000000 i2c_led_q_run
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2638   .text.i2c_led_q_run:00000000000000b4 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2656   .bss:0000000000000000 dma_sendbuf
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2657   .bss:0000000000000000 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2660   .bss:00000000000000ff i2c_led_q
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2664   .bss:0000000000000163 i2c_led_q_s
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2668   .bss:0000000000000164 i2c_led_q_e
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//cc2U4BCX.s:2672   .bss:0000000000000165 i2c_led_q_full

UNDEFINED SYMBOLS
CLK_set_i2c0_freq
debug_code
CLK_set_i2c1_freq
issidrv
gcr_actual
gcr_actual_last
gcr_desired
SR_EXP_WriteData
sr_exp_data
CLK_delay_ms
memcpy
memset
