{"vcs1":{"timestamp_begin":1680795555.609317585, "rt":0.79, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680795556.430583622, "rt":0.79, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1680795557.236399954, "rt":0.67, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680795555.350563836}
{"VCS_COMP_START_TIME": 1680795555.350563836}
{"VCS_COMP_END_TIME": 1680795558.550077521}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222604}}
