Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 415f347581a647f1a1f997d4d2decdd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'EXMEMALUResultIn' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:231]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'EXMEMALUResultOut' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:232]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'EXMEMReadData2In' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:234]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'EXMEMReadData2Out' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:235]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'EXMEMWriteRegisterIn' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:236]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'EXMEMWriteRegisterOut' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:237]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 64 for port 'inputA' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'inputB' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 64 for port 'outputData' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
