
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 15.04

==========================================================================
detailed place report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.96 fmax = 201.67

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ready_reg$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.40    0.99    0.67    0.87 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.00    0.87 ^ wr_ready_reg$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.87   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wr_ready_reg$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.37    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: refresh_counter[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.07    0.37    0.37 v refresh_counter[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         refresh_counter[14] (net)
                  0.07    0.00    0.37 v _0948_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.13    0.50 v _0948_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0848_ (net)
                  0.05    0.00    0.50 v refresh_counter[14]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: init_state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.40    0.99    0.67    0.87 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.00    0.87 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.60    1.10    0.74    1.61 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.10    0.00    1.62 ^ init_state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.62   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ init_state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.36   19.64   library recovery time
                                 19.64   data required time
-----------------------------------------------------------------------------
                                 19.64   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 18.03   slack (MET)


Startpoint: cmd_addr[11] (input port clocked by core_clock)
Endpoint: addr_reg[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v cmd_addr[11] (in)
                                         cmd_addr[11] (net)
                  0.00    0.00    0.20 v input23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.72    0.92 v input23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net22 (net)
                  0.19    0.00    0.92 v place240/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    48    0.64    0.68    0.56    1.48 v place240/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net239 (net)
                  0.68    0.00    1.48 v _1500_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    24    0.32    0.80    0.67    2.16 ^ _1500_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0561_ (net)
                  0.80    0.00    2.16 ^ _1516_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    12    0.20    0.74    0.60    2.76 ^ _1516_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0577_ (net)
                  0.74    0.00    2.76 ^ _1644_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.04    2.80 v _1644_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0705_ (net)
                  0.20    0.00    2.80 v _1645_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.02    0.31    0.19    2.99 ^ _1645_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0706_ (net)
                  0.31    0.00    2.99 ^ _1646_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.24    3.23 ^ _1646_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0707_ (net)
                  0.10    0.00    3.23 ^ _1647_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.05    0.30    0.22    3.45 v _1647_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _0708_ (net)
                  0.30    0.00    3.45 v _1715_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
    15    0.24    1.13    0.70    4.15 ^ _1715_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0776_ (net)
                  1.13    0.00    4.15 ^ _1289_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.24    4.39 v _1289_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0447_ (net)
                  0.10    0.00    4.39 v _1291_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.25    4.64 ^ _1291_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0449_ (net)
                  0.37    0.00    4.64 ^ _1292_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.24    0.14    4.78 v _1292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0167_ (net)
                  0.24    0.00    4.78 v addr_reg[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.78   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ addr_reg[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.18   19.82   library setup time
                                 19.82   data required time
-----------------------------------------------------------------------------
                                 19.82   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                 15.04   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: init_state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.40    0.99    0.67    0.87 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  0.99    0.00    0.87 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.60    1.10    0.74    1.61 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.10    0.00    1.62 ^ init_state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.62   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ init_state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.36   19.64   library recovery time
                                 19.64   data required time
-----------------------------------------------------------------------------
                                 19.64   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 18.03   slack (MET)


Startpoint: cmd_addr[11] (input port clocked by core_clock)
Endpoint: addr_reg[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v cmd_addr[11] (in)
                                         cmd_addr[11] (net)
                  0.00    0.00    0.20 v input23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.19    0.72    0.92 v input23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net22 (net)
                  0.19    0.00    0.92 v place240/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    48    0.64    0.68    0.56    1.48 v place240/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net239 (net)
                  0.68    0.00    1.48 v _1500_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    24    0.32    0.80    0.67    2.16 ^ _1500_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0561_ (net)
                  0.80    0.00    2.16 ^ _1516_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    12    0.20    0.74    0.60    2.76 ^ _1516_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0577_ (net)
                  0.74    0.00    2.76 ^ _1644_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.04    2.80 v _1644_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0705_ (net)
                  0.20    0.00    2.80 v _1645_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.02    0.31    0.19    2.99 ^ _1645_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0706_ (net)
                  0.31    0.00    2.99 ^ _1646_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.24    3.23 ^ _1646_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0707_ (net)
                  0.10    0.00    3.23 ^ _1647_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.05    0.30    0.22    3.45 v _1647_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _0708_ (net)
                  0.30    0.00    3.45 v _1715_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
    15    0.24    1.13    0.70    4.15 ^ _1715_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0776_ (net)
                  1.13    0.00    4.15 ^ _1289_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.24    4.39 v _1289_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0447_ (net)
                  0.10    0.00    4.39 v _1291_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.25    4.64 ^ _1291_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0449_ (net)
                  0.37    0.00    4.64 ^ _1292_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.24    0.14    4.78 v _1292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0167_ (net)
                  0.24    0.00    4.78 v addr_reg[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.78   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ addr_reg[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.18   19.82   library setup time
                                 19.82   data required time
-----------------------------------------------------------------------------
                                 19.82   data required time
                                 -4.78   data arrival time
-----------------------------------------------------------------------------
                                 15.04   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.5602848529815674

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5572

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.210133895277977

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9419

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.12    0.59 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.45    1.03 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.11 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.52    1.63 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.49    2.12 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.50    2.62 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.40    3.02 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.24    3.27 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.55    3.82 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.16    3.98 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.21    4.19 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.16    4.35 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.12    4.47 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    4.47 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.47   data arrival time

  20.00   20.00   clock core_clock (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15   19.85   library setup time
          19.85   data required time
---------------------------------------------------------
          19.85   data required time
          -4.47   data arrival time
---------------------------------------------------------
          15.38   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v refresh_counter[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    0.50 v _0948_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.50 v refresh_counter[14]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.7798

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
15.0415

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
314.688899

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.24e-03   4.11e-06   1.49e-07   8.25e-03  75.4%
Combinational          2.00e-03   6.82e-04   2.52e-07   2.69e-03  24.6%
Clock                  0.00e+00   0.00e+00   1.43e-08   1.43e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-02   6.86e-04   4.16e-07   1.09e-02 100.0%
                          93.7%       6.3%       0.0%
