
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/cactusADM_1495B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 3702086 heartbeat IPC: 2.70118 cumulative IPC: 2.70118 (Simulation time: 0 hr 0 min 58 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3702086 (Simulation time: 0 hr 0 min 58 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11262359 heartbeat IPC: 1.3227 cumulative IPC: 1.3227 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 20140488 heartbeat IPC: 1.12636 cumulative IPC: 1.21666 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 28971848 heartbeat IPC: 1.13233 cumulative IPC: 1.18719 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 37530023 heartbeat IPC: 1.16847 cumulative IPC: 1.18245 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 44603295 heartbeat IPC: 1.41377 cumulative IPC: 1.22246 (Simulation time: 0 hr 8 min 52 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52303376 heartbeat IPC: 1.29869 cumulative IPC: 1.23454 (Simulation time: 0 hr 10 min 23 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 60751708 heartbeat IPC: 1.18367 cumulative IPC: 1.227 (Simulation time: 0 hr 11 min 58 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 69184749 heartbeat IPC: 1.18581 cumulative IPC: 1.2217 (Simulation time: 0 hr 13 min 33 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 77863492 heartbeat IPC: 1.15224 cumulative IPC: 1.21357 (Simulation time: 0 hr 15 min 10 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 83977199 heartbeat IPC: 1.63567 cumulative IPC: 1.24572 (Simulation time: 0 hr 16 min 31 sec) 
Finished CPU 0 instructions: 100000000 cycles: 80275113 cumulative IPC: 1.24572 (Simulation time: 0 hr 16 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24572 instructions: 100000000 cycles: 80275113
cpu0_DTLB TOTAL     ACCESS:   21515756  HIT:   19743644  MISS:    1772112
cpu0_DTLB LOAD      ACCESS:   17708424  HIT:   16499251  MISS:    1209173
cpu0_DTLB RFO       ACCESS:    3807332  HIT:    3244393  MISS:     562939
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.9835 cycles
cpu0_ITLB TOTAL     ACCESS:    1615532  HIT:    1615532  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1615532  HIT:    1615532  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    8443333  HIT:    8443333  MISS:          0
cpu0_L1I LOAD      ACCESS:    8443333  HIT:    8443333  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1772112  HIT:     905134  MISS:     866978
cpu0_STLB LOAD      ACCESS:    1209173  HIT:     648352  MISS:     560821
cpu0_STLB RFO       ACCESS:     562939  HIT:     256782  MISS:     306157
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 14.1521 cycles
cpu0_L1D TOTAL     ACCESS:   37515515  HIT:   36227269  MISS:    1288246
cpu0_L1D LOAD      ACCESS:   25697872  HIT:   24661798  MISS:    1036074
cpu0_L1D RFO       ACCESS:   10951370  HIT:   10706138  MISS:     245232
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     866273  HIT:     859333  MISS:       6940
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 259.905 cycles
cpu0_L2C TOTAL     ACCESS:    1537029  HIT:     676868  MISS:     860161
cpu0_L2C LOAD      ACCESS:    1036074  HIT:     421654  MISS:     614420
cpu0_L2C RFO       ACCESS:     245232  HIT:          0  MISS:     245232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     248783  HIT:     248594  MISS:        189
cpu0_L2C TRANSLATION ACCESS:       6940  HIT:       6620  MISS:        320
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 372.758 cycles
LLC TOTAL     ACCESS:    1105581  HIT:     330247  MISS:     775334
LLC LOAD      ACCESS:     614420  HIT:     157539  MISS:     456881
LLC RFO       ACCESS:     245232  HIT:      78885  MISS:     166347
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     245609  HIT:      93804  MISS:     151805
LLC TRANSLATION ACCESS:        320  HIT:         19  MISS:        301
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 390.247 cycles
OPTgen accesses: 15005
OPTgen hits: 4799
OPTgen hit rate: 31.9827



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5668  ROW_BUFFER_MISS:     617858
 DBUS AVG_CONGESTED_CYCLE:    3.97435
 WQ ROW_BUFFER_HIT:      17977  ROW_BUFFER_MISS:     201878  FULL:        331


CPU 0 Branch Prediction Accuracy: 97.8411% MPKI: 0.04284 Average ROB Occupancy at Mispredict: 285.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

