<stg><name>conv_7x7_Pipeline_KERNEL_HEIGHT_WIDTH</name>


<trans_list>

<trans id="3096" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ow = alloca i32 1

]]></Node>
<StgValue><ssdm name="ow"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %oh = alloca i32 1

]]></Node>
<StgValue><ssdm name="oh"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %kernel = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten326 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten326"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i11 0, i11 %indvar_flatten326

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i3 0, i3 %kernel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i10 0, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i5 0, i5 %oh

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i6 0, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i5 0, i5 %ow

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i6 0, i6 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body39:0 %h_1 = load i6 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body39:1 %kernel_1 = load i3 %kernel

]]></Node>
<StgValue><ssdm name="kernel_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body39:2 %indvar_flatten326_load = load i11 %indvar_flatten326

]]></Node>
<StgValue><ssdm name="indvar_flatten326_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3">
<![CDATA[
for.body39:3 %empty = trunc i3 %kernel_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.body39:4 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body39:39 %icmp_ln42 = icmp_eq  i11 %indvar_flatten326_load, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body39:40 %add_ln42_147 = add i11 %indvar_flatten326_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln42_147"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body39:41 %br_ln42 = br i1 %icmp_ln42, void %for.inc120, void %for.end122.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc120:3 %indvar_flatten53_load = load i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="indvar_flatten53_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc120:4 %add_ln42 = add i3 %kernel_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:7 %icmp_ln45 = icmp_eq  i10 %indvar_flatten53_load, i10 460

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:9 %select_ln42_1 = select i1 %icmp_ln45, i6 0, i6 %h_1

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc120:10 %select_ln42_2 = select i1 %icmp_ln45, i3 %add_ln42, i3 %kernel_1

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="3">
<![CDATA[
for.inc120:11 %select_ln42_2_cast = zext i3 %select_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_2_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:12 %empty_60 = mul i8 %select_ln42_2_cast, i8 23

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="3">
<![CDATA[
for.inc120:13 %empty_61 = trunc i3 %add_ln42

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="3">
<![CDATA[
for.inc120:14 %zext_ln42 = zext i3 %select_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:15 %mul_ln42 = mul i11 %zext_ln42, i11 147

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:17 %empty_62 = trunc i11 %mul_ln42

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.inc120:751 %tmp_146_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %empty_61

]]></Node>
<StgValue><ssdm name="tmp_146_mid1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc120:752 %select_ln42_3 = select i1 %icmp_ln45, i16 %tmp_146_mid1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="15" op_0_bw="16">
<![CDATA[
for.inc120:753 %trunc_ln42 = trunc i16 %select_ln42_3

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:2360 %add_ln45_1 = add i10 %indvar_flatten53_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc120:2361 %select_ln45_24 = select i1 %icmp_ln45, i10 1, i10 %add_ln45_1

]]></Node>
<StgValue><ssdm name="select_ln45_24"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2362 %store_ln48 = store i11 %add_ln42_147, i11 %indvar_flatten326

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2363 %store_ln48 = store i3 %select_ln42_2, i3 %kernel

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2364 %store_ln48 = store i10 %select_ln45_24, i10 %indvar_flatten53

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:9 %empty_42 = or i6 %h_1, i6 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:14 %indvars_iv_next1090 = add i6 %h_1, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:24 %empty_50 = add i6 %h_1, i6 4

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc120:1 %ow_load = load i5 %ow

]]></Node>
<StgValue><ssdm name="ow_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:12 %empty_60 = mul i8 %select_ln42_2_cast, i8 23

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:81 %add_ln42_13 = add i10 %empty_62, i10 13

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:82 %add_ln42_13_cast = zext i10 %add_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_13_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:83 %W_buf_addr_13 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_13_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_13"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:84 %W_buf_load_13 = load i10 %W_buf_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_load_13"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:86 %add_ln42_14 = add i10 %empty_62, i10 14

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:87 %add_ln42_14_cast = zext i10 %add_ln42_14

]]></Node>
<StgValue><ssdm name="add_ln42_14_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:88 %W_buf_addr_14 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_14_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_14"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:89 %W_buf_load_14 = load i10 %W_buf_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_load_14"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:91 %add_ln42_15 = add i10 %empty_62, i10 15

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:92 %add_ln42_15_cast = zext i10 %add_ln42_15

]]></Node>
<StgValue><ssdm name="add_ln42_15_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:93 %W_buf_addr_15 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_15_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_15"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:94 %W_buf_load_15 = load i10 %W_buf_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_load_15"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:176 %add_ln42_32 = add i10 %empty_62, i10 32

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:177 %add_ln42_32_cast = zext i10 %add_ln42_32

]]></Node>
<StgValue><ssdm name="add_ln42_32_cast"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:178 %W_buf_addr_32 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_32_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_32"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:179 %W_buf_load_32 = load i10 %W_buf_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_load_32"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:181 %add_ln42_33 = add i10 %empty_62, i10 33

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:182 %add_ln42_33_cast = zext i10 %add_ln42_33

]]></Node>
<StgValue><ssdm name="add_ln42_33_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:183 %W_buf_addr_33 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_33_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_33"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:184 %W_buf_load_33 = load i10 %W_buf_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_load_33"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:186 %add_ln42_34 = add i10 %empty_62, i10 34

]]></Node>
<StgValue><ssdm name="add_ln42_34"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:187 %add_ln42_34_cast = zext i10 %add_ln42_34

]]></Node>
<StgValue><ssdm name="add_ln42_34_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:188 %W_buf_addr_34 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_34_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_34"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:189 %W_buf_load_34 = load i10 %W_buf_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_load_34"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:221 %add_ln42_41 = add i10 %empty_62, i10 41

]]></Node>
<StgValue><ssdm name="add_ln42_41"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:222 %add_ln42_41_cast = zext i10 %add_ln42_41

]]></Node>
<StgValue><ssdm name="add_ln42_41_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:223 %W_buf_addr_41 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_41_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_41"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:224 %W_buf_load_41 = load i10 %W_buf_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_load_41"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:226 %add_ln42_42 = add i10 %empty_62, i10 42

]]></Node>
<StgValue><ssdm name="add_ln42_42"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:227 %add_ln42_42_cast = zext i10 %add_ln42_42

]]></Node>
<StgValue><ssdm name="add_ln42_42_cast"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:228 %W_buf_addr_42 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_42_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_42"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:229 %W_buf_load_42 = load i10 %W_buf_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_load_42"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:231 %add_ln42_43 = add i10 %empty_62, i10 43

]]></Node>
<StgValue><ssdm name="add_ln42_43"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:232 %add_ln42_43_cast = zext i10 %add_ln42_43

]]></Node>
<StgValue><ssdm name="add_ln42_43_cast"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:233 %W_buf_addr_43 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_43_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_43"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:234 %W_buf_load_43 = load i10 %W_buf_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_load_43"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:271 %add_ln42_51 = add i10 %empty_62, i10 51

]]></Node>
<StgValue><ssdm name="add_ln42_51"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:272 %add_ln42_51_cast = zext i10 %add_ln42_51

]]></Node>
<StgValue><ssdm name="add_ln42_51_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:273 %W_buf_addr_51 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_51_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_51"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:274 %W_buf_load_51 = load i10 %W_buf_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_load_51"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:276 %add_ln42_52 = add i10 %empty_62, i10 52

]]></Node>
<StgValue><ssdm name="add_ln42_52"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:277 %add_ln42_52_cast = zext i10 %add_ln42_52

]]></Node>
<StgValue><ssdm name="add_ln42_52_cast"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:278 %W_buf_addr_52 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_52_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_52"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:279 %W_buf_load_52 = load i10 %W_buf_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_load_52"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:286 %add_ln42_54 = add i10 %empty_62, i10 54

]]></Node>
<StgValue><ssdm name="add_ln42_54"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:287 %add_ln42_54_cast = zext i10 %add_ln42_54

]]></Node>
<StgValue><ssdm name="add_ln42_54_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:288 %W_buf_addr_54 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_54_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_54"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:289 %W_buf_load_54 = load i10 %W_buf_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_load_54"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:291 %add_ln42_55 = add i10 %empty_62, i10 55

]]></Node>
<StgValue><ssdm name="add_ln42_55"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:292 %add_ln42_55_cast = zext i10 %add_ln42_55

]]></Node>
<StgValue><ssdm name="add_ln42_55_cast"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:293 %W_buf_addr_55 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_55_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_55"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:294 %W_buf_load_55 = load i10 %W_buf_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_load_55"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:306 %add_ln42_58 = add i10 %empty_62, i10 58

]]></Node>
<StgValue><ssdm name="add_ln42_58"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:307 %add_ln42_58_cast = zext i10 %add_ln42_58

]]></Node>
<StgValue><ssdm name="add_ln42_58_cast"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:308 %W_buf_addr_58 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_58_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_58"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:309 %W_buf_load_58 = load i10 %W_buf_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_load_58"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:316 %add_ln42_60 = add i10 %empty_62, i10 60

]]></Node>
<StgValue><ssdm name="add_ln42_60"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:317 %add_ln42_60_cast = zext i10 %add_ln42_60

]]></Node>
<StgValue><ssdm name="add_ln42_60_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:318 %W_buf_addr_60 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_60_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_60"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:319 %W_buf_load_60 = load i10 %W_buf_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_load_60"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:321 %add_ln42_61 = add i10 %empty_62, i10 61

]]></Node>
<StgValue><ssdm name="add_ln42_61"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:322 %add_ln42_61_cast = zext i10 %add_ln42_61

]]></Node>
<StgValue><ssdm name="add_ln42_61_cast"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:323 %W_buf_addr_61 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_61_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_61"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:324 %W_buf_load_61 = load i10 %W_buf_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_load_61"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:326 %add_ln42_62 = add i10 %empty_62, i10 62

]]></Node>
<StgValue><ssdm name="add_ln42_62"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:327 %add_ln42_62_cast = zext i10 %add_ln42_62

]]></Node>
<StgValue><ssdm name="add_ln42_62_cast"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:328 %W_buf_addr_62 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_62_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_62"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:329 %W_buf_load_62 = load i10 %W_buf_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_load_62"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:754 %select_ln42_4 = select i1 %icmp_ln45, i6 1, i6 %empty_42

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:755 %select_ln42_5 = select i1 %icmp_ln45, i6 2, i6 %indvars_iv_next1090

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:757 %select_ln42_7 = select i1 %icmp_ln45, i6 4, i6 %empty_50

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc120:774 %xor_ln42 = xor i1 %icmp_ln45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc120:775 %icmp_ln48 = icmp_eq  i5 %ow_load, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc120:776 %and_ln42 = and i1 %icmp_ln48, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:778 %indvars_iv_next1090_dup = add i6 %select_ln42_1, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_dup"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:795 %p_mid1 = or i6 %indvars_iv_next1090_dup, i6 1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:800 %indvars_iv_next1090_mid1 = add i6 %select_ln42_1, i6 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_mid1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:810 %p_mid147 = add i6 %select_ln42_1, i6 6

]]></Node>
<StgValue><ssdm name="p_mid147"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:829 %select_ln45_4 = select i1 %and_ln42, i6 %p_mid1, i6 %select_ln42_4

]]></Node>
<StgValue><ssdm name="select_ln45_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:830 %select_ln45_4_cast = zext i6 %select_ln45_4

]]></Node>
<StgValue><ssdm name="select_ln45_4_cast"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:831 %X_buf_addr_1 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_4_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:832 %X_buf_load_1 = load i8 %X_buf_addr_1

]]></Node>
<StgValue><ssdm name="X_buf_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:833 %select_ln45_5 = select i1 %and_ln42, i6 %indvars_iv_next1090_mid1, i6 %select_ln42_5

]]></Node>
<StgValue><ssdm name="select_ln45_5"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:834 %select_ln45_5_cast = zext i6 %select_ln45_5

]]></Node>
<StgValue><ssdm name="select_ln45_5_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:835 %X_buf_addr_2 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_5_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:836 %X_buf_load_2 = load i8 %X_buf_addr_2

]]></Node>
<StgValue><ssdm name="X_buf_load_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:841 %select_ln45_7 = select i1 %and_ln42, i6 %p_mid147, i6 %select_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln45_7"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:842 %select_ln45_7_cast = zext i6 %select_ln45_7

]]></Node>
<StgValue><ssdm name="select_ln45_7_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:843 %X_buf_addr_4 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_7_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:844 %X_buf_load_4 = load i8 %X_buf_addr_4

]]></Node>
<StgValue><ssdm name="X_buf_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
for.body39:5 %h_cast1 = zext i6 %h_1

]]></Node>
<StgValue><ssdm name="h_cast1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="6">
<![CDATA[
for.body39:6 %h_cast = zext i6 %h_1

]]></Node>
<StgValue><ssdm name="h_cast"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:7 %empty_40 = add i7 %h_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:8 %empty_41 = add i8 %h_cast1, i8 104

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:19 %empty_47 = add i6 %h_1, i6 3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:29 %empty_53 = add i6 %h_1, i6 5

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body39:34 %empty_56 = add i6 %h_1, i6 6

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc120:0 %w_load = load i6 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc120:2 %oh_load = load i5 %oh

]]></Node>
<StgValue><ssdm name="oh_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc120:8 %select_ln42 = select i1 %icmp_ln45, i5 0, i5 %oh_load

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:12 %empty_60 = mul i8 %select_ln42_2_cast, i8 23

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
for.inc120:16 %select_ln42_3_cast24 = zext i11 %mul_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_3_cast24"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:18 %W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %select_ln42_3_cast24

]]></Node>
<StgValue><ssdm name="W_buf_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:19 %W_buf_load = load i10 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:84 %W_buf_load_13 = load i10 %W_buf_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_load_13"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:89 %W_buf_load_14 = load i10 %W_buf_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_load_14"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:94 %W_buf_load_15 = load i10 %W_buf_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_load_15"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:179 %W_buf_load_32 = load i10 %W_buf_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_load_32"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:184 %W_buf_load_33 = load i10 %W_buf_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_load_33"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:189 %W_buf_load_34 = load i10 %W_buf_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_load_34"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:224 %W_buf_load_41 = load i10 %W_buf_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_load_41"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:229 %W_buf_load_42 = load i10 %W_buf_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_load_42"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:234 %W_buf_load_43 = load i10 %W_buf_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_load_43"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:274 %W_buf_load_51 = load i10 %W_buf_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_load_51"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:279 %W_buf_load_52 = load i10 %W_buf_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_load_52"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:289 %W_buf_load_54 = load i10 %W_buf_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_load_54"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:294 %W_buf_load_55 = load i10 %W_buf_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_load_55"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:309 %W_buf_load_58 = load i10 %W_buf_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_load_58"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:319 %W_buf_load_60 = load i10 %W_buf_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_load_60"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:324 %W_buf_load_61 = load i10 %W_buf_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_load_61"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:329 %W_buf_load_62 = load i10 %W_buf_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_load_62"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:331 %add_ln42_63 = add i10 %empty_62, i10 63

]]></Node>
<StgValue><ssdm name="add_ln42_63"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:332 %add_ln42_63_cast = zext i10 %add_ln42_63

]]></Node>
<StgValue><ssdm name="add_ln42_63_cast"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:333 %W_buf_addr_63 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_63_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_63"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:334 %W_buf_load_63 = load i10 %W_buf_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_load_63"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:336 %add_ln42_64 = add i10 %empty_62, i10 64

]]></Node>
<StgValue><ssdm name="add_ln42_64"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:337 %add_ln42_64_cast = zext i10 %add_ln42_64

]]></Node>
<StgValue><ssdm name="add_ln42_64_cast"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:338 %W_buf_addr_64 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_64_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_64"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:339 %W_buf_load_64 = load i10 %W_buf_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_load_64"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:341 %add_ln42_65 = add i10 %empty_62, i10 65

]]></Node>
<StgValue><ssdm name="add_ln42_65"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:342 %add_ln42_65_cast = zext i10 %add_ln42_65

]]></Node>
<StgValue><ssdm name="add_ln42_65_cast"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:343 %W_buf_addr_65 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_65_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_65"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:344 %W_buf_load_65 = load i10 %W_buf_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_load_65"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:346 %add_ln42_66 = add i10 %empty_62, i10 66

]]></Node>
<StgValue><ssdm name="add_ln42_66"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:347 %add_ln42_66_cast = zext i10 %add_ln42_66

]]></Node>
<StgValue><ssdm name="add_ln42_66_cast"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:348 %W_buf_addr_66 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_66_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_66"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:349 %W_buf_load_66 = load i10 %W_buf_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_load_66"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:351 %add_ln42_67 = add i10 %empty_62, i10 67

]]></Node>
<StgValue><ssdm name="add_ln42_67"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:352 %add_ln42_67_cast = zext i10 %add_ln42_67

]]></Node>
<StgValue><ssdm name="add_ln42_67_cast"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:353 %W_buf_addr_67 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_67_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_67"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:354 %W_buf_load_67 = load i10 %W_buf_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_load_67"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:356 %add_ln42_68 = add i10 %empty_62, i10 68

]]></Node>
<StgValue><ssdm name="add_ln42_68"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:357 %add_ln42_68_cast = zext i10 %add_ln42_68

]]></Node>
<StgValue><ssdm name="add_ln42_68_cast"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:358 %W_buf_addr_68 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_68_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_68"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:359 %W_buf_load_68 = load i10 %W_buf_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_load_68"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:361 %add_ln42_69 = add i10 %empty_62, i10 69

]]></Node>
<StgValue><ssdm name="add_ln42_69"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:362 %add_ln42_69_cast = zext i10 %add_ln42_69

]]></Node>
<StgValue><ssdm name="add_ln42_69_cast"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:363 %W_buf_addr_69 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_69_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_69"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:364 %W_buf_load_69 = load i10 %W_buf_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_load_69"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:366 %add_ln42_70 = add i10 %empty_62, i10 70

]]></Node>
<StgValue><ssdm name="add_ln42_70"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:367 %add_ln42_70_cast = zext i10 %add_ln42_70

]]></Node>
<StgValue><ssdm name="add_ln42_70_cast"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:368 %W_buf_addr_70 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_70_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_70"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:369 %W_buf_load_70 = load i10 %W_buf_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_load_70"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:371 %add_ln42_71 = add i10 %empty_62, i10 71

]]></Node>
<StgValue><ssdm name="add_ln42_71"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:372 %add_ln42_71_cast = zext i10 %add_ln42_71

]]></Node>
<StgValue><ssdm name="add_ln42_71_cast"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:373 %W_buf_addr_71 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_71_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_71"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:374 %W_buf_load_71 = load i10 %W_buf_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_load_71"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:536 %add_ln42_104 = add i10 %empty_62, i10 104

]]></Node>
<StgValue><ssdm name="add_ln42_104"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:537 %add_ln42_104_cast = zext i10 %add_ln42_104

]]></Node>
<StgValue><ssdm name="add_ln42_104_cast"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:538 %W_buf_addr_104 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_104_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_104"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:539 %W_buf_load_104 = load i10 %W_buf_addr_104

]]></Node>
<StgValue><ssdm name="W_buf_load_104"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:546 %add_ln42_106 = add i10 %empty_62, i10 106

]]></Node>
<StgValue><ssdm name="add_ln42_106"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:547 %add_ln42_106_cast = zext i10 %add_ln42_106

]]></Node>
<StgValue><ssdm name="add_ln42_106_cast"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:548 %W_buf_addr_106 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_106_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_106"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:549 %W_buf_load_106 = load i10 %W_buf_addr_106

]]></Node>
<StgValue><ssdm name="W_buf_load_106"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:556 %add_ln42_108 = add i10 %empty_62, i10 108

]]></Node>
<StgValue><ssdm name="add_ln42_108"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:557 %add_ln42_108_cast = zext i10 %add_ln42_108

]]></Node>
<StgValue><ssdm name="add_ln42_108_cast"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:558 %W_buf_addr_108 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_108_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_108"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:559 %W_buf_load_108 = load i10 %W_buf_addr_108

]]></Node>
<StgValue><ssdm name="W_buf_load_108"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:626 %add_ln42_122 = add i10 %empty_62, i10 122

]]></Node>
<StgValue><ssdm name="add_ln42_122"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:627 %add_ln42_122_cast = zext i10 %add_ln42_122

]]></Node>
<StgValue><ssdm name="add_ln42_122_cast"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:628 %W_buf_addr_122 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_122_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_122"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:629 %W_buf_load_122 = load i10 %W_buf_addr_122

]]></Node>
<StgValue><ssdm name="W_buf_load_122"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:636 %add_ln42_124 = add i10 %empty_62, i10 124

]]></Node>
<StgValue><ssdm name="add_ln42_124"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:637 %add_ln42_124_cast = zext i10 %add_ln42_124

]]></Node>
<StgValue><ssdm name="add_ln42_124_cast"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:638 %W_buf_addr_124 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_124_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_124"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:639 %W_buf_load_124 = load i10 %W_buf_addr_124

]]></Node>
<StgValue><ssdm name="W_buf_load_124"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:646 %add_ln42_126 = add i10 %empty_62, i10 126

]]></Node>
<StgValue><ssdm name="add_ln42_126"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:647 %add_ln42_126_cast = zext i10 %add_ln42_126

]]></Node>
<StgValue><ssdm name="add_ln42_126_cast"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:648 %W_buf_addr_126 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_126_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_126"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:649 %W_buf_load_126 = load i10 %W_buf_addr_126

]]></Node>
<StgValue><ssdm name="W_buf_load_126"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:746 %add_ln42_146 = add i10 %empty_62, i10 146

]]></Node>
<StgValue><ssdm name="add_ln42_146"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:747 %add_ln42_146_cast = zext i10 %add_ln42_146

]]></Node>
<StgValue><ssdm name="add_ln42_146_cast"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:748 %W_buf_addr_146 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_146_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_146"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:749 %W_buf_load_146 = load i10 %W_buf_addr_146

]]></Node>
<StgValue><ssdm name="W_buf_load_146"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:758 %select_ln42_8 = select i1 %icmp_ln45, i6 5, i6 %empty_53

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:759 %select_ln42_9 = select i1 %icmp_ln45, i6 6, i6 %empty_56

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:760 %select_ln42_10 = select i1 %icmp_ln45, i7 52, i7 %empty_40

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:767 %select_ln42_17 = select i1 %icmp_ln45, i8 104, i8 %empty_41

]]></Node>
<StgValue><ssdm name="select_ln42_17"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc120:777 %add_ln45 = add i5 %select_ln42, i5 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc120:780 %or_ln45 = or i1 %and_ln42, i1 %icmp_ln45

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc120:781 %select_ln45 = select i1 %or_ln45, i5 0, i5 %ow_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:782 %select_ln45_1 = select i1 %or_ln45, i6 0, i6 %w_load

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:783 %indvars_iv_next1090_dup_cast17 = zext i6 %indvars_iv_next1090_dup

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_dup_cast17"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:784 %indvars_iv_next1090_dup_cast = zext i6 %indvars_iv_next1090_dup

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_dup_cast"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:785 %empty_63 = add i7 %indvars_iv_next1090_dup_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:786 %empty_64 = add i8 %indvars_iv_next1090_dup_cast17, i8 104

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc120:787 %select_ln45_2 = select i1 %and_ln42, i5 %add_ln45, i5 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln45_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="5">
<![CDATA[
for.inc120:788 %select_ln45_2_cast = zext i5 %select_ln45_2

]]></Node>
<StgValue><ssdm name="select_ln45_2_cast"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:789 %empty_65 = add i8 %empty_60, i8 %select_ln45_2_cast

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:805 %p_mid145 = add i6 %select_ln42_1, i6 5

]]></Node>
<StgValue><ssdm name="p_mid145"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:815 %p_mid149 = add i6 %select_ln42_1, i6 7

]]></Node>
<StgValue><ssdm name="p_mid149"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:820 %p_mid151 = add i6 %select_ln42_1, i6 8

]]></Node>
<StgValue><ssdm name="p_mid151"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:825 %select_ln45_3 = select i1 %and_ln42, i6 %indvars_iv_next1090_dup, i6 %select_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln45_3"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:832 %X_buf_load_1 = load i8 %X_buf_addr_1

]]></Node>
<StgValue><ssdm name="X_buf_load_1"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:836 %X_buf_load_2 = load i8 %X_buf_addr_2

]]></Node>
<StgValue><ssdm name="X_buf_load_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:844 %X_buf_load_4 = load i8 %X_buf_addr_4

]]></Node>
<StgValue><ssdm name="X_buf_load_4"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:845 %select_ln45_8 = select i1 %and_ln42, i6 %p_mid149, i6 %select_ln42_8

]]></Node>
<StgValue><ssdm name="select_ln45_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:846 %select_ln45_8_cast = zext i6 %select_ln45_8

]]></Node>
<StgValue><ssdm name="select_ln45_8_cast"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:847 %X_buf_addr_5 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_8_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_5"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:848 %X_buf_load_5 = load i8 %X_buf_addr_5

]]></Node>
<StgValue><ssdm name="X_buf_load_5"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:849 %select_ln45_9 = select i1 %and_ln42, i6 %p_mid151, i6 %select_ln42_9

]]></Node>
<StgValue><ssdm name="select_ln45_9"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:850 %select_ln45_9_cast = zext i6 %select_ln45_9

]]></Node>
<StgValue><ssdm name="select_ln45_9_cast"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:851 %X_buf_addr_6 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_9_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_6"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:852 %X_buf_load_6 = load i8 %X_buf_addr_6

]]></Node>
<StgValue><ssdm name="X_buf_load_6"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:853 %select_ln45_10 = select i1 %and_ln42, i7 %empty_63, i7 %select_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln45_10"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:854 %select_ln45_10_cast = zext i7 %select_ln45_10

]]></Node>
<StgValue><ssdm name="select_ln45_10_cast"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:855 %X_buf_addr_7 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_10_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_7"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:856 %X_buf_load_7 = load i8 %X_buf_addr_7

]]></Node>
<StgValue><ssdm name="X_buf_load_7"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:881 %select_ln45_17 = select i1 %and_ln42, i8 %empty_64, i8 %select_ln42_17

]]></Node>
<StgValue><ssdm name="select_ln45_17"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc120:915 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln45_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:922 %or_ln1317 = or i10 %shl_ln, i10 16

]]></Node>
<StgValue><ssdm name="or_ln1317"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="10">
<![CDATA[
for.inc120:923 %zext_ln1317_1 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc120:930 %add_ln62 = add i6 %select_ln45_1, i6 2

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:931 %add_ln1317 = add i11 %zext_ln1317_1, i11 16

]]></Node>
<StgValue><ssdm name="add_ln1317"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:932 %trunc_ln1317 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:939 %add_ln1317_1 = add i11 %zext_ln1317_1, i11 32

]]></Node>
<StgValue><ssdm name="add_ln1317_1"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:940 %trunc_ln1317_2 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_2"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:947 %add_ln1317_2 = add i11 %zext_ln1317_1, i11 48

]]></Node>
<StgValue><ssdm name="add_ln1317_2"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:948 %trunc_ln1317_4 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_4"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:955 %add_ln1317_3 = add i11 %zext_ln1317_1, i11 64

]]></Node>
<StgValue><ssdm name="add_ln1317_3"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:956 %trunc_ln1317_6 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_6"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:963 %add_ln1317_4 = add i11 %zext_ln1317_1, i11 80

]]></Node>
<StgValue><ssdm name="add_ln1317_4"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:964 %trunc_ln1317_8 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_8"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:985 %trunc_ln1317_12 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_12"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:992 %trunc_ln1317_14 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_14"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:999 %trunc_ln1317_16 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_16"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1006 %trunc_ln1317_18 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_18"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1013 %trunc_ln1317_20 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_20"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1032 %trunc_ln1317_24 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_24"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1039 %trunc_ln1317_26 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_26"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1046 %trunc_ln1317_28 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_28"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1053 %trunc_ln1317_30 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_30"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1060 %trunc_ln1317_32 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_32"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1079 %trunc_ln1317_36 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_36"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1086 %trunc_ln1317_38 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_38"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1093 %trunc_ln1317_40 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_40"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1100 %trunc_ln1317_42 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_42"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1107 %trunc_ln1317_44 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_44"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1126 %trunc_ln1317_48 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_48"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1133 %trunc_ln1317_50 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_50"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1140 %trunc_ln1317_52 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_52"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1147 %trunc_ln1317_54 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_54"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1154 %trunc_ln1317_56 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_56"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1173 %trunc_ln1317_60 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_60"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1180 %trunc_ln1317_62 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_62"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1187 %trunc_ln1317_64 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_64"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1194 %trunc_ln1317_66 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_66"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1201 %trunc_ln1317_68 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_68"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1220 %trunc_ln1317_72 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_72"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1227 %trunc_ln1317_74 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_74"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1234 %trunc_ln1317_76 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_76"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1241 %trunc_ln1317_78 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_78"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1248 %trunc_ln1317_80 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_80"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1267 %trunc_ln1317_84 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_84"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1274 %trunc_ln1317_86 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_86"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1281 %trunc_ln1317_88 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_88"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1288 %trunc_ln1317_90 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_90"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1295 %trunc_ln1317_92 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_92"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1314 %trunc_ln1317_96 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_96"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1321 %trunc_ln1317_98 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_98"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1328 %trunc_ln1317_100 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_100"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1335 %trunc_ln1317_102 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_102"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1342 %trunc_ln1317_104 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_104"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1361 %trunc_ln1317_108 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_108"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1368 %trunc_ln1317_110 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_110"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1375 %trunc_ln1317_112 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_112"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1382 %trunc_ln1317_114 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_114"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1389 %trunc_ln1317_116 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_116"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1408 %trunc_ln1317_120 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_120"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1415 %trunc_ln1317_122 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_122"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1422 %trunc_ln1317_124 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_124"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1429 %trunc_ln1317_126 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_126"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1436 %trunc_ln1317_128 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_128"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1455 %trunc_ln1317_132 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_132"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1462 %trunc_ln1317_134 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_134"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1469 %trunc_ln1317_136 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_136"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1476 %trunc_ln1317_138 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_138"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1483 %trunc_ln1317_140 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_140"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1502 %trunc_ln1317_144 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_144"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1509 %trunc_ln1317_146 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_146"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1516 %trunc_ln1317_148 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_148"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1523 %trunc_ln1317_150 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_150"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1530 %trunc_ln1317_152 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_152"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1549 %trunc_ln1317_156 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_156"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1556 %trunc_ln1317_158 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_158"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1563 %trunc_ln1317_160 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_160"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1570 %trunc_ln1317_162 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_162"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1577 %trunc_ln1317_164 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_164"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1596 %trunc_ln1317_168 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_168"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1603 %trunc_ln1317_170 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_170"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1610 %trunc_ln1317_172 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_172"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1617 %trunc_ln1317_174 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_174"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1624 %trunc_ln1317_176 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_176"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1643 %trunc_ln1317_180 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_180"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1650 %trunc_ln1317_182 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_182"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1657 %trunc_ln1317_184 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_184"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1664 %trunc_ln1317_186 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_186"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1671 %trunc_ln1317_188 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_188"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1690 %trunc_ln1317_192 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_192"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1697 %trunc_ln1317_194 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_194"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1704 %trunc_ln1317_196 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_196"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1711 %trunc_ln1317_198 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_198"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1718 %trunc_ln1317_200 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_200"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1737 %trunc_ln1317_204 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_204"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1744 %trunc_ln1317_206 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_206"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1751 %trunc_ln1317_208 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_208"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1758 %trunc_ln1317_210 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_210"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1765 %trunc_ln1317_212 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_212"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1784 %trunc_ln1317_216 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_216"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1791 %trunc_ln1317_218 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_218"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1798 %trunc_ln1317_220 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_220"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1805 %trunc_ln1317_222 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_222"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1812 %trunc_ln1317_224 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_224"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1831 %trunc_ln1317_228 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_228"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1838 %trunc_ln1317_230 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_230"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1845 %trunc_ln1317_232 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_232"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1852 %trunc_ln1317_234 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_234"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1859 %trunc_ln1317_236 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_236"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1878 %trunc_ln1317_240 = trunc i11 %add_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317_240"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1885 %trunc_ln1317_242 = trunc i11 %add_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_242"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1892 %trunc_ln1317_244 = trunc i11 %add_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_244"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1899 %trunc_ln1317_246 = trunc i11 %add_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_246"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="10" op_0_bw="11">
<![CDATA[
for.inc120:1906 %trunc_ln1317_248 = trunc i11 %add_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_248"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc120:2359 %add_ln48 = add i5 %select_ln45, i5 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2365 %store_ln48 = store i5 %select_ln45_2, i5 %oh

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2366 %store_ln48 = store i6 %select_ln45_3, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2367 %store_ln48 = store i5 %add_ln48, i5 %ow

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc120:2368 %store_ln48 = store i6 %add_ln62, i6 %w

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="6">
<![CDATA[
for.body39:10 %p_cast6 = zext i6 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="6">
<![CDATA[
for.body39:11 %p_cast5 = zext i6 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:12 %empty_43 = add i7 %p_cast5, i7 52

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:13 %empty_44 = add i8 %p_cast6, i8 104

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
for.body39:15 %indvars_iv_next1090_cast8 = zext i6 %indvars_iv_next1090

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_cast8"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="6">
<![CDATA[
for.body39:16 %indvars_iv_next1090_cast7 = zext i6 %indvars_iv_next1090

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_cast7"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:17 %empty_45 = add i7 %indvars_iv_next1090_cast7, i7 52

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:18 %empty_46 = add i8 %indvars_iv_next1090_cast8, i8 104

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="6">
<![CDATA[
for.body39:21 %p_cast9 = zext i6 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:22 %empty_48 = add i7 %p_cast9, i7 52

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:19 %W_buf_load = load i10 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:21 %add_ln42_1 = add i10 %empty_62, i10 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:22 %add_ln42_1_cast = zext i10 %add_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_1_cast"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:23 %W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_1_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:24 %W_buf_load_1 = load i10 %W_buf_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_load_1"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:26 %add_ln42_2 = add i10 %empty_62, i10 2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:27 %add_ln42_2_cast = zext i10 %add_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_2_cast"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:28 %W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_2_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:29 %W_buf_load_2 = load i10 %W_buf_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_load_2"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:31 %add_ln42_3 = add i10 %empty_62, i10 3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:32 %add_ln42_3_cast = zext i10 %add_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42_3_cast"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:33 %W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_3_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_3"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:34 %W_buf_load_3 = load i10 %W_buf_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_load_3"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:36 %add_ln42_4 = add i10 %empty_62, i10 4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:37 %add_ln42_4_cast = zext i10 %add_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4_cast"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:38 %W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_4_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_4"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:39 %W_buf_load_4 = load i10 %W_buf_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_load_4"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:41 %add_ln42_5 = add i10 %empty_62, i10 5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:42 %add_ln42_5_cast = zext i10 %add_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_5_cast"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:43 %W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_5_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_5"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:44 %W_buf_load_5 = load i10 %W_buf_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_load_5"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:46 %add_ln42_6 = add i10 %empty_62, i10 6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:47 %add_ln42_6_cast = zext i10 %add_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln42_6_cast"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:48 %W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_6_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_6"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:49 %W_buf_load_6 = load i10 %W_buf_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_load_6"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:51 %add_ln42_7 = add i10 %empty_62, i10 7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:52 %add_ln42_7_cast = zext i10 %add_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln42_7_cast"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:53 %W_buf_addr_7 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_7_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_7"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:54 %W_buf_load_7 = load i10 %W_buf_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_load_7"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:56 %add_ln42_8 = add i10 %empty_62, i10 8

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:57 %add_ln42_8_cast = zext i10 %add_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln42_8_cast"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:58 %W_buf_addr_8 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_8_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_8"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:59 %W_buf_load_8 = load i10 %W_buf_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_load_8"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:61 %add_ln42_9 = add i10 %empty_62, i10 9

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:62 %add_ln42_9_cast = zext i10 %add_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln42_9_cast"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:63 %W_buf_addr_9 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_9_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_9"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:64 %W_buf_load_9 = load i10 %W_buf_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_load_9"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:66 %add_ln42_10 = add i10 %empty_62, i10 10

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:67 %add_ln42_10_cast = zext i10 %add_ln42_10

]]></Node>
<StgValue><ssdm name="add_ln42_10_cast"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:68 %W_buf_addr_10 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_10_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_10"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:69 %W_buf_load_10 = load i10 %W_buf_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_load_10"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:71 %add_ln42_11 = add i10 %empty_62, i10 11

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:72 %add_ln42_11_cast = zext i10 %add_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln42_11_cast"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:73 %W_buf_addr_11 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_11_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_11"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:74 %W_buf_load_11 = load i10 %W_buf_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_load_11"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:76 %add_ln42_12 = add i10 %empty_62, i10 12

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:77 %add_ln42_12_cast = zext i10 %add_ln42_12

]]></Node>
<StgValue><ssdm name="add_ln42_12_cast"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:78 %W_buf_addr_12 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_12_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_12"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:79 %W_buf_load_12 = load i10 %W_buf_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_load_12"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:96 %add_ln42_16 = add i10 %empty_62, i10 16

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:97 %add_ln42_16_cast = zext i10 %add_ln42_16

]]></Node>
<StgValue><ssdm name="add_ln42_16_cast"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:98 %W_buf_addr_16 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_16_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_16"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:99 %W_buf_load_16 = load i10 %W_buf_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_load_16"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:101 %add_ln42_17 = add i10 %empty_62, i10 17

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:102 %add_ln42_17_cast = zext i10 %add_ln42_17

]]></Node>
<StgValue><ssdm name="add_ln42_17_cast"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:103 %W_buf_addr_17 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_17_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_17"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:104 %W_buf_load_17 = load i10 %W_buf_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_load_17"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:106 %add_ln42_18 = add i10 %empty_62, i10 18

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:107 %add_ln42_18_cast = zext i10 %add_ln42_18

]]></Node>
<StgValue><ssdm name="add_ln42_18_cast"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:108 %W_buf_addr_18 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_18_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_18"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:109 %W_buf_load_18 = load i10 %W_buf_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_load_18"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:111 %add_ln42_19 = add i10 %empty_62, i10 19

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:112 %add_ln42_19_cast = zext i10 %add_ln42_19

]]></Node>
<StgValue><ssdm name="add_ln42_19_cast"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:113 %W_buf_addr_19 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_19_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_19"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:114 %W_buf_load_19 = load i10 %W_buf_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_load_19"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:116 %add_ln42_20 = add i10 %empty_62, i10 20

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:117 %add_ln42_20_cast = zext i10 %add_ln42_20

]]></Node>
<StgValue><ssdm name="add_ln42_20_cast"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:118 %W_buf_addr_20 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_20_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_20"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:119 %W_buf_load_20 = load i10 %W_buf_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_load_20"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:334 %W_buf_load_63 = load i10 %W_buf_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_load_63"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:339 %W_buf_load_64 = load i10 %W_buf_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_load_64"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:344 %W_buf_load_65 = load i10 %W_buf_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_load_65"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:349 %W_buf_load_66 = load i10 %W_buf_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_load_66"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:354 %W_buf_load_67 = load i10 %W_buf_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_load_67"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:359 %W_buf_load_68 = load i10 %W_buf_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_load_68"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:364 %W_buf_load_69 = load i10 %W_buf_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_load_69"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:369 %W_buf_load_70 = load i10 %W_buf_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_load_70"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:374 %W_buf_load_71 = load i10 %W_buf_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_load_71"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:539 %W_buf_load_104 = load i10 %W_buf_addr_104

]]></Node>
<StgValue><ssdm name="W_buf_load_104"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:549 %W_buf_load_106 = load i10 %W_buf_addr_106

]]></Node>
<StgValue><ssdm name="W_buf_load_106"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:559 %W_buf_load_108 = load i10 %W_buf_addr_108

]]></Node>
<StgValue><ssdm name="W_buf_load_108"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:629 %W_buf_load_122 = load i10 %W_buf_addr_122

]]></Node>
<StgValue><ssdm name="W_buf_load_122"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:639 %W_buf_load_124 = load i10 %W_buf_addr_124

]]></Node>
<StgValue><ssdm name="W_buf_load_124"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:649 %W_buf_load_126 = load i10 %W_buf_addr_126

]]></Node>
<StgValue><ssdm name="W_buf_load_126"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:749 %W_buf_load_146 = load i10 %W_buf_addr_146

]]></Node>
<StgValue><ssdm name="W_buf_load_146"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:761 %select_ln42_11 = select i1 %icmp_ln45, i7 53, i7 %empty_43

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:762 %select_ln42_12 = select i1 %icmp_ln45, i7 54, i7 %empty_45

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:763 %select_ln42_13 = select i1 %icmp_ln45, i7 55, i7 %empty_48

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:768 %select_ln42_18 = select i1 %icmp_ln45, i8 105, i8 %empty_44

]]></Node>
<StgValue><ssdm name="select_ln42_18"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:769 %select_ln42_19 = select i1 %icmp_ln45, i8 106, i8 %empty_46

]]></Node>
<StgValue><ssdm name="select_ln42_19"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:789 %empty_65 = add i8 %empty_60, i8 %select_ln45_2_cast

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="8">
<![CDATA[
for.inc120:790 %empty_66 = trunc i8 %empty_65

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc120:791 %p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_66, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc120:792 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_65, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="10">
<![CDATA[
for.inc120:793 %p_shl3 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:794 %empty_67 = add i11 %p_shl2, i11 %p_shl3

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:796 %p_mid1_cast18 = zext i6 %p_mid1

]]></Node>
<StgValue><ssdm name="p_mid1_cast18"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:797 %p_mid1_cast = zext i6 %p_mid1

]]></Node>
<StgValue><ssdm name="p_mid1_cast"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:798 %empty_68 = add i7 %p_mid1_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:799 %empty_69 = add i8 %p_mid1_cast18, i8 104

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:801 %indvars_iv_next1090_mid1_cast19 = zext i6 %indvars_iv_next1090_mid1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_mid1_cast19"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:802 %indvars_iv_next1090_mid1_cast = zext i6 %indvars_iv_next1090_mid1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1090_mid1_cast"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:803 %empty_70 = add i7 %indvars_iv_next1090_mid1_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:804 %empty_71 = add i8 %indvars_iv_next1090_mid1_cast19, i8 104

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:807 %p_mid145_cast = zext i6 %p_mid145

]]></Node>
<StgValue><ssdm name="p_mid145_cast"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:808 %empty_72 = add i7 %p_mid145_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:848 %X_buf_load_5 = load i8 %X_buf_addr_5

]]></Node>
<StgValue><ssdm name="X_buf_load_5"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:852 %X_buf_load_6 = load i8 %X_buf_addr_6

]]></Node>
<StgValue><ssdm name="X_buf_load_6"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:856 %X_buf_load_7 = load i8 %X_buf_addr_7

]]></Node>
<StgValue><ssdm name="X_buf_load_7"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:857 %select_ln45_11 = select i1 %and_ln42, i7 %empty_68, i7 %select_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln45_11"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:858 %select_ln45_11_cast = zext i7 %select_ln45_11

]]></Node>
<StgValue><ssdm name="select_ln45_11_cast"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:859 %X_buf_addr_8 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_11_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_8"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:860 %X_buf_load_8 = load i8 %X_buf_addr_8

]]></Node>
<StgValue><ssdm name="X_buf_load_8"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:861 %select_ln45_12 = select i1 %and_ln42, i7 %empty_70, i7 %select_ln42_12

]]></Node>
<StgValue><ssdm name="select_ln45_12"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:862 %select_ln45_12_cast = zext i7 %select_ln45_12

]]></Node>
<StgValue><ssdm name="select_ln45_12_cast"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:863 %X_buf_addr_9 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_12_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_9"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:864 %X_buf_load_9 = load i8 %X_buf_addr_9

]]></Node>
<StgValue><ssdm name="X_buf_load_9"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:865 %select_ln45_13 = select i1 %and_ln42, i7 %empty_72, i7 %select_ln42_13

]]></Node>
<StgValue><ssdm name="select_ln45_13"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:866 %select_ln45_13_cast = zext i7 %select_ln45_13

]]></Node>
<StgValue><ssdm name="select_ln45_13_cast"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:867 %X_buf_addr_10 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_13_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_10"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:868 %X_buf_load_10 = load i8 %X_buf_addr_10

]]></Node>
<StgValue><ssdm name="X_buf_load_10"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:885 %select_ln45_18 = select i1 %and_ln42, i8 %empty_69, i8 %select_ln42_18

]]></Node>
<StgValue><ssdm name="select_ln45_18"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:889 %select_ln45_19 = select i1 %and_ln42, i8 %empty_71, i8 %select_ln42_19

]]></Node>
<StgValue><ssdm name="select_ln45_19"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="5">
<![CDATA[
for.inc120:909 %select_ln45_cast = zext i5 %select_ln45

]]></Node>
<StgValue><ssdm name="select_ln45_cast"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc120:910 %empty_80 = add i11 %empty_67, i11 %select_ln45_cast

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:973 %zext_ln1317_9 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_9"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:974 %lshr_ln1317_7 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_9

]]></Node>
<StgValue><ssdm name="lshr_ln1317_7"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:975 %r_V_7 = trunc i736 %lshr_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:979 %zext_ln1317_10 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_10"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:980 %lshr_ln1317_8 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_10

]]></Node>
<StgValue><ssdm name="lshr_ln1317_8"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:981 %r_V_8 = trunc i736 %lshr_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:986 %zext_ln1317_11 = zext i10 %trunc_ln1317_12

]]></Node>
<StgValue><ssdm name="zext_ln1317_11"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:987 %lshr_ln1317_9 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_11

]]></Node>
<StgValue><ssdm name="lshr_ln1317_9"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:988 %r_V_9 = trunc i736 %lshr_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:993 %zext_ln1317_12 = zext i10 %trunc_ln1317_14

]]></Node>
<StgValue><ssdm name="zext_ln1317_12"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:994 %lshr_ln1317_10 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_12

]]></Node>
<StgValue><ssdm name="lshr_ln1317_10"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:995 %r_V_10 = trunc i736 %lshr_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1000 %zext_ln1317_13 = zext i10 %trunc_ln1317_16

]]></Node>
<StgValue><ssdm name="zext_ln1317_13"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1001 %lshr_ln1317_11 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_13

]]></Node>
<StgValue><ssdm name="lshr_ln1317_11"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1002 %r_V_11 = trunc i736 %lshr_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1007 %zext_ln1317_14 = zext i10 %trunc_ln1317_18

]]></Node>
<StgValue><ssdm name="zext_ln1317_14"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1008 %lshr_ln1317_12 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_14

]]></Node>
<StgValue><ssdm name="lshr_ln1317_12"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1009 %r_V_12 = trunc i736 %lshr_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1014 %zext_ln1317_15 = zext i10 %trunc_ln1317_20

]]></Node>
<StgValue><ssdm name="zext_ln1317_15"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1015 %lshr_ln1317_13 = lshr i736 %X_buf_load_1, i736 %zext_ln1317_15

]]></Node>
<StgValue><ssdm name="lshr_ln1317_13"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1016 %r_V_13 = trunc i736 %lshr_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1020 %zext_ln1317_16 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_16"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1021 %lshr_ln1317_14 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_16

]]></Node>
<StgValue><ssdm name="lshr_ln1317_14"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1022 %r_V_14 = trunc i736 %lshr_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1026 %zext_ln1317_17 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_17"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1027 %lshr_ln1317_15 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_17

]]></Node>
<StgValue><ssdm name="lshr_ln1317_15"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1028 %r_V_15 = trunc i736 %lshr_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1033 %zext_ln1317_18 = zext i10 %trunc_ln1317_24

]]></Node>
<StgValue><ssdm name="zext_ln1317_18"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1034 %lshr_ln1317_16 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_18

]]></Node>
<StgValue><ssdm name="lshr_ln1317_16"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1035 %r_V_16 = trunc i736 %lshr_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1040 %zext_ln1317_19 = zext i10 %trunc_ln1317_26

]]></Node>
<StgValue><ssdm name="zext_ln1317_19"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1041 %lshr_ln1317_17 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_19

]]></Node>
<StgValue><ssdm name="lshr_ln1317_17"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1042 %r_V_17 = trunc i736 %lshr_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1047 %zext_ln1317_20 = zext i10 %trunc_ln1317_28

]]></Node>
<StgValue><ssdm name="zext_ln1317_20"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1048 %lshr_ln1317_18 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_20

]]></Node>
<StgValue><ssdm name="lshr_ln1317_18"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1049 %r_V_18 = trunc i736 %lshr_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1054 %zext_ln1317_21 = zext i10 %trunc_ln1317_30

]]></Node>
<StgValue><ssdm name="zext_ln1317_21"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1055 %lshr_ln1317_19 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_21

]]></Node>
<StgValue><ssdm name="lshr_ln1317_19"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1056 %r_V_19 = trunc i736 %lshr_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1061 %zext_ln1317_22 = zext i10 %trunc_ln1317_32

]]></Node>
<StgValue><ssdm name="zext_ln1317_22"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1062 %lshr_ln1317_20 = lshr i736 %X_buf_load_2, i736 %zext_ln1317_22

]]></Node>
<StgValue><ssdm name="lshr_ln1317_20"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1063 %r_V_20 = trunc i736 %lshr_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1141 %zext_ln1317_34 = zext i10 %trunc_ln1317_52

]]></Node>
<StgValue><ssdm name="zext_ln1317_34"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1142 %lshr_ln1317_32 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_34

]]></Node>
<StgValue><ssdm name="lshr_ln1317_32"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1143 %r_V_32 = trunc i736 %lshr_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1148 %zext_ln1317_35 = zext i10 %trunc_ln1317_54

]]></Node>
<StgValue><ssdm name="zext_ln1317_35"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1149 %lshr_ln1317_33 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_35

]]></Node>
<StgValue><ssdm name="lshr_ln1317_33"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1150 %r_V_33 = trunc i736 %lshr_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1155 %zext_ln1317_36 = zext i10 %trunc_ln1317_56

]]></Node>
<StgValue><ssdm name="zext_ln1317_36"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1156 %lshr_ln1317_34 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_36

]]></Node>
<StgValue><ssdm name="lshr_ln1317_34"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1157 %r_V_34 = trunc i736 %lshr_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="6">
<![CDATA[
for.body39:20 %p_cast10 = zext i6 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:23 %empty_49 = add i8 %p_cast10, i8 104

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:24 %W_buf_load_1 = load i10 %W_buf_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_load_1"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:29 %W_buf_load_2 = load i10 %W_buf_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_load_2"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:34 %W_buf_load_3 = load i10 %W_buf_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_load_3"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:39 %W_buf_load_4 = load i10 %W_buf_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_load_4"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:44 %W_buf_load_5 = load i10 %W_buf_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_load_5"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:49 %W_buf_load_6 = load i10 %W_buf_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_load_6"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:54 %W_buf_load_7 = load i10 %W_buf_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_load_7"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:55 %sext_ln42_7 = sext i16 %W_buf_load_7

]]></Node>
<StgValue><ssdm name="sext_ln42_7"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:59 %W_buf_load_8 = load i10 %W_buf_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_load_8"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:60 %sext_ln42_8 = sext i16 %W_buf_load_8

]]></Node>
<StgValue><ssdm name="sext_ln42_8"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:64 %W_buf_load_9 = load i10 %W_buf_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_load_9"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:65 %sext_ln42_9 = sext i16 %W_buf_load_9

]]></Node>
<StgValue><ssdm name="sext_ln42_9"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:69 %W_buf_load_10 = load i10 %W_buf_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_load_10"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:70 %sext_ln42_10 = sext i16 %W_buf_load_10

]]></Node>
<StgValue><ssdm name="sext_ln42_10"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:74 %W_buf_load_11 = load i10 %W_buf_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_load_11"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:75 %sext_ln42_11 = sext i16 %W_buf_load_11

]]></Node>
<StgValue><ssdm name="sext_ln42_11"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:79 %W_buf_load_12 = load i10 %W_buf_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_load_12"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:80 %sext_ln42_12 = sext i16 %W_buf_load_12

]]></Node>
<StgValue><ssdm name="sext_ln42_12"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:85 %sext_ln42_13 = sext i16 %W_buf_load_13

]]></Node>
<StgValue><ssdm name="sext_ln42_13"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:90 %sext_ln42_14 = sext i16 %W_buf_load_14

]]></Node>
<StgValue><ssdm name="sext_ln42_14"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:95 %sext_ln42_15 = sext i16 %W_buf_load_15

]]></Node>
<StgValue><ssdm name="sext_ln42_15"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:99 %W_buf_load_16 = load i10 %W_buf_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_load_16"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:100 %sext_ln42_16 = sext i16 %W_buf_load_16

]]></Node>
<StgValue><ssdm name="sext_ln42_16"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:104 %W_buf_load_17 = load i10 %W_buf_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_load_17"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:105 %sext_ln42_17 = sext i16 %W_buf_load_17

]]></Node>
<StgValue><ssdm name="sext_ln42_17"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:109 %W_buf_load_18 = load i10 %W_buf_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_load_18"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:110 %sext_ln42_18 = sext i16 %W_buf_load_18

]]></Node>
<StgValue><ssdm name="sext_ln42_18"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:114 %W_buf_load_19 = load i10 %W_buf_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_load_19"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:115 %sext_ln42_19 = sext i16 %W_buf_load_19

]]></Node>
<StgValue><ssdm name="sext_ln42_19"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:119 %W_buf_load_20 = load i10 %W_buf_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_load_20"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:120 %sext_ln42_20 = sext i16 %W_buf_load_20

]]></Node>
<StgValue><ssdm name="sext_ln42_20"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:121 %add_ln42_21 = add i10 %empty_62, i10 21

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:122 %add_ln42_21_cast = zext i10 %add_ln42_21

]]></Node>
<StgValue><ssdm name="add_ln42_21_cast"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:123 %W_buf_addr_21 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_21_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_21"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:124 %W_buf_load_21 = load i10 %W_buf_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_load_21"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:126 %add_ln42_22 = add i10 %empty_62, i10 22

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:127 %add_ln42_22_cast = zext i10 %add_ln42_22

]]></Node>
<StgValue><ssdm name="add_ln42_22_cast"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:128 %W_buf_addr_22 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_22_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_22"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:129 %W_buf_load_22 = load i10 %W_buf_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_load_22"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:131 %add_ln42_23 = add i10 %empty_62, i10 23

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:132 %add_ln42_23_cast = zext i10 %add_ln42_23

]]></Node>
<StgValue><ssdm name="add_ln42_23_cast"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:133 %W_buf_addr_23 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_23_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_23"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:134 %W_buf_load_23 = load i10 %W_buf_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_load_23"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:136 %add_ln42_24 = add i10 %empty_62, i10 24

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:137 %add_ln42_24_cast = zext i10 %add_ln42_24

]]></Node>
<StgValue><ssdm name="add_ln42_24_cast"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:138 %W_buf_addr_24 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_24_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_24"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:139 %W_buf_load_24 = load i10 %W_buf_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_load_24"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:141 %add_ln42_25 = add i10 %empty_62, i10 25

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:142 %add_ln42_25_cast = zext i10 %add_ln42_25

]]></Node>
<StgValue><ssdm name="add_ln42_25_cast"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:143 %W_buf_addr_25 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_25_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_25"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:144 %W_buf_load_25 = load i10 %W_buf_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_load_25"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:146 %add_ln42_26 = add i10 %empty_62, i10 26

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:147 %add_ln42_26_cast = zext i10 %add_ln42_26

]]></Node>
<StgValue><ssdm name="add_ln42_26_cast"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:148 %W_buf_addr_26 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_26_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_26"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:149 %W_buf_load_26 = load i10 %W_buf_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_load_26"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:151 %add_ln42_27 = add i10 %empty_62, i10 27

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:152 %add_ln42_27_cast = zext i10 %add_ln42_27

]]></Node>
<StgValue><ssdm name="add_ln42_27_cast"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:153 %W_buf_addr_27 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_27_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_27"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:154 %W_buf_load_27 = load i10 %W_buf_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_load_27"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:156 %add_ln42_28 = add i10 %empty_62, i10 28

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:157 %add_ln42_28_cast = zext i10 %add_ln42_28

]]></Node>
<StgValue><ssdm name="add_ln42_28_cast"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:158 %W_buf_addr_28 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_28_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_28"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:159 %W_buf_load_28 = load i10 %W_buf_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_load_28"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:161 %add_ln42_29 = add i10 %empty_62, i10 29

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:162 %add_ln42_29_cast = zext i10 %add_ln42_29

]]></Node>
<StgValue><ssdm name="add_ln42_29_cast"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:163 %W_buf_addr_29 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_29_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_29"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:164 %W_buf_load_29 = load i10 %W_buf_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_load_29"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:166 %add_ln42_30 = add i10 %empty_62, i10 30

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:167 %add_ln42_30_cast = zext i10 %add_ln42_30

]]></Node>
<StgValue><ssdm name="add_ln42_30_cast"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:168 %W_buf_addr_30 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_30_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_30"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:169 %W_buf_load_30 = load i10 %W_buf_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_load_30"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:171 %add_ln42_31 = add i10 %empty_62, i10 31

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:172 %add_ln42_31_cast = zext i10 %add_ln42_31

]]></Node>
<StgValue><ssdm name="add_ln42_31_cast"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:173 %W_buf_addr_31 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_31_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_31"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:174 %W_buf_load_31 = load i10 %W_buf_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_load_31"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:180 %sext_ln42_32 = sext i16 %W_buf_load_32

]]></Node>
<StgValue><ssdm name="sext_ln42_32"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:185 %sext_ln42_33 = sext i16 %W_buf_load_33

]]></Node>
<StgValue><ssdm name="sext_ln42_33"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:190 %sext_ln42_34 = sext i16 %W_buf_load_34

]]></Node>
<StgValue><ssdm name="sext_ln42_34"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:191 %add_ln42_35 = add i10 %empty_62, i10 35

]]></Node>
<StgValue><ssdm name="add_ln42_35"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:192 %add_ln42_35_cast = zext i10 %add_ln42_35

]]></Node>
<StgValue><ssdm name="add_ln42_35_cast"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:193 %W_buf_addr_35 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_35_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_35"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:194 %W_buf_load_35 = load i10 %W_buf_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_load_35"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:196 %add_ln42_36 = add i10 %empty_62, i10 36

]]></Node>
<StgValue><ssdm name="add_ln42_36"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:197 %add_ln42_36_cast = zext i10 %add_ln42_36

]]></Node>
<StgValue><ssdm name="add_ln42_36_cast"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:198 %W_buf_addr_36 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_36_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_36"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:199 %W_buf_load_36 = load i10 %W_buf_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_load_36"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:201 %add_ln42_37 = add i10 %empty_62, i10 37

]]></Node>
<StgValue><ssdm name="add_ln42_37"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:202 %add_ln42_37_cast = zext i10 %add_ln42_37

]]></Node>
<StgValue><ssdm name="add_ln42_37_cast"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:203 %W_buf_addr_37 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_37_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_37"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:204 %W_buf_load_37 = load i10 %W_buf_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_load_37"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:206 %add_ln42_38 = add i10 %empty_62, i10 38

]]></Node>
<StgValue><ssdm name="add_ln42_38"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:207 %add_ln42_38_cast = zext i10 %add_ln42_38

]]></Node>
<StgValue><ssdm name="add_ln42_38_cast"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:208 %W_buf_addr_38 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_38_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_38"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:209 %W_buf_load_38 = load i10 %W_buf_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_load_38"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:211 %add_ln42_39 = add i10 %empty_62, i10 39

]]></Node>
<StgValue><ssdm name="add_ln42_39"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:212 %add_ln42_39_cast = zext i10 %add_ln42_39

]]></Node>
<StgValue><ssdm name="add_ln42_39_cast"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:213 %W_buf_addr_39 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_39_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_39"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:214 %W_buf_load_39 = load i10 %W_buf_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_load_39"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:216 %add_ln42_40 = add i10 %empty_62, i10 40

]]></Node>
<StgValue><ssdm name="add_ln42_40"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:217 %add_ln42_40_cast = zext i10 %add_ln42_40

]]></Node>
<StgValue><ssdm name="add_ln42_40_cast"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:218 %W_buf_addr_40 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_40_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_40"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:219 %W_buf_load_40 = load i10 %W_buf_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_load_40"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:756 %select_ln42_6 = select i1 %icmp_ln45, i6 3, i6 %empty_47

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:770 %select_ln42_20 = select i1 %icmp_ln45, i8 107, i8 %empty_49

]]></Node>
<StgValue><ssdm name="select_ln42_20"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:806 %p_mid145_cast20 = zext i6 %p_mid145

]]></Node>
<StgValue><ssdm name="p_mid145_cast20"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:809 %empty_73 = add i8 %p_mid145_cast20, i8 104

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc120:837 %select_ln45_6 = select i1 %and_ln42, i6 %p_mid145, i6 %select_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln45_6"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:860 %X_buf_load_8 = load i8 %X_buf_addr_8

]]></Node>
<StgValue><ssdm name="X_buf_load_8"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:864 %X_buf_load_9 = load i8 %X_buf_addr_9

]]></Node>
<StgValue><ssdm name="X_buf_load_9"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:868 %X_buf_load_10 = load i8 %X_buf_addr_10

]]></Node>
<StgValue><ssdm name="X_buf_load_10"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:882 %select_ln45_17_cast = zext i8 %select_ln45_17

]]></Node>
<StgValue><ssdm name="select_ln45_17_cast"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:883 %X_buf_addr_14 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_17_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_14"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:884 %X_buf_load_14 = load i8 %X_buf_addr_14

]]></Node>
<StgValue><ssdm name="X_buf_load_14"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:886 %select_ln45_18_cast = zext i8 %select_ln45_18

]]></Node>
<StgValue><ssdm name="select_ln45_18_cast"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:887 %X_buf_addr_15 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_18_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_15"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:888 %X_buf_load_15 = load i8 %X_buf_addr_15

]]></Node>
<StgValue><ssdm name="X_buf_load_15"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:893 %select_ln45_20 = select i1 %and_ln42, i8 %empty_73, i8 %select_ln42_20

]]></Node>
<StgValue><ssdm name="select_ln45_20"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:894 %select_ln45_20_cast = zext i8 %select_ln45_20

]]></Node>
<StgValue><ssdm name="select_ln45_20_cast"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:895 %X_buf_addr_17 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_20_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_17"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:896 %X_buf_load_17 = load i8 %X_buf_addr_17

]]></Node>
<StgValue><ssdm name="X_buf_load_17"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="11">
<![CDATA[
for.inc120:911 %p_cast25 = zext i11 %empty_80

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="11" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:912 %Y_buf_addr = getelementptr i15 %Y_buf, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="Y_buf_addr"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="15" op_0_bw="11">
<![CDATA[
for.inc120:971 %Y_buf_load = load i11 %Y_buf_addr

]]></Node>
<StgValue><ssdm name="Y_buf_load"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:976 %sext_ln1316_7 = sext i16 %r_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1316_7"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:977 %mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:982 %sext_ln1316_8 = sext i16 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1316_8"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:983 %mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:989 %sext_ln1316_9 = sext i16 %r_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1316_9"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:990 %mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:996 %sext_ln1316_10 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1316_10"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:997 %mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1003 %sext_ln1316_11 = sext i16 %r_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1316_11"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1004 %mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1010 %sext_ln1316_12 = sext i16 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1316_12"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1011 %mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1017 %sext_ln1316_13 = sext i16 %r_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1316_13"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1018 %mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1023 %sext_ln1316_14 = sext i16 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1316_14"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1024 %mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1029 %sext_ln1316_15 = sext i16 %r_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1316_15"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1030 %mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1036 %sext_ln1316_16 = sext i16 %r_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1316_16"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1037 %mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1043 %sext_ln1316_17 = sext i16 %r_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1316_17"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1044 %mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1050 %sext_ln1316_18 = sext i16 %r_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1316_18"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1051 %mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1057 %sext_ln1316_19 = sext i16 %r_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1316_19"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1058 %mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1064 %sext_ln1316_20 = sext i16 %r_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1316_20"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1065 %mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1114 %zext_ln1317_30 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_30"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1115 %lshr_ln1317_28 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_30

]]></Node>
<StgValue><ssdm name="lshr_ln1317_28"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1116 %r_V_28 = trunc i736 %lshr_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1120 %zext_ln1317_31 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_31"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1121 %lshr_ln1317_29 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_31

]]></Node>
<StgValue><ssdm name="lshr_ln1317_29"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1122 %r_V_29 = trunc i736 %lshr_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1127 %zext_ln1317_32 = zext i10 %trunc_ln1317_48

]]></Node>
<StgValue><ssdm name="zext_ln1317_32"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1128 %lshr_ln1317_30 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_32

]]></Node>
<StgValue><ssdm name="lshr_ln1317_30"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1129 %r_V_30 = trunc i736 %lshr_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1134 %zext_ln1317_33 = zext i10 %trunc_ln1317_50

]]></Node>
<StgValue><ssdm name="zext_ln1317_33"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1135 %lshr_ln1317_31 = lshr i736 %X_buf_load_4, i736 %zext_ln1317_33

]]></Node>
<StgValue><ssdm name="lshr_ln1317_31"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1136 %r_V_31 = trunc i736 %lshr_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1144 %sext_ln1316_32 = sext i16 %r_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1316_32"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1145 %mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32

]]></Node>
<StgValue><ssdm name="mul_ln1316_32"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1151 %sext_ln1316_33 = sext i16 %r_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1316_33"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1152 %mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33

]]></Node>
<StgValue><ssdm name="mul_ln1316_33"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1158 %sext_ln1316_34 = sext i16 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1316_34"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1159 %mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34

]]></Node>
<StgValue><ssdm name="mul_ln1316_34"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1161 %zext_ln1317_37 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_37"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1162 %lshr_ln1317_35 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_37

]]></Node>
<StgValue><ssdm name="lshr_ln1317_35"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1163 %r_V_35 = trunc i736 %lshr_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1167 %zext_ln1317_38 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_38"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1168 %lshr_ln1317_36 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_38

]]></Node>
<StgValue><ssdm name="lshr_ln1317_36"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1169 %r_V_36 = trunc i736 %lshr_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1174 %zext_ln1317_39 = zext i10 %trunc_ln1317_60

]]></Node>
<StgValue><ssdm name="zext_ln1317_39"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1175 %lshr_ln1317_37 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_39

]]></Node>
<StgValue><ssdm name="lshr_ln1317_37"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1176 %r_V_37 = trunc i736 %lshr_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1181 %zext_ln1317_40 = zext i10 %trunc_ln1317_62

]]></Node>
<StgValue><ssdm name="zext_ln1317_40"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1182 %lshr_ln1317_38 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_40

]]></Node>
<StgValue><ssdm name="lshr_ln1317_38"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1183 %r_V_38 = trunc i736 %lshr_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1188 %zext_ln1317_41 = zext i10 %trunc_ln1317_64

]]></Node>
<StgValue><ssdm name="zext_ln1317_41"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1189 %lshr_ln1317_39 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_41

]]></Node>
<StgValue><ssdm name="lshr_ln1317_39"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1190 %r_V_39 = trunc i736 %lshr_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1195 %zext_ln1317_42 = zext i10 %trunc_ln1317_66

]]></Node>
<StgValue><ssdm name="zext_ln1317_42"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1196 %lshr_ln1317_40 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_42

]]></Node>
<StgValue><ssdm name="lshr_ln1317_40"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1197 %r_V_40 = trunc i736 %lshr_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1202 %zext_ln1317_43 = zext i10 %trunc_ln1317_68

]]></Node>
<StgValue><ssdm name="zext_ln1317_43"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1203 %lshr_ln1317_41 = lshr i736 %X_buf_load_5, i736 %zext_ln1317_43

]]></Node>
<StgValue><ssdm name="lshr_ln1317_41"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1204 %r_V_41 = trunc i736 %lshr_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1208 %zext_ln1317_44 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_44"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1209 %lshr_ln1317_42 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_44

]]></Node>
<StgValue><ssdm name="lshr_ln1317_42"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1210 %r_V_42 = trunc i736 %lshr_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1214 %zext_ln1317_45 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_45"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1215 %lshr_ln1317_43 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_45

]]></Node>
<StgValue><ssdm name="lshr_ln1317_43"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1216 %r_V_43 = trunc i736 %lshr_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1268 %zext_ln1317_53 = zext i10 %trunc_ln1317_84

]]></Node>
<StgValue><ssdm name="zext_ln1317_53"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1269 %lshr_ln1317_51 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_53

]]></Node>
<StgValue><ssdm name="lshr_ln1317_51"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1270 %r_V_51 = trunc i736 %lshr_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1275 %zext_ln1317_54 = zext i10 %trunc_ln1317_86

]]></Node>
<StgValue><ssdm name="zext_ln1317_54"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1276 %lshr_ln1317_52 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_54

]]></Node>
<StgValue><ssdm name="lshr_ln1317_52"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1277 %r_V_52 = trunc i736 %lshr_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1289 %zext_ln1317_56 = zext i10 %trunc_ln1317_90

]]></Node>
<StgValue><ssdm name="zext_ln1317_56"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1290 %lshr_ln1317_54 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_56

]]></Node>
<StgValue><ssdm name="lshr_ln1317_54"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1291 %r_V_54 = trunc i736 %lshr_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1296 %zext_ln1317_57 = zext i10 %trunc_ln1317_92

]]></Node>
<StgValue><ssdm name="zext_ln1317_57"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1297 %lshr_ln1317_55 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_57

]]></Node>
<StgValue><ssdm name="lshr_ln1317_55"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1298 %r_V_55 = trunc i736 %lshr_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
for.body39:25 %p_cast12 = zext i6 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="6">
<![CDATA[
for.body39:26 %p_cast11 = zext i6 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:27 %empty_51 = add i7 %p_cast11, i7 52

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:28 %empty_52 = add i8 %p_cast12, i8 104

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="6">
<![CDATA[
for.body39:35 %p_cast16 = zext i6 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="6">
<![CDATA[
for.body39:36 %p_cast15 = zext i6 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:37 %empty_57 = add i7 %p_cast15, i7 52

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:38 %empty_58 = add i8 %p_cast16, i8 104

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:124 %W_buf_load_21 = load i10 %W_buf_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_load_21"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:129 %W_buf_load_22 = load i10 %W_buf_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_load_22"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:134 %W_buf_load_23 = load i10 %W_buf_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_load_23"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:139 %W_buf_load_24 = load i10 %W_buf_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_load_24"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:144 %W_buf_load_25 = load i10 %W_buf_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_load_25"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:149 %W_buf_load_26 = load i10 %W_buf_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_load_26"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:154 %W_buf_load_27 = load i10 %W_buf_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_load_27"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:159 %W_buf_load_28 = load i10 %W_buf_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_load_28"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:160 %sext_ln42_28 = sext i16 %W_buf_load_28

]]></Node>
<StgValue><ssdm name="sext_ln42_28"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:164 %W_buf_load_29 = load i10 %W_buf_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_load_29"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:165 %sext_ln42_29 = sext i16 %W_buf_load_29

]]></Node>
<StgValue><ssdm name="sext_ln42_29"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:169 %W_buf_load_30 = load i10 %W_buf_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_load_30"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:170 %sext_ln42_30 = sext i16 %W_buf_load_30

]]></Node>
<StgValue><ssdm name="sext_ln42_30"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:174 %W_buf_load_31 = load i10 %W_buf_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_load_31"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:175 %sext_ln42_31 = sext i16 %W_buf_load_31

]]></Node>
<StgValue><ssdm name="sext_ln42_31"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:194 %W_buf_load_35 = load i10 %W_buf_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_load_35"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:195 %sext_ln42_35 = sext i16 %W_buf_load_35

]]></Node>
<StgValue><ssdm name="sext_ln42_35"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:199 %W_buf_load_36 = load i10 %W_buf_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_load_36"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:200 %sext_ln42_36 = sext i16 %W_buf_load_36

]]></Node>
<StgValue><ssdm name="sext_ln42_36"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:204 %W_buf_load_37 = load i10 %W_buf_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_load_37"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:205 %sext_ln42_37 = sext i16 %W_buf_load_37

]]></Node>
<StgValue><ssdm name="sext_ln42_37"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:209 %W_buf_load_38 = load i10 %W_buf_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_load_38"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:210 %sext_ln42_38 = sext i16 %W_buf_load_38

]]></Node>
<StgValue><ssdm name="sext_ln42_38"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:214 %W_buf_load_39 = load i10 %W_buf_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_load_39"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:215 %sext_ln42_39 = sext i16 %W_buf_load_39

]]></Node>
<StgValue><ssdm name="sext_ln42_39"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:219 %W_buf_load_40 = load i10 %W_buf_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_load_40"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:220 %sext_ln42_40 = sext i16 %W_buf_load_40

]]></Node>
<StgValue><ssdm name="sext_ln42_40"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:225 %sext_ln42_41 = sext i16 %W_buf_load_41

]]></Node>
<StgValue><ssdm name="sext_ln42_41"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:230 %sext_ln42_42 = sext i16 %W_buf_load_42

]]></Node>
<StgValue><ssdm name="sext_ln42_42"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:235 %sext_ln42_43 = sext i16 %W_buf_load_43

]]></Node>
<StgValue><ssdm name="sext_ln42_43"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:236 %add_ln42_44 = add i10 %empty_62, i10 44

]]></Node>
<StgValue><ssdm name="add_ln42_44"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:237 %add_ln42_44_cast = zext i10 %add_ln42_44

]]></Node>
<StgValue><ssdm name="add_ln42_44_cast"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:238 %W_buf_addr_44 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_44_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_44"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:239 %W_buf_load_44 = load i10 %W_buf_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_load_44"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:241 %add_ln42_45 = add i10 %empty_62, i10 45

]]></Node>
<StgValue><ssdm name="add_ln42_45"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:242 %add_ln42_45_cast = zext i10 %add_ln42_45

]]></Node>
<StgValue><ssdm name="add_ln42_45_cast"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:243 %W_buf_addr_45 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_45_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_45"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:244 %W_buf_load_45 = load i10 %W_buf_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_load_45"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:246 %add_ln42_46 = add i10 %empty_62, i10 46

]]></Node>
<StgValue><ssdm name="add_ln42_46"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:247 %add_ln42_46_cast = zext i10 %add_ln42_46

]]></Node>
<StgValue><ssdm name="add_ln42_46_cast"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:248 %W_buf_addr_46 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_46_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_46"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:249 %W_buf_load_46 = load i10 %W_buf_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_load_46"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:251 %add_ln42_47 = add i10 %empty_62, i10 47

]]></Node>
<StgValue><ssdm name="add_ln42_47"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:252 %add_ln42_47_cast = zext i10 %add_ln42_47

]]></Node>
<StgValue><ssdm name="add_ln42_47_cast"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:253 %W_buf_addr_47 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_47_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_47"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:254 %W_buf_load_47 = load i10 %W_buf_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_load_47"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:256 %add_ln42_48 = add i10 %empty_62, i10 48

]]></Node>
<StgValue><ssdm name="add_ln42_48"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:257 %add_ln42_48_cast = zext i10 %add_ln42_48

]]></Node>
<StgValue><ssdm name="add_ln42_48_cast"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:258 %W_buf_addr_48 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_48_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_48"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:259 %W_buf_load_48 = load i10 %W_buf_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_load_48"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:261 %add_ln42_49 = add i10 %empty_62, i10 49

]]></Node>
<StgValue><ssdm name="add_ln42_49"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:262 %add_ln42_49_cast = zext i10 %add_ln42_49

]]></Node>
<StgValue><ssdm name="add_ln42_49_cast"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:263 %W_buf_addr_49 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_49_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_49"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:264 %W_buf_load_49 = load i10 %W_buf_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_load_49"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:266 %add_ln42_50 = add i10 %empty_62, i10 50

]]></Node>
<StgValue><ssdm name="add_ln42_50"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:267 %add_ln42_50_cast = zext i10 %add_ln42_50

]]></Node>
<StgValue><ssdm name="add_ln42_50_cast"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:268 %W_buf_addr_50 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_50_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_50"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:269 %W_buf_load_50 = load i10 %W_buf_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_load_50"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:275 %sext_ln42_51 = sext i16 %W_buf_load_51

]]></Node>
<StgValue><ssdm name="sext_ln42_51"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:280 %sext_ln42_52 = sext i16 %W_buf_load_52

]]></Node>
<StgValue><ssdm name="sext_ln42_52"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:281 %add_ln42_53 = add i10 %empty_62, i10 53

]]></Node>
<StgValue><ssdm name="add_ln42_53"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:282 %add_ln42_53_cast = zext i10 %add_ln42_53

]]></Node>
<StgValue><ssdm name="add_ln42_53_cast"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:283 %W_buf_addr_53 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_53_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_53"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:284 %W_buf_load_53 = load i10 %W_buf_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_load_53"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:290 %sext_ln42_54 = sext i16 %W_buf_load_54

]]></Node>
<StgValue><ssdm name="sext_ln42_54"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:295 %sext_ln42_55 = sext i16 %W_buf_load_55

]]></Node>
<StgValue><ssdm name="sext_ln42_55"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:296 %add_ln42_56 = add i10 %empty_62, i10 56

]]></Node>
<StgValue><ssdm name="add_ln42_56"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:297 %add_ln42_56_cast = zext i10 %add_ln42_56

]]></Node>
<StgValue><ssdm name="add_ln42_56_cast"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:298 %W_buf_addr_56 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_56_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_56"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:299 %W_buf_load_56 = load i10 %W_buf_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_load_56"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:301 %add_ln42_57 = add i10 %empty_62, i10 57

]]></Node>
<StgValue><ssdm name="add_ln42_57"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:302 %add_ln42_57_cast = zext i10 %add_ln42_57

]]></Node>
<StgValue><ssdm name="add_ln42_57_cast"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:303 %W_buf_addr_57 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_57_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_57"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:304 %W_buf_load_57 = load i10 %W_buf_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_load_57"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:311 %add_ln42_59 = add i10 %empty_62, i10 59

]]></Node>
<StgValue><ssdm name="add_ln42_59"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:312 %add_ln42_59_cast = zext i10 %add_ln42_59

]]></Node>
<StgValue><ssdm name="add_ln42_59_cast"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:313 %W_buf_addr_59 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_59_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_59"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:314 %W_buf_load_59 = load i10 %W_buf_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_load_59"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:376 %add_ln42_72 = add i10 %empty_62, i10 72

]]></Node>
<StgValue><ssdm name="add_ln42_72"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:377 %add_ln42_72_cast = zext i10 %add_ln42_72

]]></Node>
<StgValue><ssdm name="add_ln42_72_cast"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:378 %W_buf_addr_72 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_72_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_72"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:379 %W_buf_load_72 = load i10 %W_buf_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_load_72"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:381 %add_ln42_73 = add i10 %empty_62, i10 73

]]></Node>
<StgValue><ssdm name="add_ln42_73"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:382 %add_ln42_73_cast = zext i10 %add_ln42_73

]]></Node>
<StgValue><ssdm name="add_ln42_73_cast"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:383 %W_buf_addr_73 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_73_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_73"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:384 %W_buf_load_73 = load i10 %W_buf_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_load_73"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:386 %add_ln42_74 = add i10 %empty_62, i10 74

]]></Node>
<StgValue><ssdm name="add_ln42_74"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:387 %add_ln42_74_cast = zext i10 %add_ln42_74

]]></Node>
<StgValue><ssdm name="add_ln42_74_cast"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:388 %W_buf_addr_74 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_74_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_74"/></StgValue>
</operation>

<operation id="905" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:389 %W_buf_load_74 = load i10 %W_buf_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_load_74"/></StgValue>
</operation>

<operation id="906" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:391 %add_ln42_75 = add i10 %empty_62, i10 75

]]></Node>
<StgValue><ssdm name="add_ln42_75"/></StgValue>
</operation>

<operation id="907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:392 %add_ln42_75_cast = zext i10 %add_ln42_75

]]></Node>
<StgValue><ssdm name="add_ln42_75_cast"/></StgValue>
</operation>

<operation id="908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:393 %W_buf_addr_75 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_75_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_75"/></StgValue>
</operation>

<operation id="909" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:394 %W_buf_load_75 = load i10 %W_buf_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_load_75"/></StgValue>
</operation>

<operation id="910" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:396 %add_ln42_76 = add i10 %empty_62, i10 76

]]></Node>
<StgValue><ssdm name="add_ln42_76"/></StgValue>
</operation>

<operation id="911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:397 %add_ln42_76_cast = zext i10 %add_ln42_76

]]></Node>
<StgValue><ssdm name="add_ln42_76_cast"/></StgValue>
</operation>

<operation id="912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:398 %W_buf_addr_76 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_76_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_76"/></StgValue>
</operation>

<operation id="913" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:399 %W_buf_load_76 = load i10 %W_buf_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_load_76"/></StgValue>
</operation>

<operation id="914" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:401 %add_ln42_77 = add i10 %empty_62, i10 77

]]></Node>
<StgValue><ssdm name="add_ln42_77"/></StgValue>
</operation>

<operation id="915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:402 %add_ln42_77_cast = zext i10 %add_ln42_77

]]></Node>
<StgValue><ssdm name="add_ln42_77_cast"/></StgValue>
</operation>

<operation id="916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:403 %W_buf_addr_77 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_77_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_77"/></StgValue>
</operation>

<operation id="917" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:404 %W_buf_load_77 = load i10 %W_buf_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_load_77"/></StgValue>
</operation>

<operation id="918" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:764 %select_ln42_14 = select i1 %icmp_ln45, i7 56, i7 %empty_51

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="919" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:766 %select_ln42_16 = select i1 %icmp_ln45, i7 58, i7 %empty_57

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="920" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:771 %select_ln42_21 = select i1 %icmp_ln45, i8 108, i8 %empty_52

]]></Node>
<StgValue><ssdm name="select_ln42_21"/></StgValue>
</operation>

<operation id="921" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:773 %select_ln42_23 = select i1 %icmp_ln45, i8 110, i8 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln42_23"/></StgValue>
</operation>

<operation id="922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:811 %p_mid147_cast21 = zext i6 %p_mid147

]]></Node>
<StgValue><ssdm name="p_mid147_cast21"/></StgValue>
</operation>

<operation id="923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:812 %p_mid147_cast = zext i6 %p_mid147

]]></Node>
<StgValue><ssdm name="p_mid147_cast"/></StgValue>
</operation>

<operation id="924" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:813 %empty_74 = add i7 %p_mid147_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="925" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:814 %empty_75 = add i8 %p_mid147_cast21, i8 104

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:821 %p_mid151_cast23 = zext i6 %p_mid151

]]></Node>
<StgValue><ssdm name="p_mid151_cast23"/></StgValue>
</operation>

<operation id="927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:822 %p_mid151_cast = zext i6 %p_mid151

]]></Node>
<StgValue><ssdm name="p_mid151_cast"/></StgValue>
</operation>

<operation id="928" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:823 %empty_78 = add i7 %p_mid151_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="929" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:824 %empty_79 = add i8 %p_mid151_cast23, i8 104

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:826 %select_ln45_3_cast = zext i6 %select_ln45_3

]]></Node>
<StgValue><ssdm name="select_ln45_3_cast"/></StgValue>
</operation>

<operation id="931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:827 %X_buf_addr = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_3_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr"/></StgValue>
</operation>

<operation id="932" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:828 %X_buf_load = load i8 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="933" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:869 %select_ln45_14 = select i1 %and_ln42, i7 %empty_74, i7 %select_ln42_14

]]></Node>
<StgValue><ssdm name="select_ln45_14"/></StgValue>
</operation>

<operation id="934" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:877 %select_ln45_16 = select i1 %and_ln42, i7 %empty_78, i7 %select_ln42_16

]]></Node>
<StgValue><ssdm name="select_ln45_16"/></StgValue>
</operation>

<operation id="935" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:884 %X_buf_load_14 = load i8 %X_buf_addr_14

]]></Node>
<StgValue><ssdm name="X_buf_load_14"/></StgValue>
</operation>

<operation id="936" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:888 %X_buf_load_15 = load i8 %X_buf_addr_15

]]></Node>
<StgValue><ssdm name="X_buf_load_15"/></StgValue>
</operation>

<operation id="937" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:896 %X_buf_load_17 = load i8 %X_buf_addr_17

]]></Node>
<StgValue><ssdm name="X_buf_load_17"/></StgValue>
</operation>

<operation id="938" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:897 %select_ln45_21 = select i1 %and_ln42, i8 %empty_75, i8 %select_ln42_21

]]></Node>
<StgValue><ssdm name="select_ln45_21"/></StgValue>
</operation>

<operation id="939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:898 %select_ln45_21_cast = zext i8 %select_ln45_21

]]></Node>
<StgValue><ssdm name="select_ln45_21_cast"/></StgValue>
</operation>

<operation id="940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:899 %X_buf_addr_18 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_21_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_18"/></StgValue>
</operation>

<operation id="941" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:900 %X_buf_load_18 = load i8 %X_buf_addr_18

]]></Node>
<StgValue><ssdm name="X_buf_load_18"/></StgValue>
</operation>

<operation id="942" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:905 %select_ln45_23 = select i1 %and_ln42, i8 %empty_79, i8 %select_ln42_23

]]></Node>
<StgValue><ssdm name="select_ln45_23"/></StgValue>
</operation>

<operation id="943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:906 %select_ln45_23_cast = zext i8 %select_ln45_23

]]></Node>
<StgValue><ssdm name="select_ln45_23_cast"/></StgValue>
</operation>

<operation id="944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:907 %X_buf_addr_20 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_23_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_20"/></StgValue>
</operation>

<operation id="945" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:908 %X_buf_load_20 = load i8 %X_buf_addr_20

]]></Node>
<StgValue><ssdm name="X_buf_load_20"/></StgValue>
</operation>

<operation id="946" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="15" op_0_bw="11">
<![CDATA[
for.inc120:971 %Y_buf_load = load i11 %Y_buf_addr

]]></Node>
<StgValue><ssdm name="Y_buf_load"/></StgValue>
</operation>

<operation id="947" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:977 %mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="948" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:983 %mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="949" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:990 %mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="950" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:997 %mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="951" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1004 %mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="952" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1011 %mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="953" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1018 %mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="954" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1024 %mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="955" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1030 %mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>

<operation id="956" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1037 %mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="957" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1044 %mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="958" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1051 %mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="959" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1058 %mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>

<operation id="960" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1065 %mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1117 %sext_ln1316_28 = sext i16 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1316_28"/></StgValue>
</operation>

<operation id="962" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1118 %mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28

]]></Node>
<StgValue><ssdm name="mul_ln1316_28"/></StgValue>
</operation>

<operation id="963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1123 %sext_ln1316_29 = sext i16 %r_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1316_29"/></StgValue>
</operation>

<operation id="964" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1124 %mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29

]]></Node>
<StgValue><ssdm name="mul_ln1316_29"/></StgValue>
</operation>

<operation id="965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1130 %sext_ln1316_30 = sext i16 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1316_30"/></StgValue>
</operation>

<operation id="966" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1131 %mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30

]]></Node>
<StgValue><ssdm name="mul_ln1316_30"/></StgValue>
</operation>

<operation id="967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1137 %sext_ln1316_31 = sext i16 %r_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1316_31"/></StgValue>
</operation>

<operation id="968" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1138 %mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31

]]></Node>
<StgValue><ssdm name="mul_ln1316_31"/></StgValue>
</operation>

<operation id="969" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1145 %mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32

]]></Node>
<StgValue><ssdm name="mul_ln1316_32"/></StgValue>
</operation>

<operation id="970" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1152 %mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33

]]></Node>
<StgValue><ssdm name="mul_ln1316_33"/></StgValue>
</operation>

<operation id="971" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1159 %mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34

]]></Node>
<StgValue><ssdm name="mul_ln1316_34"/></StgValue>
</operation>

<operation id="972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1164 %sext_ln1316_35 = sext i16 %r_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1316_35"/></StgValue>
</operation>

<operation id="973" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1165 %mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35

]]></Node>
<StgValue><ssdm name="mul_ln1316_35"/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1170 %sext_ln1316_36 = sext i16 %r_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1316_36"/></StgValue>
</operation>

<operation id="975" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1171 %mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36

]]></Node>
<StgValue><ssdm name="mul_ln1316_36"/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1177 %sext_ln1316_37 = sext i16 %r_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1316_37"/></StgValue>
</operation>

<operation id="977" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1178 %mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37

]]></Node>
<StgValue><ssdm name="mul_ln1316_37"/></StgValue>
</operation>

<operation id="978" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1184 %sext_ln1316_38 = sext i16 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1316_38"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1185 %mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38

]]></Node>
<StgValue><ssdm name="mul_ln1316_38"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1191 %sext_ln1316_39 = sext i16 %r_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1316_39"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1192 %mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39

]]></Node>
<StgValue><ssdm name="mul_ln1316_39"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1198 %sext_ln1316_40 = sext i16 %r_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1316_40"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1199 %mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40

]]></Node>
<StgValue><ssdm name="mul_ln1316_40"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1205 %sext_ln1316_41 = sext i16 %r_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1316_41"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1206 %mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41

]]></Node>
<StgValue><ssdm name="mul_ln1316_41"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1211 %sext_ln1316_42 = sext i16 %r_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1316_42"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1212 %mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42

]]></Node>
<StgValue><ssdm name="mul_ln1316_42"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1217 %sext_ln1316_43 = sext i16 %r_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1316_43"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1218 %mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43

]]></Node>
<StgValue><ssdm name="mul_ln1316_43"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1221 %zext_ln1317_46 = zext i10 %trunc_ln1317_72

]]></Node>
<StgValue><ssdm name="zext_ln1317_46"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1222 %lshr_ln1317_44 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_46

]]></Node>
<StgValue><ssdm name="lshr_ln1317_44"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1223 %r_V_44 = trunc i736 %lshr_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1228 %zext_ln1317_47 = zext i10 %trunc_ln1317_74

]]></Node>
<StgValue><ssdm name="zext_ln1317_47"/></StgValue>
</operation>

<operation id="994" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1229 %lshr_ln1317_45 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_47

]]></Node>
<StgValue><ssdm name="lshr_ln1317_45"/></StgValue>
</operation>

<operation id="995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1230 %r_V_45 = trunc i736 %lshr_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1235 %zext_ln1317_48 = zext i10 %trunc_ln1317_76

]]></Node>
<StgValue><ssdm name="zext_ln1317_48"/></StgValue>
</operation>

<operation id="997" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1236 %lshr_ln1317_46 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_48

]]></Node>
<StgValue><ssdm name="lshr_ln1317_46"/></StgValue>
</operation>

<operation id="998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1237 %r_V_46 = trunc i736 %lshr_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1242 %zext_ln1317_49 = zext i10 %trunc_ln1317_78

]]></Node>
<StgValue><ssdm name="zext_ln1317_49"/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1243 %lshr_ln1317_47 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_49

]]></Node>
<StgValue><ssdm name="lshr_ln1317_47"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1244 %r_V_47 = trunc i736 %lshr_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1271 %sext_ln1316_51 = sext i16 %r_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1316_51"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1272 %mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51

]]></Node>
<StgValue><ssdm name="mul_ln1316_51"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1278 %sext_ln1316_52 = sext i16 %r_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1316_52"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1279 %mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52

]]></Node>
<StgValue><ssdm name="mul_ln1316_52"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1292 %sext_ln1316_54 = sext i16 %r_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1316_54"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1293 %mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54

]]></Node>
<StgValue><ssdm name="mul_ln1316_54"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1299 %sext_ln1316_55 = sext i16 %r_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1316_55"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1300 %mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55

]]></Node>
<StgValue><ssdm name="mul_ln1316_55"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1315 %zext_ln1317_60 = zext i10 %trunc_ln1317_96

]]></Node>
<StgValue><ssdm name="zext_ln1317_60"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1316 %lshr_ln1317_58 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_60

]]></Node>
<StgValue><ssdm name="lshr_ln1317_58"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1317 %r_V_58 = trunc i736 %lshr_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1329 %zext_ln1317_62 = zext i10 %trunc_ln1317_100

]]></Node>
<StgValue><ssdm name="zext_ln1317_62"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1330 %lshr_ln1317_60 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_62

]]></Node>
<StgValue><ssdm name="lshr_ln1317_60"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1331 %r_V_60 = trunc i736 %lshr_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1336 %zext_ln1317_63 = zext i10 %trunc_ln1317_102

]]></Node>
<StgValue><ssdm name="zext_ln1317_63"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1337 %lshr_ln1317_61 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_63

]]></Node>
<StgValue><ssdm name="lshr_ln1317_61"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1338 %r_V_61 = trunc i736 %lshr_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1343 %zext_ln1317_64 = zext i10 %trunc_ln1317_104

]]></Node>
<StgValue><ssdm name="zext_ln1317_64"/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1344 %lshr_ln1317_62 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_64

]]></Node>
<StgValue><ssdm name="lshr_ln1317_62"/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1345 %r_V_62 = trunc i736 %lshr_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1349 %zext_ln1317_65 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_65"/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1350 %lshr_ln1317_63 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_65

]]></Node>
<StgValue><ssdm name="lshr_ln1317_63"/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1351 %r_V_63 = trunc i736 %lshr_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1355 %zext_ln1317_66 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_66"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1356 %lshr_ln1317_64 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_66

]]></Node>
<StgValue><ssdm name="lshr_ln1317_64"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1357 %r_V_64 = trunc i736 %lshr_ln1317_64

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1362 %zext_ln1317_67 = zext i10 %trunc_ln1317_108

]]></Node>
<StgValue><ssdm name="zext_ln1317_67"/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1363 %lshr_ln1317_65 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_67

]]></Node>
<StgValue><ssdm name="lshr_ln1317_65"/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1364 %r_V_65 = trunc i736 %lshr_ln1317_65

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1369 %zext_ln1317_68 = zext i10 %trunc_ln1317_110

]]></Node>
<StgValue><ssdm name="zext_ln1317_68"/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1370 %lshr_ln1317_66 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_68

]]></Node>
<StgValue><ssdm name="lshr_ln1317_66"/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1371 %r_V_66 = trunc i736 %lshr_ln1317_66

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="1034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1376 %zext_ln1317_69 = zext i10 %trunc_ln1317_112

]]></Node>
<StgValue><ssdm name="zext_ln1317_69"/></StgValue>
</operation>

<operation id="1035" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1377 %lshr_ln1317_67 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_69

]]></Node>
<StgValue><ssdm name="lshr_ln1317_67"/></StgValue>
</operation>

<operation id="1036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1378 %r_V_67 = trunc i736 %lshr_ln1317_67

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="1037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1383 %zext_ln1317_70 = zext i10 %trunc_ln1317_114

]]></Node>
<StgValue><ssdm name="zext_ln1317_70"/></StgValue>
</operation>

<operation id="1038" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1384 %lshr_ln1317_68 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_70

]]></Node>
<StgValue><ssdm name="lshr_ln1317_68"/></StgValue>
</operation>

<operation id="1039" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1385 %r_V_68 = trunc i736 %lshr_ln1317_68

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="1040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1390 %zext_ln1317_71 = zext i10 %trunc_ln1317_116

]]></Node>
<StgValue><ssdm name="zext_ln1317_71"/></StgValue>
</operation>

<operation id="1041" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1391 %lshr_ln1317_69 = lshr i736 %X_buf_load_9, i736 %zext_ln1317_71

]]></Node>
<StgValue><ssdm name="lshr_ln1317_69"/></StgValue>
</operation>

<operation id="1042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1392 %r_V_69 = trunc i736 %lshr_ln1317_69

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="1043" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1396 %zext_ln1317_72 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_72"/></StgValue>
</operation>

<operation id="1044" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1397 %lshr_ln1317_70 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_72

]]></Node>
<StgValue><ssdm name="lshr_ln1317_70"/></StgValue>
</operation>

<operation id="1045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1398 %r_V_70 = trunc i736 %lshr_ln1317_70

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="1046" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1402 %zext_ln1317_73 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_73"/></StgValue>
</operation>

<operation id="1047" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1403 %lshr_ln1317_71 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_73

]]></Node>
<StgValue><ssdm name="lshr_ln1317_71"/></StgValue>
</operation>

<operation id="1048" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1404 %r_V_71 = trunc i736 %lshr_ln1317_71

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="1049" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="6">
<![CDATA[
for.body39:30 %p_cast14 = zext i6 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="6">
<![CDATA[
for.body39:31 %p_cast13 = zext i6 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body39:32 %empty_54 = add i7 %p_cast13, i7 52

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body39:33 %empty_55 = add i8 %p_cast14, i8 104

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:239 %W_buf_load_44 = load i10 %W_buf_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_load_44"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:240 %sext_ln42_44 = sext i16 %W_buf_load_44

]]></Node>
<StgValue><ssdm name="sext_ln42_44"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:244 %W_buf_load_45 = load i10 %W_buf_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_load_45"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:245 %sext_ln42_45 = sext i16 %W_buf_load_45

]]></Node>
<StgValue><ssdm name="sext_ln42_45"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:249 %W_buf_load_46 = load i10 %W_buf_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_load_46"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:250 %sext_ln42_46 = sext i16 %W_buf_load_46

]]></Node>
<StgValue><ssdm name="sext_ln42_46"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:254 %W_buf_load_47 = load i10 %W_buf_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_load_47"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:255 %sext_ln42_47 = sext i16 %W_buf_load_47

]]></Node>
<StgValue><ssdm name="sext_ln42_47"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:259 %W_buf_load_48 = load i10 %W_buf_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_load_48"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:264 %W_buf_load_49 = load i10 %W_buf_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_load_49"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:269 %W_buf_load_50 = load i10 %W_buf_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_load_50"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:284 %W_buf_load_53 = load i10 %W_buf_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_load_53"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:299 %W_buf_load_56 = load i10 %W_buf_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_load_56"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:304 %W_buf_load_57 = load i10 %W_buf_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_load_57"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:310 %sext_ln42_58 = sext i16 %W_buf_load_58

]]></Node>
<StgValue><ssdm name="sext_ln42_58"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:314 %W_buf_load_59 = load i10 %W_buf_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_load_59"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:320 %sext_ln42_60 = sext i16 %W_buf_load_60

]]></Node>
<StgValue><ssdm name="sext_ln42_60"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:325 %sext_ln42_61 = sext i16 %W_buf_load_61

]]></Node>
<StgValue><ssdm name="sext_ln42_61"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:330 %sext_ln42_62 = sext i16 %W_buf_load_62

]]></Node>
<StgValue><ssdm name="sext_ln42_62"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:335 %sext_ln42_63 = sext i16 %W_buf_load_63

]]></Node>
<StgValue><ssdm name="sext_ln42_63"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:340 %sext_ln42_64 = sext i16 %W_buf_load_64

]]></Node>
<StgValue><ssdm name="sext_ln42_64"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:345 %sext_ln42_65 = sext i16 %W_buf_load_65

]]></Node>
<StgValue><ssdm name="sext_ln42_65"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:350 %sext_ln42_66 = sext i16 %W_buf_load_66

]]></Node>
<StgValue><ssdm name="sext_ln42_66"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:355 %sext_ln42_67 = sext i16 %W_buf_load_67

]]></Node>
<StgValue><ssdm name="sext_ln42_67"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:360 %sext_ln42_68 = sext i16 %W_buf_load_68

]]></Node>
<StgValue><ssdm name="sext_ln42_68"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:365 %sext_ln42_69 = sext i16 %W_buf_load_69

]]></Node>
<StgValue><ssdm name="sext_ln42_69"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:370 %sext_ln42_70 = sext i16 %W_buf_load_70

]]></Node>
<StgValue><ssdm name="sext_ln42_70"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:375 %sext_ln42_71 = sext i16 %W_buf_load_71

]]></Node>
<StgValue><ssdm name="sext_ln42_71"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:379 %W_buf_load_72 = load i10 %W_buf_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_load_72"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:384 %W_buf_load_73 = load i10 %W_buf_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_load_73"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:389 %W_buf_load_74 = load i10 %W_buf_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_load_74"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:394 %W_buf_load_75 = load i10 %W_buf_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_load_75"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:399 %W_buf_load_76 = load i10 %W_buf_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_load_76"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:404 %W_buf_load_77 = load i10 %W_buf_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_load_77"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:406 %add_ln42_78 = add i10 %empty_62, i10 78

]]></Node>
<StgValue><ssdm name="add_ln42_78"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:407 %add_ln42_78_cast = zext i10 %add_ln42_78

]]></Node>
<StgValue><ssdm name="add_ln42_78_cast"/></StgValue>
</operation>

<operation id="1089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:408 %W_buf_addr_78 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_78_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_78"/></StgValue>
</operation>

<operation id="1090" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:409 %W_buf_load_78 = load i10 %W_buf_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_load_78"/></StgValue>
</operation>

<operation id="1091" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:411 %add_ln42_79 = add i10 %empty_62, i10 79

]]></Node>
<StgValue><ssdm name="add_ln42_79"/></StgValue>
</operation>

<operation id="1092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:412 %add_ln42_79_cast = zext i10 %add_ln42_79

]]></Node>
<StgValue><ssdm name="add_ln42_79_cast"/></StgValue>
</operation>

<operation id="1093" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:413 %W_buf_addr_79 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_79_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_79"/></StgValue>
</operation>

<operation id="1094" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:414 %W_buf_load_79 = load i10 %W_buf_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_load_79"/></StgValue>
</operation>

<operation id="1095" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:416 %add_ln42_80 = add i10 %empty_62, i10 80

]]></Node>
<StgValue><ssdm name="add_ln42_80"/></StgValue>
</operation>

<operation id="1096" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:417 %add_ln42_80_cast = zext i10 %add_ln42_80

]]></Node>
<StgValue><ssdm name="add_ln42_80_cast"/></StgValue>
</operation>

<operation id="1097" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:418 %W_buf_addr_80 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_80_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_80"/></StgValue>
</operation>

<operation id="1098" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:419 %W_buf_load_80 = load i10 %W_buf_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_load_80"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:421 %add_ln42_81 = add i10 %empty_62, i10 81

]]></Node>
<StgValue><ssdm name="add_ln42_81"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:422 %add_ln42_81_cast = zext i10 %add_ln42_81

]]></Node>
<StgValue><ssdm name="add_ln42_81_cast"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:423 %W_buf_addr_81 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_81_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_81"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:424 %W_buf_load_81 = load i10 %W_buf_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_load_81"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:426 %add_ln42_82 = add i10 %empty_62, i10 82

]]></Node>
<StgValue><ssdm name="add_ln42_82"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:427 %add_ln42_82_cast = zext i10 %add_ln42_82

]]></Node>
<StgValue><ssdm name="add_ln42_82_cast"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:428 %W_buf_addr_82 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_82_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_82"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:429 %W_buf_load_82 = load i10 %W_buf_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_load_82"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:431 %add_ln42_83 = add i10 %empty_62, i10 83

]]></Node>
<StgValue><ssdm name="add_ln42_83"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:432 %add_ln42_83_cast = zext i10 %add_ln42_83

]]></Node>
<StgValue><ssdm name="add_ln42_83_cast"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:433 %W_buf_addr_83 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_83_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_83"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:434 %W_buf_load_83 = load i10 %W_buf_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_load_83"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:436 %add_ln42_84 = add i10 %empty_62, i10 84

]]></Node>
<StgValue><ssdm name="add_ln42_84"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:437 %add_ln42_84_cast = zext i10 %add_ln42_84

]]></Node>
<StgValue><ssdm name="add_ln42_84_cast"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:438 %W_buf_addr_84 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_84_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_84"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:439 %W_buf_load_84 = load i10 %W_buf_addr_84

]]></Node>
<StgValue><ssdm name="W_buf_load_84"/></StgValue>
</operation>

<operation id="1115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:441 %add_ln42_85 = add i10 %empty_62, i10 85

]]></Node>
<StgValue><ssdm name="add_ln42_85"/></StgValue>
</operation>

<operation id="1116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:442 %add_ln42_85_cast = zext i10 %add_ln42_85

]]></Node>
<StgValue><ssdm name="add_ln42_85_cast"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:443 %W_buf_addr_85 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_85_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_85"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:444 %W_buf_load_85 = load i10 %W_buf_addr_85

]]></Node>
<StgValue><ssdm name="W_buf_load_85"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:446 %add_ln42_86 = add i10 %empty_62, i10 86

]]></Node>
<StgValue><ssdm name="add_ln42_86"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:447 %add_ln42_86_cast = zext i10 %add_ln42_86

]]></Node>
<StgValue><ssdm name="add_ln42_86_cast"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:448 %W_buf_addr_86 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_86_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_86"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:449 %W_buf_load_86 = load i10 %W_buf_addr_86

]]></Node>
<StgValue><ssdm name="W_buf_load_86"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:451 %add_ln42_87 = add i10 %empty_62, i10 87

]]></Node>
<StgValue><ssdm name="add_ln42_87"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:452 %add_ln42_87_cast = zext i10 %add_ln42_87

]]></Node>
<StgValue><ssdm name="add_ln42_87_cast"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:453 %W_buf_addr_87 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_87_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_87"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:454 %W_buf_load_87 = load i10 %W_buf_addr_87

]]></Node>
<StgValue><ssdm name="W_buf_load_87"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:456 %add_ln42_88 = add i10 %empty_62, i10 88

]]></Node>
<StgValue><ssdm name="add_ln42_88"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:457 %add_ln42_88_cast = zext i10 %add_ln42_88

]]></Node>
<StgValue><ssdm name="add_ln42_88_cast"/></StgValue>
</operation>

<operation id="1129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:458 %W_buf_addr_88 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_88_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_88"/></StgValue>
</operation>

<operation id="1130" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:459 %W_buf_load_88 = load i10 %W_buf_addr_88

]]></Node>
<StgValue><ssdm name="W_buf_load_88"/></StgValue>
</operation>

<operation id="1131" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:461 %add_ln42_89 = add i10 %empty_62, i10 89

]]></Node>
<StgValue><ssdm name="add_ln42_89"/></StgValue>
</operation>

<operation id="1132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:462 %add_ln42_89_cast = zext i10 %add_ln42_89

]]></Node>
<StgValue><ssdm name="add_ln42_89_cast"/></StgValue>
</operation>

<operation id="1133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:463 %W_buf_addr_89 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_89_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_89"/></StgValue>
</operation>

<operation id="1134" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:464 %W_buf_load_89 = load i10 %W_buf_addr_89

]]></Node>
<StgValue><ssdm name="W_buf_load_89"/></StgValue>
</operation>

<operation id="1135" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:466 %add_ln42_90 = add i10 %empty_62, i10 90

]]></Node>
<StgValue><ssdm name="add_ln42_90"/></StgValue>
</operation>

<operation id="1136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:467 %add_ln42_90_cast = zext i10 %add_ln42_90

]]></Node>
<StgValue><ssdm name="add_ln42_90_cast"/></StgValue>
</operation>

<operation id="1137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:468 %W_buf_addr_90 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_90_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_90"/></StgValue>
</operation>

<operation id="1138" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:469 %W_buf_load_90 = load i10 %W_buf_addr_90

]]></Node>
<StgValue><ssdm name="W_buf_load_90"/></StgValue>
</operation>

<operation id="1139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:471 %add_ln42_91 = add i10 %empty_62, i10 91

]]></Node>
<StgValue><ssdm name="add_ln42_91"/></StgValue>
</operation>

<operation id="1140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:472 %add_ln42_91_cast = zext i10 %add_ln42_91

]]></Node>
<StgValue><ssdm name="add_ln42_91_cast"/></StgValue>
</operation>

<operation id="1141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:473 %W_buf_addr_91 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_91_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_91"/></StgValue>
</operation>

<operation id="1142" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:474 %W_buf_load_91 = load i10 %W_buf_addr_91

]]></Node>
<StgValue><ssdm name="W_buf_load_91"/></StgValue>
</operation>

<operation id="1143" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:476 %add_ln42_92 = add i10 %empty_62, i10 92

]]></Node>
<StgValue><ssdm name="add_ln42_92"/></StgValue>
</operation>

<operation id="1144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:477 %add_ln42_92_cast = zext i10 %add_ln42_92

]]></Node>
<StgValue><ssdm name="add_ln42_92_cast"/></StgValue>
</operation>

<operation id="1145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:478 %W_buf_addr_92 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_92_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_92"/></StgValue>
</operation>

<operation id="1146" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:479 %W_buf_load_92 = load i10 %W_buf_addr_92

]]></Node>
<StgValue><ssdm name="W_buf_load_92"/></StgValue>
</operation>

<operation id="1147" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:481 %add_ln42_93 = add i10 %empty_62, i10 93

]]></Node>
<StgValue><ssdm name="add_ln42_93"/></StgValue>
</operation>

<operation id="1148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:482 %add_ln42_93_cast = zext i10 %add_ln42_93

]]></Node>
<StgValue><ssdm name="add_ln42_93_cast"/></StgValue>
</operation>

<operation id="1149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:483 %W_buf_addr_93 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_93_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_93"/></StgValue>
</operation>

<operation id="1150" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:484 %W_buf_load_93 = load i10 %W_buf_addr_93

]]></Node>
<StgValue><ssdm name="W_buf_load_93"/></StgValue>
</operation>

<operation id="1151" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:486 %add_ln42_94 = add i10 %empty_62, i10 94

]]></Node>
<StgValue><ssdm name="add_ln42_94"/></StgValue>
</operation>

<operation id="1152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:487 %add_ln42_94_cast = zext i10 %add_ln42_94

]]></Node>
<StgValue><ssdm name="add_ln42_94_cast"/></StgValue>
</operation>

<operation id="1153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:488 %W_buf_addr_94 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_94_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_94"/></StgValue>
</operation>

<operation id="1154" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:489 %W_buf_load_94 = load i10 %W_buf_addr_94

]]></Node>
<StgValue><ssdm name="W_buf_load_94"/></StgValue>
</operation>

<operation id="1155" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:765 %select_ln42_15 = select i1 %icmp_ln45, i7 57, i7 %empty_54

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="1156" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:772 %select_ln42_22 = select i1 %icmp_ln45, i8 109, i8 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln42_22"/></StgValue>
</operation>

<operation id="1157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="6">
<![CDATA[
for.inc120:816 %p_mid149_cast22 = zext i6 %p_mid149

]]></Node>
<StgValue><ssdm name="p_mid149_cast22"/></StgValue>
</operation>

<operation id="1158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="6">
<![CDATA[
for.inc120:817 %p_mid149_cast = zext i6 %p_mid149

]]></Node>
<StgValue><ssdm name="p_mid149_cast"/></StgValue>
</operation>

<operation id="1159" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc120:818 %empty_76 = add i7 %p_mid149_cast, i7 52

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc120:819 %empty_77 = add i8 %p_mid149_cast22, i8 104

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1161" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:828 %X_buf_load = load i8 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="1162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="6">
<![CDATA[
for.inc120:838 %select_ln45_6_cast = zext i6 %select_ln45_6

]]></Node>
<StgValue><ssdm name="select_ln45_6_cast"/></StgValue>
</operation>

<operation id="1163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:839 %X_buf_addr_3 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_6_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_3"/></StgValue>
</operation>

<operation id="1164" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:840 %X_buf_load_3 = load i8 %X_buf_addr_3

]]></Node>
<StgValue><ssdm name="X_buf_load_3"/></StgValue>
</operation>

<operation id="1165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:870 %select_ln45_14_cast = zext i7 %select_ln45_14

]]></Node>
<StgValue><ssdm name="select_ln45_14_cast"/></StgValue>
</operation>

<operation id="1166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:871 %X_buf_addr_11 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_14_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_11"/></StgValue>
</operation>

<operation id="1167" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:872 %X_buf_load_11 = load i8 %X_buf_addr_11

]]></Node>
<StgValue><ssdm name="X_buf_load_11"/></StgValue>
</operation>

<operation id="1168" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc120:873 %select_ln45_15 = select i1 %and_ln42, i7 %empty_76, i7 %select_ln42_15

]]></Node>
<StgValue><ssdm name="select_ln45_15"/></StgValue>
</operation>

<operation id="1169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:874 %select_ln45_15_cast = zext i7 %select_ln45_15

]]></Node>
<StgValue><ssdm name="select_ln45_15_cast"/></StgValue>
</operation>

<operation id="1170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:875 %X_buf_addr_12 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_15_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_12"/></StgValue>
</operation>

<operation id="1171" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:876 %X_buf_load_12 = load i8 %X_buf_addr_12

]]></Node>
<StgValue><ssdm name="X_buf_load_12"/></StgValue>
</operation>

<operation id="1172" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:900 %X_buf_load_18 = load i8 %X_buf_addr_18

]]></Node>
<StgValue><ssdm name="X_buf_load_18"/></StgValue>
</operation>

<operation id="1173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc120:901 %select_ln45_22 = select i1 %and_ln42, i8 %empty_77, i8 %select_ln42_22

]]></Node>
<StgValue><ssdm name="select_ln45_22"/></StgValue>
</operation>

<operation id="1174" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:908 %X_buf_load_20 = load i8 %X_buf_addr_20

]]></Node>
<StgValue><ssdm name="X_buf_load_20"/></StgValue>
</operation>

<operation id="1175" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:977 %mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="1176" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:983 %mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="1177" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:990 %mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="1178" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:997 %mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="1179" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1004 %mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="1180" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1011 %mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="1181" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1018 %mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="1182" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1024 %mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="1183" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1030 %mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>

<operation id="1184" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1037 %mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="1185" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1044 %mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="1186" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1051 %mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="1187" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1058 %mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>

<operation id="1188" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1065 %mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="1189" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1118 %mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28

]]></Node>
<StgValue><ssdm name="mul_ln1316_28"/></StgValue>
</operation>

<operation id="1190" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1124 %mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29

]]></Node>
<StgValue><ssdm name="mul_ln1316_29"/></StgValue>
</operation>

<operation id="1191" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1131 %mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30

]]></Node>
<StgValue><ssdm name="mul_ln1316_30"/></StgValue>
</operation>

<operation id="1192" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1138 %mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31

]]></Node>
<StgValue><ssdm name="mul_ln1316_31"/></StgValue>
</operation>

<operation id="1193" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1145 %mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32

]]></Node>
<StgValue><ssdm name="mul_ln1316_32"/></StgValue>
</operation>

<operation id="1194" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1152 %mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33

]]></Node>
<StgValue><ssdm name="mul_ln1316_33"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1159 %mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34

]]></Node>
<StgValue><ssdm name="mul_ln1316_34"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1165 %mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35

]]></Node>
<StgValue><ssdm name="mul_ln1316_35"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1171 %mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36

]]></Node>
<StgValue><ssdm name="mul_ln1316_36"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1178 %mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37

]]></Node>
<StgValue><ssdm name="mul_ln1316_37"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1185 %mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38

]]></Node>
<StgValue><ssdm name="mul_ln1316_38"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1192 %mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39

]]></Node>
<StgValue><ssdm name="mul_ln1316_39"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1199 %mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40

]]></Node>
<StgValue><ssdm name="mul_ln1316_40"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1206 %mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41

]]></Node>
<StgValue><ssdm name="mul_ln1316_41"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1212 %mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42

]]></Node>
<StgValue><ssdm name="mul_ln1316_42"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1218 %mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43

]]></Node>
<StgValue><ssdm name="mul_ln1316_43"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1224 %sext_ln1316_44 = sext i16 %r_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1316_44"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1225 %mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44

]]></Node>
<StgValue><ssdm name="mul_ln1316_44"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1231 %sext_ln1316_45 = sext i16 %r_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1316_45"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1232 %mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45

]]></Node>
<StgValue><ssdm name="mul_ln1316_45"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1238 %sext_ln1316_46 = sext i16 %r_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1316_46"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1239 %mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46

]]></Node>
<StgValue><ssdm name="mul_ln1316_46"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1245 %sext_ln1316_47 = sext i16 %r_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1316_47"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1246 %mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47

]]></Node>
<StgValue><ssdm name="mul_ln1316_47"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1249 %zext_ln1317_50 = zext i10 %trunc_ln1317_80

]]></Node>
<StgValue><ssdm name="zext_ln1317_50"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1250 %lshr_ln1317_48 = lshr i736 %X_buf_load_6, i736 %zext_ln1317_50

]]></Node>
<StgValue><ssdm name="lshr_ln1317_48"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1251 %r_V_48 = trunc i736 %lshr_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1255 %zext_ln1317_51 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_51"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1256 %lshr_ln1317_49 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_51

]]></Node>
<StgValue><ssdm name="lshr_ln1317_49"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1257 %r_V_49 = trunc i736 %lshr_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1261 %zext_ln1317_52 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_52"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1262 %lshr_ln1317_50 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_52

]]></Node>
<StgValue><ssdm name="lshr_ln1317_50"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1263 %r_V_50 = trunc i736 %lshr_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1272 %mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51

]]></Node>
<StgValue><ssdm name="mul_ln1316_51"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1279 %mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52

]]></Node>
<StgValue><ssdm name="mul_ln1316_52"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1282 %zext_ln1317_55 = zext i10 %trunc_ln1317_88

]]></Node>
<StgValue><ssdm name="zext_ln1317_55"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1283 %lshr_ln1317_53 = lshr i736 %X_buf_load_7, i736 %zext_ln1317_55

]]></Node>
<StgValue><ssdm name="lshr_ln1317_53"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1284 %r_V_53 = trunc i736 %lshr_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1293 %mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54

]]></Node>
<StgValue><ssdm name="mul_ln1316_54"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1300 %mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55

]]></Node>
<StgValue><ssdm name="mul_ln1316_55"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1302 %zext_ln1317_58 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_58"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1303 %lshr_ln1317_56 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_58

]]></Node>
<StgValue><ssdm name="lshr_ln1317_56"/></StgValue>
</operation>

<operation id="1231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1304 %r_V_56 = trunc i736 %lshr_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="1232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1308 %zext_ln1317_59 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_59"/></StgValue>
</operation>

<operation id="1233" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1309 %lshr_ln1317_57 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_59

]]></Node>
<StgValue><ssdm name="lshr_ln1317_57"/></StgValue>
</operation>

<operation id="1234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1310 %r_V_57 = trunc i736 %lshr_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="1235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1318 %sext_ln1316_58 = sext i16 %r_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1316_58"/></StgValue>
</operation>

<operation id="1236" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1319 %mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58

]]></Node>
<StgValue><ssdm name="mul_ln1316_58"/></StgValue>
</operation>

<operation id="1237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1322 %zext_ln1317_61 = zext i10 %trunc_ln1317_98

]]></Node>
<StgValue><ssdm name="zext_ln1317_61"/></StgValue>
</operation>

<operation id="1238" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1323 %lshr_ln1317_59 = lshr i736 %X_buf_load_8, i736 %zext_ln1317_61

]]></Node>
<StgValue><ssdm name="lshr_ln1317_59"/></StgValue>
</operation>

<operation id="1239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1324 %r_V_59 = trunc i736 %lshr_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="1240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1332 %sext_ln1316_60 = sext i16 %r_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1316_60"/></StgValue>
</operation>

<operation id="1241" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1333 %mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60

]]></Node>
<StgValue><ssdm name="mul_ln1316_60"/></StgValue>
</operation>

<operation id="1242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1339 %sext_ln1316_61 = sext i16 %r_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1316_61"/></StgValue>
</operation>

<operation id="1243" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1340 %mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61

]]></Node>
<StgValue><ssdm name="mul_ln1316_61"/></StgValue>
</operation>

<operation id="1244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1346 %sext_ln1316_62 = sext i16 %r_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1316_62"/></StgValue>
</operation>

<operation id="1245" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1347 %mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62

]]></Node>
<StgValue><ssdm name="mul_ln1316_62"/></StgValue>
</operation>

<operation id="1246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1352 %sext_ln1316_63 = sext i16 %r_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1316_63"/></StgValue>
</operation>

<operation id="1247" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1353 %mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63

]]></Node>
<StgValue><ssdm name="mul_ln1316_63"/></StgValue>
</operation>

<operation id="1248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1358 %sext_ln1316_64 = sext i16 %r_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1316_64"/></StgValue>
</operation>

<operation id="1249" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1359 %mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64

]]></Node>
<StgValue><ssdm name="mul_ln1316_64"/></StgValue>
</operation>

<operation id="1250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1365 %sext_ln1316_65 = sext i16 %r_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1316_65"/></StgValue>
</operation>

<operation id="1251" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1366 %mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65

]]></Node>
<StgValue><ssdm name="mul_ln1316_65"/></StgValue>
</operation>

<operation id="1252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1372 %sext_ln1316_66 = sext i16 %r_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1316_66"/></StgValue>
</operation>

<operation id="1253" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1373 %mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66

]]></Node>
<StgValue><ssdm name="mul_ln1316_66"/></StgValue>
</operation>

<operation id="1254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1379 %sext_ln1316_67 = sext i16 %r_V_67

]]></Node>
<StgValue><ssdm name="sext_ln1316_67"/></StgValue>
</operation>

<operation id="1255" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1380 %mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67

]]></Node>
<StgValue><ssdm name="mul_ln1316_67"/></StgValue>
</operation>

<operation id="1256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1386 %sext_ln1316_68 = sext i16 %r_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1316_68"/></StgValue>
</operation>

<operation id="1257" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1387 %mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68

]]></Node>
<StgValue><ssdm name="mul_ln1316_68"/></StgValue>
</operation>

<operation id="1258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1393 %sext_ln1316_69 = sext i16 %r_V_69

]]></Node>
<StgValue><ssdm name="sext_ln1316_69"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1394 %mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69

]]></Node>
<StgValue><ssdm name="mul_ln1316_69"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1399 %sext_ln1316_70 = sext i16 %r_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1316_70"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1400 %mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70

]]></Node>
<StgValue><ssdm name="mul_ln1316_70"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1405 %sext_ln1316_71 = sext i16 %r_V_71

]]></Node>
<StgValue><ssdm name="sext_ln1316_71"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1406 %mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71

]]></Node>
<StgValue><ssdm name="mul_ln1316_71"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1409 %zext_ln1317_74 = zext i10 %trunc_ln1317_120

]]></Node>
<StgValue><ssdm name="zext_ln1317_74"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1410 %lshr_ln1317_72 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_74

]]></Node>
<StgValue><ssdm name="lshr_ln1317_72"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1411 %r_V_72 = trunc i736 %lshr_ln1317_72

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1416 %zext_ln1317_75 = zext i10 %trunc_ln1317_122

]]></Node>
<StgValue><ssdm name="zext_ln1317_75"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1417 %lshr_ln1317_73 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_75

]]></Node>
<StgValue><ssdm name="lshr_ln1317_73"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1418 %r_V_73 = trunc i736 %lshr_ln1317_73

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1423 %zext_ln1317_76 = zext i10 %trunc_ln1317_124

]]></Node>
<StgValue><ssdm name="zext_ln1317_76"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1424 %lshr_ln1317_74 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_76

]]></Node>
<StgValue><ssdm name="lshr_ln1317_74"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1425 %r_V_74 = trunc i736 %lshr_ln1317_74

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1430 %zext_ln1317_77 = zext i10 %trunc_ln1317_126

]]></Node>
<StgValue><ssdm name="zext_ln1317_77"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1431 %lshr_ln1317_75 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_77

]]></Node>
<StgValue><ssdm name="lshr_ln1317_75"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1432 %r_V_75 = trunc i736 %lshr_ln1317_75

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1437 %zext_ln1317_78 = zext i10 %trunc_ln1317_128

]]></Node>
<StgValue><ssdm name="zext_ln1317_78"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1438 %lshr_ln1317_76 = lshr i736 %X_buf_load_10, i736 %zext_ln1317_78

]]></Node>
<StgValue><ssdm name="lshr_ln1317_76"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1439 %r_V_76 = trunc i736 %lshr_ln1317_76

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1625 %zext_ln1317_106 = zext i10 %trunc_ln1317_176

]]></Node>
<StgValue><ssdm name="zext_ln1317_106"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1626 %lshr_ln1317_104 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_106

]]></Node>
<StgValue><ssdm name="lshr_ln1317_104"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1627 %r_V_104 = trunc i736 %lshr_ln1317_104

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1637 %zext_ln1317_108 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_108"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1638 %lshr_ln1317_106 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_108

]]></Node>
<StgValue><ssdm name="lshr_ln1317_106"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1639 %r_V_106 = trunc i736 %lshr_ln1317_106

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1651 %zext_ln1317_110 = zext i10 %trunc_ln1317_182

]]></Node>
<StgValue><ssdm name="zext_ln1317_110"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1652 %lshr_ln1317_108 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_110

]]></Node>
<StgValue><ssdm name="lshr_ln1317_108"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1653 %r_V_108 = trunc i736 %lshr_ln1317_108

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1745 %zext_ln1317_124 = zext i10 %trunc_ln1317_206

]]></Node>
<StgValue><ssdm name="zext_ln1317_124"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1746 %lshr_ln1317_122 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_124

]]></Node>
<StgValue><ssdm name="lshr_ln1317_122"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1747 %r_V_122 = trunc i736 %lshr_ln1317_122

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1759 %zext_ln1317_126 = zext i10 %trunc_ln1317_210

]]></Node>
<StgValue><ssdm name="zext_ln1317_126"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1760 %lshr_ln1317_124 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_126

]]></Node>
<StgValue><ssdm name="lshr_ln1317_124"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1761 %r_V_124 = trunc i736 %lshr_ln1317_124

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="1294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:260 %sext_ln42_48 = sext i16 %W_buf_load_48

]]></Node>
<StgValue><ssdm name="sext_ln42_48"/></StgValue>
</operation>

<operation id="1295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:265 %sext_ln42_49 = sext i16 %W_buf_load_49

]]></Node>
<StgValue><ssdm name="sext_ln42_49"/></StgValue>
</operation>

<operation id="1296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:270 %sext_ln42_50 = sext i16 %W_buf_load_50

]]></Node>
<StgValue><ssdm name="sext_ln42_50"/></StgValue>
</operation>

<operation id="1297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:285 %sext_ln42_53 = sext i16 %W_buf_load_53

]]></Node>
<StgValue><ssdm name="sext_ln42_53"/></StgValue>
</operation>

<operation id="1298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:300 %sext_ln42_56 = sext i16 %W_buf_load_56

]]></Node>
<StgValue><ssdm name="sext_ln42_56"/></StgValue>
</operation>

<operation id="1299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:305 %sext_ln42_57 = sext i16 %W_buf_load_57

]]></Node>
<StgValue><ssdm name="sext_ln42_57"/></StgValue>
</operation>

<operation id="1300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:315 %sext_ln42_59 = sext i16 %W_buf_load_59

]]></Node>
<StgValue><ssdm name="sext_ln42_59"/></StgValue>
</operation>

<operation id="1301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:380 %sext_ln42_72 = sext i16 %W_buf_load_72

]]></Node>
<StgValue><ssdm name="sext_ln42_72"/></StgValue>
</operation>

<operation id="1302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:385 %sext_ln42_73 = sext i16 %W_buf_load_73

]]></Node>
<StgValue><ssdm name="sext_ln42_73"/></StgValue>
</operation>

<operation id="1303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:390 %sext_ln42_74 = sext i16 %W_buf_load_74

]]></Node>
<StgValue><ssdm name="sext_ln42_74"/></StgValue>
</operation>

<operation id="1304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:395 %sext_ln42_75 = sext i16 %W_buf_load_75

]]></Node>
<StgValue><ssdm name="sext_ln42_75"/></StgValue>
</operation>

<operation id="1305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:400 %sext_ln42_76 = sext i16 %W_buf_load_76

]]></Node>
<StgValue><ssdm name="sext_ln42_76"/></StgValue>
</operation>

<operation id="1306" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:409 %W_buf_load_78 = load i10 %W_buf_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_load_78"/></StgValue>
</operation>

<operation id="1307" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:414 %W_buf_load_79 = load i10 %W_buf_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_load_79"/></StgValue>
</operation>

<operation id="1308" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:419 %W_buf_load_80 = load i10 %W_buf_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_load_80"/></StgValue>
</operation>

<operation id="1309" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:424 %W_buf_load_81 = load i10 %W_buf_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_load_81"/></StgValue>
</operation>

<operation id="1310" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:429 %W_buf_load_82 = load i10 %W_buf_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_load_82"/></StgValue>
</operation>

<operation id="1311" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:434 %W_buf_load_83 = load i10 %W_buf_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_load_83"/></StgValue>
</operation>

<operation id="1312" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:439 %W_buf_load_84 = load i10 %W_buf_addr_84

]]></Node>
<StgValue><ssdm name="W_buf_load_84"/></StgValue>
</operation>

<operation id="1313" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:444 %W_buf_load_85 = load i10 %W_buf_addr_85

]]></Node>
<StgValue><ssdm name="W_buf_load_85"/></StgValue>
</operation>

<operation id="1314" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:449 %W_buf_load_86 = load i10 %W_buf_addr_86

]]></Node>
<StgValue><ssdm name="W_buf_load_86"/></StgValue>
</operation>

<operation id="1315" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:454 %W_buf_load_87 = load i10 %W_buf_addr_87

]]></Node>
<StgValue><ssdm name="W_buf_load_87"/></StgValue>
</operation>

<operation id="1316" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:459 %W_buf_load_88 = load i10 %W_buf_addr_88

]]></Node>
<StgValue><ssdm name="W_buf_load_88"/></StgValue>
</operation>

<operation id="1317" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:464 %W_buf_load_89 = load i10 %W_buf_addr_89

]]></Node>
<StgValue><ssdm name="W_buf_load_89"/></StgValue>
</operation>

<operation id="1318" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:469 %W_buf_load_90 = load i10 %W_buf_addr_90

]]></Node>
<StgValue><ssdm name="W_buf_load_90"/></StgValue>
</operation>

<operation id="1319" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:474 %W_buf_load_91 = load i10 %W_buf_addr_91

]]></Node>
<StgValue><ssdm name="W_buf_load_91"/></StgValue>
</operation>

<operation id="1320" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:479 %W_buf_load_92 = load i10 %W_buf_addr_92

]]></Node>
<StgValue><ssdm name="W_buf_load_92"/></StgValue>
</operation>

<operation id="1321" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:484 %W_buf_load_93 = load i10 %W_buf_addr_93

]]></Node>
<StgValue><ssdm name="W_buf_load_93"/></StgValue>
</operation>

<operation id="1322" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:489 %W_buf_load_94 = load i10 %W_buf_addr_94

]]></Node>
<StgValue><ssdm name="W_buf_load_94"/></StgValue>
</operation>

<operation id="1323" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:491 %add_ln42_95 = add i10 %empty_62, i10 95

]]></Node>
<StgValue><ssdm name="add_ln42_95"/></StgValue>
</operation>

<operation id="1324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:492 %add_ln42_95_cast = zext i10 %add_ln42_95

]]></Node>
<StgValue><ssdm name="add_ln42_95_cast"/></StgValue>
</operation>

<operation id="1325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:493 %W_buf_addr_95 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_95_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_95"/></StgValue>
</operation>

<operation id="1326" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:494 %W_buf_load_95 = load i10 %W_buf_addr_95

]]></Node>
<StgValue><ssdm name="W_buf_load_95"/></StgValue>
</operation>

<operation id="1327" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:496 %add_ln42_96 = add i10 %empty_62, i10 96

]]></Node>
<StgValue><ssdm name="add_ln42_96"/></StgValue>
</operation>

<operation id="1328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:497 %add_ln42_96_cast = zext i10 %add_ln42_96

]]></Node>
<StgValue><ssdm name="add_ln42_96_cast"/></StgValue>
</operation>

<operation id="1329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:498 %W_buf_addr_96 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_96_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_96"/></StgValue>
</operation>

<operation id="1330" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:499 %W_buf_load_96 = load i10 %W_buf_addr_96

]]></Node>
<StgValue><ssdm name="W_buf_load_96"/></StgValue>
</operation>

<operation id="1331" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:501 %add_ln42_97 = add i10 %empty_62, i10 97

]]></Node>
<StgValue><ssdm name="add_ln42_97"/></StgValue>
</operation>

<operation id="1332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:502 %add_ln42_97_cast = zext i10 %add_ln42_97

]]></Node>
<StgValue><ssdm name="add_ln42_97_cast"/></StgValue>
</operation>

<operation id="1333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:503 %W_buf_addr_97 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_97_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_97"/></StgValue>
</operation>

<operation id="1334" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:504 %W_buf_load_97 = load i10 %W_buf_addr_97

]]></Node>
<StgValue><ssdm name="W_buf_load_97"/></StgValue>
</operation>

<operation id="1335" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:506 %add_ln42_98 = add i10 %empty_62, i10 98

]]></Node>
<StgValue><ssdm name="add_ln42_98"/></StgValue>
</operation>

<operation id="1336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:507 %add_ln42_98_cast = zext i10 %add_ln42_98

]]></Node>
<StgValue><ssdm name="add_ln42_98_cast"/></StgValue>
</operation>

<operation id="1337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:508 %W_buf_addr_98 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_98_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_98"/></StgValue>
</operation>

<operation id="1338" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:509 %W_buf_load_98 = load i10 %W_buf_addr_98

]]></Node>
<StgValue><ssdm name="W_buf_load_98"/></StgValue>
</operation>

<operation id="1339" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:511 %add_ln42_99 = add i10 %empty_62, i10 99

]]></Node>
<StgValue><ssdm name="add_ln42_99"/></StgValue>
</operation>

<operation id="1340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:512 %add_ln42_99_cast = zext i10 %add_ln42_99

]]></Node>
<StgValue><ssdm name="add_ln42_99_cast"/></StgValue>
</operation>

<operation id="1341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:513 %W_buf_addr_99 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_99_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_99"/></StgValue>
</operation>

<operation id="1342" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:514 %W_buf_load_99 = load i10 %W_buf_addr_99

]]></Node>
<StgValue><ssdm name="W_buf_load_99"/></StgValue>
</operation>

<operation id="1343" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:516 %add_ln42_100 = add i10 %empty_62, i10 100

]]></Node>
<StgValue><ssdm name="add_ln42_100"/></StgValue>
</operation>

<operation id="1344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:517 %add_ln42_100_cast = zext i10 %add_ln42_100

]]></Node>
<StgValue><ssdm name="add_ln42_100_cast"/></StgValue>
</operation>

<operation id="1345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:518 %W_buf_addr_100 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_100_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_100"/></StgValue>
</operation>

<operation id="1346" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:519 %W_buf_load_100 = load i10 %W_buf_addr_100

]]></Node>
<StgValue><ssdm name="W_buf_load_100"/></StgValue>
</operation>

<operation id="1347" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:521 %add_ln42_101 = add i10 %empty_62, i10 101

]]></Node>
<StgValue><ssdm name="add_ln42_101"/></StgValue>
</operation>

<operation id="1348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:522 %add_ln42_101_cast = zext i10 %add_ln42_101

]]></Node>
<StgValue><ssdm name="add_ln42_101_cast"/></StgValue>
</operation>

<operation id="1349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:523 %W_buf_addr_101 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_101_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_101"/></StgValue>
</operation>

<operation id="1350" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:524 %W_buf_load_101 = load i10 %W_buf_addr_101

]]></Node>
<StgValue><ssdm name="W_buf_load_101"/></StgValue>
</operation>

<operation id="1351" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:526 %add_ln42_102 = add i10 %empty_62, i10 102

]]></Node>
<StgValue><ssdm name="add_ln42_102"/></StgValue>
</operation>

<operation id="1352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:527 %add_ln42_102_cast = zext i10 %add_ln42_102

]]></Node>
<StgValue><ssdm name="add_ln42_102_cast"/></StgValue>
</operation>

<operation id="1353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:528 %W_buf_addr_102 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_102_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_102"/></StgValue>
</operation>

<operation id="1354" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:529 %W_buf_load_102 = load i10 %W_buf_addr_102

]]></Node>
<StgValue><ssdm name="W_buf_load_102"/></StgValue>
</operation>

<operation id="1355" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:531 %add_ln42_103 = add i10 %empty_62, i10 103

]]></Node>
<StgValue><ssdm name="add_ln42_103"/></StgValue>
</operation>

<operation id="1356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:532 %add_ln42_103_cast = zext i10 %add_ln42_103

]]></Node>
<StgValue><ssdm name="add_ln42_103_cast"/></StgValue>
</operation>

<operation id="1357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:533 %W_buf_addr_103 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_103_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_103"/></StgValue>
</operation>

<operation id="1358" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:534 %W_buf_load_103 = load i10 %W_buf_addr_103

]]></Node>
<StgValue><ssdm name="W_buf_load_103"/></StgValue>
</operation>

<operation id="1359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:540 %sext_ln42_104 = sext i16 %W_buf_load_104

]]></Node>
<StgValue><ssdm name="sext_ln42_104"/></StgValue>
</operation>

<operation id="1360" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:541 %add_ln42_105 = add i10 %empty_62, i10 105

]]></Node>
<StgValue><ssdm name="add_ln42_105"/></StgValue>
</operation>

<operation id="1361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:542 %add_ln42_105_cast = zext i10 %add_ln42_105

]]></Node>
<StgValue><ssdm name="add_ln42_105_cast"/></StgValue>
</operation>

<operation id="1362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:543 %W_buf_addr_105 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_105_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_105"/></StgValue>
</operation>

<operation id="1363" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:544 %W_buf_load_105 = load i10 %W_buf_addr_105

]]></Node>
<StgValue><ssdm name="W_buf_load_105"/></StgValue>
</operation>

<operation id="1364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:550 %sext_ln42_106 = sext i16 %W_buf_load_106

]]></Node>
<StgValue><ssdm name="sext_ln42_106"/></StgValue>
</operation>

<operation id="1365" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:551 %add_ln42_107 = add i10 %empty_62, i10 107

]]></Node>
<StgValue><ssdm name="add_ln42_107"/></StgValue>
</operation>

<operation id="1366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:552 %add_ln42_107_cast = zext i10 %add_ln42_107

]]></Node>
<StgValue><ssdm name="add_ln42_107_cast"/></StgValue>
</operation>

<operation id="1367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:553 %W_buf_addr_107 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_107_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_107"/></StgValue>
</operation>

<operation id="1368" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:554 %W_buf_load_107 = load i10 %W_buf_addr_107

]]></Node>
<StgValue><ssdm name="W_buf_load_107"/></StgValue>
</operation>

<operation id="1369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:560 %sext_ln42_108 = sext i16 %W_buf_load_108

]]></Node>
<StgValue><ssdm name="sext_ln42_108"/></StgValue>
</operation>

<operation id="1370" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:561 %add_ln42_109 = add i10 %empty_62, i10 109

]]></Node>
<StgValue><ssdm name="add_ln42_109"/></StgValue>
</operation>

<operation id="1371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:562 %add_ln42_109_cast = zext i10 %add_ln42_109

]]></Node>
<StgValue><ssdm name="add_ln42_109_cast"/></StgValue>
</operation>

<operation id="1372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:563 %W_buf_addr_109 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_109_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_109"/></StgValue>
</operation>

<operation id="1373" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:564 %W_buf_load_109 = load i10 %W_buf_addr_109

]]></Node>
<StgValue><ssdm name="W_buf_load_109"/></StgValue>
</operation>

<operation id="1374" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:566 %add_ln42_110 = add i10 %empty_62, i10 110

]]></Node>
<StgValue><ssdm name="add_ln42_110"/></StgValue>
</operation>

<operation id="1375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:567 %add_ln42_110_cast = zext i10 %add_ln42_110

]]></Node>
<StgValue><ssdm name="add_ln42_110_cast"/></StgValue>
</operation>

<operation id="1376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:568 %W_buf_addr_110 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_110_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_110"/></StgValue>
</operation>

<operation id="1377" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:569 %W_buf_load_110 = load i10 %W_buf_addr_110

]]></Node>
<StgValue><ssdm name="W_buf_load_110"/></StgValue>
</operation>

<operation id="1378" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:571 %add_ln42_111 = add i10 %empty_62, i10 111

]]></Node>
<StgValue><ssdm name="add_ln42_111"/></StgValue>
</operation>

<operation id="1379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:572 %add_ln42_111_cast = zext i10 %add_ln42_111

]]></Node>
<StgValue><ssdm name="add_ln42_111_cast"/></StgValue>
</operation>

<operation id="1380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:573 %W_buf_addr_111 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_111_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_111"/></StgValue>
</operation>

<operation id="1381" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:574 %W_buf_load_111 = load i10 %W_buf_addr_111

]]></Node>
<StgValue><ssdm name="W_buf_load_111"/></StgValue>
</operation>

<operation id="1382" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:576 %add_ln42_112 = add i10 %empty_62, i10 112

]]></Node>
<StgValue><ssdm name="add_ln42_112"/></StgValue>
</operation>

<operation id="1383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:577 %add_ln42_112_cast = zext i10 %add_ln42_112

]]></Node>
<StgValue><ssdm name="add_ln42_112_cast"/></StgValue>
</operation>

<operation id="1384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:578 %W_buf_addr_112 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_112_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_112"/></StgValue>
</operation>

<operation id="1385" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:579 %W_buf_load_112 = load i10 %W_buf_addr_112

]]></Node>
<StgValue><ssdm name="W_buf_load_112"/></StgValue>
</operation>

<operation id="1386" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:581 %add_ln42_113 = add i10 %empty_62, i10 113

]]></Node>
<StgValue><ssdm name="add_ln42_113"/></StgValue>
</operation>

<operation id="1387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:582 %add_ln42_113_cast = zext i10 %add_ln42_113

]]></Node>
<StgValue><ssdm name="add_ln42_113_cast"/></StgValue>
</operation>

<operation id="1388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:583 %W_buf_addr_113 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_113_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_113"/></StgValue>
</operation>

<operation id="1389" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:584 %W_buf_load_113 = load i10 %W_buf_addr_113

]]></Node>
<StgValue><ssdm name="W_buf_load_113"/></StgValue>
</operation>

<operation id="1390" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:586 %add_ln42_114 = add i10 %empty_62, i10 114

]]></Node>
<StgValue><ssdm name="add_ln42_114"/></StgValue>
</operation>

<operation id="1391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:587 %add_ln42_114_cast = zext i10 %add_ln42_114

]]></Node>
<StgValue><ssdm name="add_ln42_114_cast"/></StgValue>
</operation>

<operation id="1392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:588 %W_buf_addr_114 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_114_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_114"/></StgValue>
</operation>

<operation id="1393" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:589 %W_buf_load_114 = load i10 %W_buf_addr_114

]]></Node>
<StgValue><ssdm name="W_buf_load_114"/></StgValue>
</operation>

<operation id="1394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:630 %sext_ln42_122 = sext i16 %W_buf_load_122

]]></Node>
<StgValue><ssdm name="sext_ln42_122"/></StgValue>
</operation>

<operation id="1395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:640 %sext_ln42_124 = sext i16 %W_buf_load_124

]]></Node>
<StgValue><ssdm name="sext_ln42_124"/></StgValue>
</operation>

<operation id="1396" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:840 %X_buf_load_3 = load i8 %X_buf_addr_3

]]></Node>
<StgValue><ssdm name="X_buf_load_3"/></StgValue>
</operation>

<operation id="1397" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:872 %X_buf_load_11 = load i8 %X_buf_addr_11

]]></Node>
<StgValue><ssdm name="X_buf_load_11"/></StgValue>
</operation>

<operation id="1398" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:876 %X_buf_load_12 = load i8 %X_buf_addr_12

]]></Node>
<StgValue><ssdm name="X_buf_load_12"/></StgValue>
</operation>

<operation id="1399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="7">
<![CDATA[
for.inc120:878 %select_ln45_16_cast = zext i7 %select_ln45_16

]]></Node>
<StgValue><ssdm name="select_ln45_16_cast"/></StgValue>
</operation>

<operation id="1400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:879 %X_buf_addr_13 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_16_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_13"/></StgValue>
</operation>

<operation id="1401" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:880 %X_buf_load_13 = load i8 %X_buf_addr_13

]]></Node>
<StgValue><ssdm name="X_buf_load_13"/></StgValue>
</operation>

<operation id="1402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:890 %select_ln45_19_cast = zext i8 %select_ln45_19

]]></Node>
<StgValue><ssdm name="select_ln45_19_cast"/></StgValue>
</operation>

<operation id="1403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:891 %X_buf_addr_16 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_19_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_16"/></StgValue>
</operation>

<operation id="1404" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:892 %X_buf_load_16 = load i8 %X_buf_addr_16

]]></Node>
<StgValue><ssdm name="X_buf_load_16"/></StgValue>
</operation>

<operation id="1405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="8">
<![CDATA[
for.inc120:902 %select_ln45_22_cast = zext i8 %select_ln45_22

]]></Node>
<StgValue><ssdm name="select_ln45_22_cast"/></StgValue>
</operation>

<operation id="1406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:903 %X_buf_addr_19 = getelementptr i736 %X_buf, i64 0, i64 %select_ln45_22_cast

]]></Node>
<StgValue><ssdm name="X_buf_addr_19"/></StgValue>
</operation>

<operation id="1407" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:904 %X_buf_load_19 = load i8 %X_buf_addr_19

]]></Node>
<StgValue><ssdm name="X_buf_load_19"/></StgValue>
</operation>

<operation id="1408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:916 %zext_ln1317 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317"/></StgValue>
</operation>

<operation id="1409" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:917 %lshr_ln1317 = lshr i736 %X_buf_load, i736 %zext_ln1317

]]></Node>
<StgValue><ssdm name="lshr_ln1317"/></StgValue>
</operation>

<operation id="1410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:918 %r_V = trunc i736 %lshr_ln1317

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:924 %zext_ln1317_2 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_2"/></StgValue>
</operation>

<operation id="1412" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:925 %lshr_ln1317_1 = lshr i736 %X_buf_load, i736 %zext_ln1317_2

]]></Node>
<StgValue><ssdm name="lshr_ln1317_1"/></StgValue>
</operation>

<operation id="1413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:926 %r_V_1 = trunc i736 %lshr_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="1414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:933 %zext_ln1317_3 = zext i10 %trunc_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_3"/></StgValue>
</operation>

<operation id="1415" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:934 %lshr_ln1317_2 = lshr i736 %X_buf_load, i736 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="lshr_ln1317_2"/></StgValue>
</operation>

<operation id="1416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:935 %r_V_2 = trunc i736 %lshr_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="1417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:941 %zext_ln1317_4 = zext i10 %trunc_ln1317_2

]]></Node>
<StgValue><ssdm name="zext_ln1317_4"/></StgValue>
</operation>

<operation id="1418" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:942 %lshr_ln1317_3 = lshr i736 %X_buf_load, i736 %zext_ln1317_4

]]></Node>
<StgValue><ssdm name="lshr_ln1317_3"/></StgValue>
</operation>

<operation id="1419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:943 %r_V_3 = trunc i736 %lshr_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="1420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:949 %zext_ln1317_5 = zext i10 %trunc_ln1317_4

]]></Node>
<StgValue><ssdm name="zext_ln1317_5"/></StgValue>
</operation>

<operation id="1421" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:950 %lshr_ln1317_4 = lshr i736 %X_buf_load, i736 %zext_ln1317_5

]]></Node>
<StgValue><ssdm name="lshr_ln1317_4"/></StgValue>
</operation>

<operation id="1422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:951 %r_V_4 = trunc i736 %lshr_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:957 %zext_ln1317_6 = zext i10 %trunc_ln1317_6

]]></Node>
<StgValue><ssdm name="zext_ln1317_6"/></StgValue>
</operation>

<operation id="1424" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:958 %lshr_ln1317_5 = lshr i736 %X_buf_load, i736 %zext_ln1317_6

]]></Node>
<StgValue><ssdm name="lshr_ln1317_5"/></StgValue>
</operation>

<operation id="1425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:959 %r_V_5 = trunc i736 %lshr_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="1426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:965 %zext_ln1317_7 = zext i10 %trunc_ln1317_8

]]></Node>
<StgValue><ssdm name="zext_ln1317_7"/></StgValue>
</operation>

<operation id="1427" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:966 %lshr_ln1317_6 = lshr i736 %X_buf_load, i736 %zext_ln1317_7

]]></Node>
<StgValue><ssdm name="lshr_ln1317_6"/></StgValue>
</operation>

<operation id="1428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:967 %r_V_6 = trunc i736 %lshr_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="1429" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:977 %mul_ln1316_7 = mul i29 %sext_ln1316_7, i29 %sext_ln42_7

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="1430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:978 %trunc_ln864_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_7, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_7"/></StgValue>
</operation>

<operation id="1431" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:983 %mul_ln1316_8 = mul i29 %sext_ln1316_8, i29 %sext_ln42_8

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="1432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:984 %trunc_ln864_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_8, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_8"/></StgValue>
</operation>

<operation id="1433" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:990 %mul_ln1316_9 = mul i29 %sext_ln1316_9, i29 %sext_ln42_9

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="1434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:991 %trunc_ln864_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_9, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_9"/></StgValue>
</operation>

<operation id="1435" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:997 %mul_ln1316_10 = mul i29 %sext_ln1316_10, i29 %sext_ln42_10

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="1436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:998 %trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_10, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_s"/></StgValue>
</operation>

<operation id="1437" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1004 %mul_ln1316_11 = mul i29 %sext_ln1316_11, i29 %sext_ln42_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="1438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1005 %trunc_ln864_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_11, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_10"/></StgValue>
</operation>

<operation id="1439" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1011 %mul_ln1316_12 = mul i29 %sext_ln1316_12, i29 %sext_ln42_12

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="1440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1012 %trunc_ln864_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_12, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_11"/></StgValue>
</operation>

<operation id="1441" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1018 %mul_ln1316_13 = mul i29 %sext_ln1316_13, i29 %sext_ln42_13

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="1442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1019 %trunc_ln864_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_13, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_12"/></StgValue>
</operation>

<operation id="1443" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1024 %mul_ln1316_14 = mul i29 %sext_ln1316_14, i29 %sext_ln42_14

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="1444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1025 %trunc_ln864_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_14, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_13"/></StgValue>
</operation>

<operation id="1445" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1030 %mul_ln1316_15 = mul i29 %sext_ln1316_15, i29 %sext_ln42_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>

<operation id="1446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1031 %trunc_ln864_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_15, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_14"/></StgValue>
</operation>

<operation id="1447" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1037 %mul_ln1316_16 = mul i29 %sext_ln1316_16, i29 %sext_ln42_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="1448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1038 %trunc_ln864_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_16, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_15"/></StgValue>
</operation>

<operation id="1449" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1044 %mul_ln1316_17 = mul i29 %sext_ln1316_17, i29 %sext_ln42_17

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="1450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1045 %trunc_ln864_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_17, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_16"/></StgValue>
</operation>

<operation id="1451" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1051 %mul_ln1316_18 = mul i29 %sext_ln1316_18, i29 %sext_ln42_18

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="1452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1052 %trunc_ln864_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_18, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_17"/></StgValue>
</operation>

<operation id="1453" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1058 %mul_ln1316_19 = mul i29 %sext_ln1316_19, i29 %sext_ln42_19

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>

<operation id="1454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1059 %trunc_ln864_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_19, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_18"/></StgValue>
</operation>

<operation id="1455" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1065 %mul_ln1316_20 = mul i29 %sext_ln1316_20, i29 %sext_ln42_20

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="1456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1066 %trunc_ln864_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_20, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_19"/></StgValue>
</operation>

<operation id="1457" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1118 %mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28

]]></Node>
<StgValue><ssdm name="mul_ln1316_28"/></StgValue>
</operation>

<operation id="1458" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1124 %mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29

]]></Node>
<StgValue><ssdm name="mul_ln1316_29"/></StgValue>
</operation>

<operation id="1459" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1131 %mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30

]]></Node>
<StgValue><ssdm name="mul_ln1316_30"/></StgValue>
</operation>

<operation id="1460" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1138 %mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31

]]></Node>
<StgValue><ssdm name="mul_ln1316_31"/></StgValue>
</operation>

<operation id="1461" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1145 %mul_ln1316_32 = mul i29 %sext_ln1316_32, i29 %sext_ln42_32

]]></Node>
<StgValue><ssdm name="mul_ln1316_32"/></StgValue>
</operation>

<operation id="1462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1146 %trunc_ln864_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_32, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_31"/></StgValue>
</operation>

<operation id="1463" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1152 %mul_ln1316_33 = mul i29 %sext_ln1316_33, i29 %sext_ln42_33

]]></Node>
<StgValue><ssdm name="mul_ln1316_33"/></StgValue>
</operation>

<operation id="1464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1153 %trunc_ln864_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_33, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_32"/></StgValue>
</operation>

<operation id="1465" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1159 %mul_ln1316_34 = mul i29 %sext_ln1316_34, i29 %sext_ln42_34

]]></Node>
<StgValue><ssdm name="mul_ln1316_34"/></StgValue>
</operation>

<operation id="1466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1160 %trunc_ln864_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_34, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_33"/></StgValue>
</operation>

<operation id="1467" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1165 %mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35

]]></Node>
<StgValue><ssdm name="mul_ln1316_35"/></StgValue>
</operation>

<operation id="1468" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1171 %mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36

]]></Node>
<StgValue><ssdm name="mul_ln1316_36"/></StgValue>
</operation>

<operation id="1469" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1178 %mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37

]]></Node>
<StgValue><ssdm name="mul_ln1316_37"/></StgValue>
</operation>

<operation id="1470" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1185 %mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38

]]></Node>
<StgValue><ssdm name="mul_ln1316_38"/></StgValue>
</operation>

<operation id="1471" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1192 %mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39

]]></Node>
<StgValue><ssdm name="mul_ln1316_39"/></StgValue>
</operation>

<operation id="1472" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1199 %mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40

]]></Node>
<StgValue><ssdm name="mul_ln1316_40"/></StgValue>
</operation>

<operation id="1473" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1206 %mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41

]]></Node>
<StgValue><ssdm name="mul_ln1316_41"/></StgValue>
</operation>

<operation id="1474" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1212 %mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42

]]></Node>
<StgValue><ssdm name="mul_ln1316_42"/></StgValue>
</operation>

<operation id="1475" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1218 %mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43

]]></Node>
<StgValue><ssdm name="mul_ln1316_43"/></StgValue>
</operation>

<operation id="1476" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1225 %mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44

]]></Node>
<StgValue><ssdm name="mul_ln1316_44"/></StgValue>
</operation>

<operation id="1477" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1232 %mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45

]]></Node>
<StgValue><ssdm name="mul_ln1316_45"/></StgValue>
</operation>

<operation id="1478" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1239 %mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46

]]></Node>
<StgValue><ssdm name="mul_ln1316_46"/></StgValue>
</operation>

<operation id="1479" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1246 %mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47

]]></Node>
<StgValue><ssdm name="mul_ln1316_47"/></StgValue>
</operation>

<operation id="1480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1252 %sext_ln1316_48 = sext i16 %r_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1316_48"/></StgValue>
</operation>

<operation id="1481" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1253 %mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48

]]></Node>
<StgValue><ssdm name="mul_ln1316_48"/></StgValue>
</operation>

<operation id="1482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1258 %sext_ln1316_49 = sext i16 %r_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1316_49"/></StgValue>
</operation>

<operation id="1483" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1259 %mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49

]]></Node>
<StgValue><ssdm name="mul_ln1316_49"/></StgValue>
</operation>

<operation id="1484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1264 %sext_ln1316_50 = sext i16 %r_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1316_50"/></StgValue>
</operation>

<operation id="1485" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1265 %mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50

]]></Node>
<StgValue><ssdm name="mul_ln1316_50"/></StgValue>
</operation>

<operation id="1486" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1272 %mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51

]]></Node>
<StgValue><ssdm name="mul_ln1316_51"/></StgValue>
</operation>

<operation id="1487" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1279 %mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52

]]></Node>
<StgValue><ssdm name="mul_ln1316_52"/></StgValue>
</operation>

<operation id="1488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1285 %sext_ln1316_53 = sext i16 %r_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1316_53"/></StgValue>
</operation>

<operation id="1489" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1286 %mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53

]]></Node>
<StgValue><ssdm name="mul_ln1316_53"/></StgValue>
</operation>

<operation id="1490" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1293 %mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54

]]></Node>
<StgValue><ssdm name="mul_ln1316_54"/></StgValue>
</operation>

<operation id="1491" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1300 %mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55

]]></Node>
<StgValue><ssdm name="mul_ln1316_55"/></StgValue>
</operation>

<operation id="1492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1305 %sext_ln1316_56 = sext i16 %r_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1316_56"/></StgValue>
</operation>

<operation id="1493" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1306 %mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56

]]></Node>
<StgValue><ssdm name="mul_ln1316_56"/></StgValue>
</operation>

<operation id="1494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1311 %sext_ln1316_57 = sext i16 %r_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1316_57"/></StgValue>
</operation>

<operation id="1495" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1312 %mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57

]]></Node>
<StgValue><ssdm name="mul_ln1316_57"/></StgValue>
</operation>

<operation id="1496" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1319 %mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58

]]></Node>
<StgValue><ssdm name="mul_ln1316_58"/></StgValue>
</operation>

<operation id="1497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1325 %sext_ln1316_59 = sext i16 %r_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1316_59"/></StgValue>
</operation>

<operation id="1498" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1326 %mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59

]]></Node>
<StgValue><ssdm name="mul_ln1316_59"/></StgValue>
</operation>

<operation id="1499" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1333 %mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60

]]></Node>
<StgValue><ssdm name="mul_ln1316_60"/></StgValue>
</operation>

<operation id="1500" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1340 %mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61

]]></Node>
<StgValue><ssdm name="mul_ln1316_61"/></StgValue>
</operation>

<operation id="1501" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1347 %mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62

]]></Node>
<StgValue><ssdm name="mul_ln1316_62"/></StgValue>
</operation>

<operation id="1502" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1353 %mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63

]]></Node>
<StgValue><ssdm name="mul_ln1316_63"/></StgValue>
</operation>

<operation id="1503" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1359 %mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64

]]></Node>
<StgValue><ssdm name="mul_ln1316_64"/></StgValue>
</operation>

<operation id="1504" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1366 %mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65

]]></Node>
<StgValue><ssdm name="mul_ln1316_65"/></StgValue>
</operation>

<operation id="1505" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1373 %mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66

]]></Node>
<StgValue><ssdm name="mul_ln1316_66"/></StgValue>
</operation>

<operation id="1506" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1380 %mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67

]]></Node>
<StgValue><ssdm name="mul_ln1316_67"/></StgValue>
</operation>

<operation id="1507" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1387 %mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68

]]></Node>
<StgValue><ssdm name="mul_ln1316_68"/></StgValue>
</operation>

<operation id="1508" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1394 %mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69

]]></Node>
<StgValue><ssdm name="mul_ln1316_69"/></StgValue>
</operation>

<operation id="1509" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1400 %mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70

]]></Node>
<StgValue><ssdm name="mul_ln1316_70"/></StgValue>
</operation>

<operation id="1510" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1406 %mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71

]]></Node>
<StgValue><ssdm name="mul_ln1316_71"/></StgValue>
</operation>

<operation id="1511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1412 %sext_ln1316_72 = sext i16 %r_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1316_72"/></StgValue>
</operation>

<operation id="1512" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1413 %mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72

]]></Node>
<StgValue><ssdm name="mul_ln1316_72"/></StgValue>
</operation>

<operation id="1513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1419 %sext_ln1316_73 = sext i16 %r_V_73

]]></Node>
<StgValue><ssdm name="sext_ln1316_73"/></StgValue>
</operation>

<operation id="1514" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1420 %mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73

]]></Node>
<StgValue><ssdm name="mul_ln1316_73"/></StgValue>
</operation>

<operation id="1515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1426 %sext_ln1316_74 = sext i16 %r_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1316_74"/></StgValue>
</operation>

<operation id="1516" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1427 %mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74

]]></Node>
<StgValue><ssdm name="mul_ln1316_74"/></StgValue>
</operation>

<operation id="1517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1433 %sext_ln1316_75 = sext i16 %r_V_75

]]></Node>
<StgValue><ssdm name="sext_ln1316_75"/></StgValue>
</operation>

<operation id="1518" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1434 %mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75

]]></Node>
<StgValue><ssdm name="mul_ln1316_75"/></StgValue>
</operation>

<operation id="1519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1440 %sext_ln1316_76 = sext i16 %r_V_76

]]></Node>
<StgValue><ssdm name="sext_ln1316_76"/></StgValue>
</operation>

<operation id="1520" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1441 %mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76

]]></Node>
<StgValue><ssdm name="mul_ln1316_76"/></StgValue>
</operation>

<operation id="1521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1584 %zext_ln1317_100 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_100"/></StgValue>
</operation>

<operation id="1522" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1585 %lshr_ln1317_98 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_100

]]></Node>
<StgValue><ssdm name="lshr_ln1317_98"/></StgValue>
</operation>

<operation id="1523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1586 %r_V_98 = trunc i736 %lshr_ln1317_98

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="1524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1590 %zext_ln1317_101 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_101"/></StgValue>
</operation>

<operation id="1525" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1591 %lshr_ln1317_99 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_101

]]></Node>
<StgValue><ssdm name="lshr_ln1317_99"/></StgValue>
</operation>

<operation id="1526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1592 %r_V_99 = trunc i736 %lshr_ln1317_99

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="1527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1597 %zext_ln1317_102 = zext i10 %trunc_ln1317_168

]]></Node>
<StgValue><ssdm name="zext_ln1317_102"/></StgValue>
</operation>

<operation id="1528" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1598 %lshr_ln1317_100 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_102

]]></Node>
<StgValue><ssdm name="lshr_ln1317_100"/></StgValue>
</operation>

<operation id="1529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1599 %r_V_100 = trunc i736 %lshr_ln1317_100

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="1530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1604 %zext_ln1317_103 = zext i10 %trunc_ln1317_170

]]></Node>
<StgValue><ssdm name="zext_ln1317_103"/></StgValue>
</operation>

<operation id="1531" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1605 %lshr_ln1317_101 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_103

]]></Node>
<StgValue><ssdm name="lshr_ln1317_101"/></StgValue>
</operation>

<operation id="1532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1606 %r_V_101 = trunc i736 %lshr_ln1317_101

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="1533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1611 %zext_ln1317_104 = zext i10 %trunc_ln1317_172

]]></Node>
<StgValue><ssdm name="zext_ln1317_104"/></StgValue>
</operation>

<operation id="1534" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1612 %lshr_ln1317_102 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_104

]]></Node>
<StgValue><ssdm name="lshr_ln1317_102"/></StgValue>
</operation>

<operation id="1535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1613 %r_V_102 = trunc i736 %lshr_ln1317_102

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="1536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1618 %zext_ln1317_105 = zext i10 %trunc_ln1317_174

]]></Node>
<StgValue><ssdm name="zext_ln1317_105"/></StgValue>
</operation>

<operation id="1537" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1619 %lshr_ln1317_103 = lshr i736 %X_buf_load_14, i736 %zext_ln1317_105

]]></Node>
<StgValue><ssdm name="lshr_ln1317_103"/></StgValue>
</operation>

<operation id="1538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1620 %r_V_103 = trunc i736 %lshr_ln1317_103

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="1539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1628 %sext_ln1316_104 = sext i16 %r_V_104

]]></Node>
<StgValue><ssdm name="sext_ln1316_104"/></StgValue>
</operation>

<operation id="1540" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1629 %mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104

]]></Node>
<StgValue><ssdm name="mul_ln1316_104"/></StgValue>
</operation>

<operation id="1541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1631 %zext_ln1317_107 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_107"/></StgValue>
</operation>

<operation id="1542" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1632 %lshr_ln1317_105 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_107

]]></Node>
<StgValue><ssdm name="lshr_ln1317_105"/></StgValue>
</operation>

<operation id="1543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1633 %r_V_105 = trunc i736 %lshr_ln1317_105

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="1544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1640 %sext_ln1316_106 = sext i16 %r_V_106

]]></Node>
<StgValue><ssdm name="sext_ln1316_106"/></StgValue>
</operation>

<operation id="1545" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1641 %mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106

]]></Node>
<StgValue><ssdm name="mul_ln1316_106"/></StgValue>
</operation>

<operation id="1546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1644 %zext_ln1317_109 = zext i10 %trunc_ln1317_180

]]></Node>
<StgValue><ssdm name="zext_ln1317_109"/></StgValue>
</operation>

<operation id="1547" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1645 %lshr_ln1317_107 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_109

]]></Node>
<StgValue><ssdm name="lshr_ln1317_107"/></StgValue>
</operation>

<operation id="1548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1646 %r_V_107 = trunc i736 %lshr_ln1317_107

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="1549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1654 %sext_ln1316_108 = sext i16 %r_V_108

]]></Node>
<StgValue><ssdm name="sext_ln1316_108"/></StgValue>
</operation>

<operation id="1550" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1655 %mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108

]]></Node>
<StgValue><ssdm name="mul_ln1316_108"/></StgValue>
</operation>

<operation id="1551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1748 %sext_ln1316_122 = sext i16 %r_V_122

]]></Node>
<StgValue><ssdm name="sext_ln1316_122"/></StgValue>
</operation>

<operation id="1552" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1749 %mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122

]]></Node>
<StgValue><ssdm name="mul_ln1316_122"/></StgValue>
</operation>

<operation id="1553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1762 %sext_ln1316_124 = sext i16 %r_V_124

]]></Node>
<StgValue><ssdm name="sext_ln1316_124"/></StgValue>
</operation>

<operation id="1554" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1763 %mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124

]]></Node>
<StgValue><ssdm name="mul_ln1316_124"/></StgValue>
</operation>

<operation id="1555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1772 %zext_ln1317_128 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_128"/></StgValue>
</operation>

<operation id="1556" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1773 %lshr_ln1317_126 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_128

]]></Node>
<StgValue><ssdm name="lshr_ln1317_126"/></StgValue>
</operation>

<operation id="1557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1774 %r_V_126 = trunc i736 %lshr_ln1317_126

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="1558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1907 %zext_ln1317_148 = zext i10 %trunc_ln1317_248

]]></Node>
<StgValue><ssdm name="zext_ln1317_148"/></StgValue>
</operation>

<operation id="1559" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1908 %lshr_ln1317_146 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_148

]]></Node>
<StgValue><ssdm name="lshr_ln1317_146"/></StgValue>
</operation>

<operation id="1560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1909 %r_V_146 = trunc i736 %lshr_ln1317_146

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2154 %trunc_ln859_80 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_7, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_80"/></StgValue>
</operation>

<operation id="1562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2155 %trunc_ln859_81 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_8, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_81"/></StgValue>
</operation>

<operation id="1563" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2156 %add_ln859_161 = add i16 %trunc_ln864_8, i16 %trunc_ln864_7

]]></Node>
<StgValue><ssdm name="add_ln859_161"/></StgValue>
</operation>

<operation id="1564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2157 %trunc_ln859_82 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_9, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_82"/></StgValue>
</operation>

<operation id="1565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2158 %trunc_ln859_83 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_10, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_83"/></StgValue>
</operation>

<operation id="1566" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2159 %add_ln859_162 = add i16 %trunc_ln864_s, i16 %trunc_ln864_9

]]></Node>
<StgValue><ssdm name="add_ln859_162"/></StgValue>
</operation>

<operation id="1567" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2160 %add_ln859_163 = add i15 %trunc_ln859_81, i15 %trunc_ln859_80

]]></Node>
<StgValue><ssdm name="add_ln859_163"/></StgValue>
</operation>

<operation id="1568" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2161 %add_ln859_164 = add i15 %trunc_ln859_83, i15 %trunc_ln859_82

]]></Node>
<StgValue><ssdm name="add_ln859_164"/></StgValue>
</operation>

<operation id="1569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2163 %trunc_ln859_84 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_11, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_84"/></StgValue>
</operation>

<operation id="1570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2164 %trunc_ln859_85 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_12, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_85"/></StgValue>
</operation>

<operation id="1571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2166 %trunc_ln859_86 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_14, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_86"/></StgValue>
</operation>

<operation id="1572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2167 %trunc_ln859_87 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_15, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_87"/></StgValue>
</operation>

<operation id="1573" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2168 %add_ln859_167 = add i16 %trunc_ln864_14, i16 %trunc_ln864_13

]]></Node>
<StgValue><ssdm name="add_ln859_167"/></StgValue>
</operation>

<operation id="1574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2169 %trunc_ln859_88 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_13, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_88"/></StgValue>
</operation>

<operation id="1575" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2170 %add_ln859_168 = add i15 %trunc_ln859_87, i15 %trunc_ln859_86

]]></Node>
<StgValue><ssdm name="add_ln859_168"/></StgValue>
</operation>

<operation id="1576" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2171 %add_ln859_169 = add i16 %add_ln859_167, i16 %trunc_ln864_12

]]></Node>
<StgValue><ssdm name="add_ln859_169"/></StgValue>
</operation>

<operation id="1577" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2173 %add_ln859_171 = add i15 %add_ln859_168, i15 %trunc_ln859_88

]]></Node>
<StgValue><ssdm name="add_ln859_171"/></StgValue>
</operation>

<operation id="1578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2181 %trunc_ln859_89 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_16, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_89"/></StgValue>
</operation>

<operation id="1579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2182 %trunc_ln859_90 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_17, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_90"/></StgValue>
</operation>

<operation id="1580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2184 %trunc_ln859_91 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_18, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_91"/></StgValue>
</operation>

<operation id="1581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2185 %trunc_ln859_92 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_19, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_92"/></StgValue>
</operation>

<operation id="1582" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2186 %add_ln859_180 = add i16 %trunc_ln864_18, i16 %trunc_ln864_17

]]></Node>
<StgValue><ssdm name="add_ln859_180"/></StgValue>
</operation>

<operation id="1583" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2188 %add_ln859_182 = add i15 %trunc_ln859_92, i15 %trunc_ln859_91

]]></Node>
<StgValue><ssdm name="add_ln859_182"/></StgValue>
</operation>

<operation id="1584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2190 %trunc_ln859_93 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_20, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_93"/></StgValue>
</operation>

<operation id="1585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2220 %trunc_ln859_105 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_33, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_105"/></StgValue>
</operation>

<operation id="1586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2221 %trunc_ln859_106 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_34, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_106"/></StgValue>
</operation>

<operation id="1587" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2222 %add_ln859_202 = add i16 %trunc_ln864_33, i16 %trunc_ln864_32

]]></Node>
<StgValue><ssdm name="add_ln859_202"/></StgValue>
</operation>

<operation id="1588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2223 %trunc_ln859_107 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_32, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_107"/></StgValue>
</operation>

<operation id="1589" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2224 %add_ln859_203 = add i15 %trunc_ln859_106, i15 %trunc_ln859_105

]]></Node>
<StgValue><ssdm name="add_ln859_203"/></StgValue>
</operation>

<operation id="1590" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2225 %add_ln859_204 = add i16 %add_ln859_202, i16 %trunc_ln864_31

]]></Node>
<StgValue><ssdm name="add_ln859_204"/></StgValue>
</operation>

<operation id="1591" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2227 %add_ln859_206 = add i15 %add_ln859_203, i15 %trunc_ln859_107

]]></Node>
<StgValue><ssdm name="add_ln859_206"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:20 %sext_ln42 = sext i16 %W_buf_load

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="1593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:25 %sext_ln42_1 = sext i16 %W_buf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="1594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:30 %sext_ln42_2 = sext i16 %W_buf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="1595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:35 %sext_ln42_3 = sext i16 %W_buf_load_3

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="1596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:40 %sext_ln42_4 = sext i16 %W_buf_load_4

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="1597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:45 %sext_ln42_5 = sext i16 %W_buf_load_5

]]></Node>
<StgValue><ssdm name="sext_ln42_5"/></StgValue>
</operation>

<operation id="1598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:50 %sext_ln42_6 = sext i16 %W_buf_load_6

]]></Node>
<StgValue><ssdm name="sext_ln42_6"/></StgValue>
</operation>

<operation id="1599" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:494 %W_buf_load_95 = load i10 %W_buf_addr_95

]]></Node>
<StgValue><ssdm name="W_buf_load_95"/></StgValue>
</operation>

<operation id="1600" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:499 %W_buf_load_96 = load i10 %W_buf_addr_96

]]></Node>
<StgValue><ssdm name="W_buf_load_96"/></StgValue>
</operation>

<operation id="1601" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:504 %W_buf_load_97 = load i10 %W_buf_addr_97

]]></Node>
<StgValue><ssdm name="W_buf_load_97"/></StgValue>
</operation>

<operation id="1602" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:509 %W_buf_load_98 = load i10 %W_buf_addr_98

]]></Node>
<StgValue><ssdm name="W_buf_load_98"/></StgValue>
</operation>

<operation id="1603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:510 %sext_ln42_98 = sext i16 %W_buf_load_98

]]></Node>
<StgValue><ssdm name="sext_ln42_98"/></StgValue>
</operation>

<operation id="1604" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:514 %W_buf_load_99 = load i10 %W_buf_addr_99

]]></Node>
<StgValue><ssdm name="W_buf_load_99"/></StgValue>
</operation>

<operation id="1605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:515 %sext_ln42_99 = sext i16 %W_buf_load_99

]]></Node>
<StgValue><ssdm name="sext_ln42_99"/></StgValue>
</operation>

<operation id="1606" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:519 %W_buf_load_100 = load i10 %W_buf_addr_100

]]></Node>
<StgValue><ssdm name="W_buf_load_100"/></StgValue>
</operation>

<operation id="1607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:520 %sext_ln42_100 = sext i16 %W_buf_load_100

]]></Node>
<StgValue><ssdm name="sext_ln42_100"/></StgValue>
</operation>

<operation id="1608" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:524 %W_buf_load_101 = load i10 %W_buf_addr_101

]]></Node>
<StgValue><ssdm name="W_buf_load_101"/></StgValue>
</operation>

<operation id="1609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:525 %sext_ln42_101 = sext i16 %W_buf_load_101

]]></Node>
<StgValue><ssdm name="sext_ln42_101"/></StgValue>
</operation>

<operation id="1610" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:529 %W_buf_load_102 = load i10 %W_buf_addr_102

]]></Node>
<StgValue><ssdm name="W_buf_load_102"/></StgValue>
</operation>

<operation id="1611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:530 %sext_ln42_102 = sext i16 %W_buf_load_102

]]></Node>
<StgValue><ssdm name="sext_ln42_102"/></StgValue>
</operation>

<operation id="1612" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:534 %W_buf_load_103 = load i10 %W_buf_addr_103

]]></Node>
<StgValue><ssdm name="W_buf_load_103"/></StgValue>
</operation>

<operation id="1613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:535 %sext_ln42_103 = sext i16 %W_buf_load_103

]]></Node>
<StgValue><ssdm name="sext_ln42_103"/></StgValue>
</operation>

<operation id="1614" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:544 %W_buf_load_105 = load i10 %W_buf_addr_105

]]></Node>
<StgValue><ssdm name="W_buf_load_105"/></StgValue>
</operation>

<operation id="1615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:545 %sext_ln42_105 = sext i16 %W_buf_load_105

]]></Node>
<StgValue><ssdm name="sext_ln42_105"/></StgValue>
</operation>

<operation id="1616" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:554 %W_buf_load_107 = load i10 %W_buf_addr_107

]]></Node>
<StgValue><ssdm name="W_buf_load_107"/></StgValue>
</operation>

<operation id="1617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:555 %sext_ln42_107 = sext i16 %W_buf_load_107

]]></Node>
<StgValue><ssdm name="sext_ln42_107"/></StgValue>
</operation>

<operation id="1618" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:564 %W_buf_load_109 = load i10 %W_buf_addr_109

]]></Node>
<StgValue><ssdm name="W_buf_load_109"/></StgValue>
</operation>

<operation id="1619" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:569 %W_buf_load_110 = load i10 %W_buf_addr_110

]]></Node>
<StgValue><ssdm name="W_buf_load_110"/></StgValue>
</operation>

<operation id="1620" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:574 %W_buf_load_111 = load i10 %W_buf_addr_111

]]></Node>
<StgValue><ssdm name="W_buf_load_111"/></StgValue>
</operation>

<operation id="1621" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:579 %W_buf_load_112 = load i10 %W_buf_addr_112

]]></Node>
<StgValue><ssdm name="W_buf_load_112"/></StgValue>
</operation>

<operation id="1622" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:584 %W_buf_load_113 = load i10 %W_buf_addr_113

]]></Node>
<StgValue><ssdm name="W_buf_load_113"/></StgValue>
</operation>

<operation id="1623" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:589 %W_buf_load_114 = load i10 %W_buf_addr_114

]]></Node>
<StgValue><ssdm name="W_buf_load_114"/></StgValue>
</operation>

<operation id="1624" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:591 %add_ln42_115 = add i10 %empty_62, i10 115

]]></Node>
<StgValue><ssdm name="add_ln42_115"/></StgValue>
</operation>

<operation id="1625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:592 %add_ln42_115_cast = zext i10 %add_ln42_115

]]></Node>
<StgValue><ssdm name="add_ln42_115_cast"/></StgValue>
</operation>

<operation id="1626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:593 %W_buf_addr_115 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_115_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_115"/></StgValue>
</operation>

<operation id="1627" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:594 %W_buf_load_115 = load i10 %W_buf_addr_115

]]></Node>
<StgValue><ssdm name="W_buf_load_115"/></StgValue>
</operation>

<operation id="1628" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:596 %add_ln42_116 = add i10 %empty_62, i10 116

]]></Node>
<StgValue><ssdm name="add_ln42_116"/></StgValue>
</operation>

<operation id="1629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:597 %add_ln42_116_cast = zext i10 %add_ln42_116

]]></Node>
<StgValue><ssdm name="add_ln42_116_cast"/></StgValue>
</operation>

<operation id="1630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:598 %W_buf_addr_116 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_116_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_116"/></StgValue>
</operation>

<operation id="1631" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:599 %W_buf_load_116 = load i10 %W_buf_addr_116

]]></Node>
<StgValue><ssdm name="W_buf_load_116"/></StgValue>
</operation>

<operation id="1632" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:601 %add_ln42_117 = add i10 %empty_62, i10 117

]]></Node>
<StgValue><ssdm name="add_ln42_117"/></StgValue>
</operation>

<operation id="1633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:602 %add_ln42_117_cast = zext i10 %add_ln42_117

]]></Node>
<StgValue><ssdm name="add_ln42_117_cast"/></StgValue>
</operation>

<operation id="1634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:603 %W_buf_addr_117 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_117_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_117"/></StgValue>
</operation>

<operation id="1635" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:604 %W_buf_load_117 = load i10 %W_buf_addr_117

]]></Node>
<StgValue><ssdm name="W_buf_load_117"/></StgValue>
</operation>

<operation id="1636" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:606 %add_ln42_118 = add i10 %empty_62, i10 118

]]></Node>
<StgValue><ssdm name="add_ln42_118"/></StgValue>
</operation>

<operation id="1637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:607 %add_ln42_118_cast = zext i10 %add_ln42_118

]]></Node>
<StgValue><ssdm name="add_ln42_118_cast"/></StgValue>
</operation>

<operation id="1638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:608 %W_buf_addr_118 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_118_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_118"/></StgValue>
</operation>

<operation id="1639" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:609 %W_buf_load_118 = load i10 %W_buf_addr_118

]]></Node>
<StgValue><ssdm name="W_buf_load_118"/></StgValue>
</operation>

<operation id="1640" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:611 %add_ln42_119 = add i10 %empty_62, i10 119

]]></Node>
<StgValue><ssdm name="add_ln42_119"/></StgValue>
</operation>

<operation id="1641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:612 %add_ln42_119_cast = zext i10 %add_ln42_119

]]></Node>
<StgValue><ssdm name="add_ln42_119_cast"/></StgValue>
</operation>

<operation id="1642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:613 %W_buf_addr_119 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_119_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_119"/></StgValue>
</operation>

<operation id="1643" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:614 %W_buf_load_119 = load i10 %W_buf_addr_119

]]></Node>
<StgValue><ssdm name="W_buf_load_119"/></StgValue>
</operation>

<operation id="1644" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:616 %add_ln42_120 = add i10 %empty_62, i10 120

]]></Node>
<StgValue><ssdm name="add_ln42_120"/></StgValue>
</operation>

<operation id="1645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:617 %add_ln42_120_cast = zext i10 %add_ln42_120

]]></Node>
<StgValue><ssdm name="add_ln42_120_cast"/></StgValue>
</operation>

<operation id="1646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:618 %W_buf_addr_120 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_120_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_120"/></StgValue>
</operation>

<operation id="1647" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:619 %W_buf_load_120 = load i10 %W_buf_addr_120

]]></Node>
<StgValue><ssdm name="W_buf_load_120"/></StgValue>
</operation>

<operation id="1648" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:621 %add_ln42_121 = add i10 %empty_62, i10 121

]]></Node>
<StgValue><ssdm name="add_ln42_121"/></StgValue>
</operation>

<operation id="1649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:622 %add_ln42_121_cast = zext i10 %add_ln42_121

]]></Node>
<StgValue><ssdm name="add_ln42_121_cast"/></StgValue>
</operation>

<operation id="1650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:623 %W_buf_addr_121 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_121_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_121"/></StgValue>
</operation>

<operation id="1651" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:624 %W_buf_load_121 = load i10 %W_buf_addr_121

]]></Node>
<StgValue><ssdm name="W_buf_load_121"/></StgValue>
</operation>

<operation id="1652" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:631 %add_ln42_123 = add i10 %empty_62, i10 123

]]></Node>
<StgValue><ssdm name="add_ln42_123"/></StgValue>
</operation>

<operation id="1653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:632 %add_ln42_123_cast = zext i10 %add_ln42_123

]]></Node>
<StgValue><ssdm name="add_ln42_123_cast"/></StgValue>
</operation>

<operation id="1654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:633 %W_buf_addr_123 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_123_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_123"/></StgValue>
</operation>

<operation id="1655" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:634 %W_buf_load_123 = load i10 %W_buf_addr_123

]]></Node>
<StgValue><ssdm name="W_buf_load_123"/></StgValue>
</operation>

<operation id="1656" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:641 %add_ln42_125 = add i10 %empty_62, i10 125

]]></Node>
<StgValue><ssdm name="add_ln42_125"/></StgValue>
</operation>

<operation id="1657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:642 %add_ln42_125_cast = zext i10 %add_ln42_125

]]></Node>
<StgValue><ssdm name="add_ln42_125_cast"/></StgValue>
</operation>

<operation id="1658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:643 %W_buf_addr_125 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_125_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_125"/></StgValue>
</operation>

<operation id="1659" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:644 %W_buf_load_125 = load i10 %W_buf_addr_125

]]></Node>
<StgValue><ssdm name="W_buf_load_125"/></StgValue>
</operation>

<operation id="1660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:650 %sext_ln42_126 = sext i16 %W_buf_load_126

]]></Node>
<StgValue><ssdm name="sext_ln42_126"/></StgValue>
</operation>

<operation id="1661" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:651 %add_ln42_127 = add i10 %empty_62, i10 127

]]></Node>
<StgValue><ssdm name="add_ln42_127"/></StgValue>
</operation>

<operation id="1662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:652 %add_ln42_127_cast = zext i10 %add_ln42_127

]]></Node>
<StgValue><ssdm name="add_ln42_127_cast"/></StgValue>
</operation>

<operation id="1663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:653 %W_buf_addr_127 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_127_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_127"/></StgValue>
</operation>

<operation id="1664" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:654 %W_buf_load_127 = load i10 %W_buf_addr_127

]]></Node>
<StgValue><ssdm name="W_buf_load_127"/></StgValue>
</operation>

<operation id="1665" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:656 %add_ln42_128 = add i10 %empty_62, i10 128

]]></Node>
<StgValue><ssdm name="add_ln42_128"/></StgValue>
</operation>

<operation id="1666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:657 %add_ln42_128_cast = zext i10 %add_ln42_128

]]></Node>
<StgValue><ssdm name="add_ln42_128_cast"/></StgValue>
</operation>

<operation id="1667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:658 %W_buf_addr_128 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_128_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_128"/></StgValue>
</operation>

<operation id="1668" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:659 %W_buf_load_128 = load i10 %W_buf_addr_128

]]></Node>
<StgValue><ssdm name="W_buf_load_128"/></StgValue>
</operation>

<operation id="1669" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:661 %add_ln42_129 = add i10 %empty_62, i10 129

]]></Node>
<StgValue><ssdm name="add_ln42_129"/></StgValue>
</operation>

<operation id="1670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:662 %add_ln42_129_cast = zext i10 %add_ln42_129

]]></Node>
<StgValue><ssdm name="add_ln42_129_cast"/></StgValue>
</operation>

<operation id="1671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:663 %W_buf_addr_129 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_129_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_129"/></StgValue>
</operation>

<operation id="1672" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:664 %W_buf_load_129 = load i10 %W_buf_addr_129

]]></Node>
<StgValue><ssdm name="W_buf_load_129"/></StgValue>
</operation>

<operation id="1673" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:666 %add_ln42_130 = add i10 %empty_62, i10 130

]]></Node>
<StgValue><ssdm name="add_ln42_130"/></StgValue>
</operation>

<operation id="1674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:667 %add_ln42_130_cast = zext i10 %add_ln42_130

]]></Node>
<StgValue><ssdm name="add_ln42_130_cast"/></StgValue>
</operation>

<operation id="1675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:668 %W_buf_addr_130 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_130_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_130"/></StgValue>
</operation>

<operation id="1676" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:669 %W_buf_load_130 = load i10 %W_buf_addr_130

]]></Node>
<StgValue><ssdm name="W_buf_load_130"/></StgValue>
</operation>

<operation id="1677" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:671 %add_ln42_131 = add i10 %empty_62, i10 131

]]></Node>
<StgValue><ssdm name="add_ln42_131"/></StgValue>
</operation>

<operation id="1678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:672 %add_ln42_131_cast = zext i10 %add_ln42_131

]]></Node>
<StgValue><ssdm name="add_ln42_131_cast"/></StgValue>
</operation>

<operation id="1679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:673 %W_buf_addr_131 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_131_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_131"/></StgValue>
</operation>

<operation id="1680" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:674 %W_buf_load_131 = load i10 %W_buf_addr_131

]]></Node>
<StgValue><ssdm name="W_buf_load_131"/></StgValue>
</operation>

<operation id="1681" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:676 %add_ln42_132 = add i10 %empty_62, i10 132

]]></Node>
<StgValue><ssdm name="add_ln42_132"/></StgValue>
</operation>

<operation id="1682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:677 %add_ln42_132_cast = zext i10 %add_ln42_132

]]></Node>
<StgValue><ssdm name="add_ln42_132_cast"/></StgValue>
</operation>

<operation id="1683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:678 %W_buf_addr_132 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_132_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_132"/></StgValue>
</operation>

<operation id="1684" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:679 %W_buf_load_132 = load i10 %W_buf_addr_132

]]></Node>
<StgValue><ssdm name="W_buf_load_132"/></StgValue>
</operation>

<operation id="1685" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:681 %add_ln42_133 = add i10 %empty_62, i10 133

]]></Node>
<StgValue><ssdm name="add_ln42_133"/></StgValue>
</operation>

<operation id="1686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:682 %add_ln42_133_cast = zext i10 %add_ln42_133

]]></Node>
<StgValue><ssdm name="add_ln42_133_cast"/></StgValue>
</operation>

<operation id="1687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:683 %W_buf_addr_133 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_133_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_133"/></StgValue>
</operation>

<operation id="1688" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:684 %W_buf_load_133 = load i10 %W_buf_addr_133

]]></Node>
<StgValue><ssdm name="W_buf_load_133"/></StgValue>
</operation>

<operation id="1689" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:686 %add_ln42_134 = add i10 %empty_62, i10 134

]]></Node>
<StgValue><ssdm name="add_ln42_134"/></StgValue>
</operation>

<operation id="1690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:687 %add_ln42_134_cast = zext i10 %add_ln42_134

]]></Node>
<StgValue><ssdm name="add_ln42_134_cast"/></StgValue>
</operation>

<operation id="1691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:688 %W_buf_addr_134 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_134_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_134"/></StgValue>
</operation>

<operation id="1692" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:689 %W_buf_load_134 = load i10 %W_buf_addr_134

]]></Node>
<StgValue><ssdm name="W_buf_load_134"/></StgValue>
</operation>

<operation id="1693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:750 %sext_ln42_146 = sext i16 %W_buf_load_146

]]></Node>
<StgValue><ssdm name="sext_ln42_146"/></StgValue>
</operation>

<operation id="1694" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:880 %X_buf_load_13 = load i8 %X_buf_addr_13

]]></Node>
<StgValue><ssdm name="X_buf_load_13"/></StgValue>
</operation>

<operation id="1695" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:892 %X_buf_load_16 = load i8 %X_buf_addr_16

]]></Node>
<StgValue><ssdm name="X_buf_load_16"/></StgValue>
</operation>

<operation id="1696" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="736" op_0_bw="8">
<![CDATA[
for.inc120:904 %X_buf_load_19 = load i8 %X_buf_addr_19

]]></Node>
<StgValue><ssdm name="X_buf_load_19"/></StgValue>
</operation>

<operation id="1697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:919 %sext_ln1316 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1316"/></StgValue>
</operation>

<operation id="1698" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:920 %mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="1699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:927 %sext_ln1316_1 = sext i16 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1316_1"/></StgValue>
</operation>

<operation id="1700" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:928 %mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="1701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:936 %sext_ln1316_2 = sext i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1316_2"/></StgValue>
</operation>

<operation id="1702" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:937 %mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="1703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:944 %sext_ln1316_3 = sext i16 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1316_3"/></StgValue>
</operation>

<operation id="1704" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:945 %mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="1705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:952 %sext_ln1316_4 = sext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1316_4"/></StgValue>
</operation>

<operation id="1706" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:953 %mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="1707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:960 %sext_ln1316_5 = sext i16 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1316_5"/></StgValue>
</operation>

<operation id="1708" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:961 %mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="1709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:968 %sext_ln1316_6 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1316_6"/></StgValue>
</operation>

<operation id="1710" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:969 %mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="1711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1067 %zext_ln1317_23 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_23"/></StgValue>
</operation>

<operation id="1712" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1068 %lshr_ln1317_21 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_23

]]></Node>
<StgValue><ssdm name="lshr_ln1317_21"/></StgValue>
</operation>

<operation id="1713" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1069 %r_V_21 = trunc i736 %lshr_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="1714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1073 %zext_ln1317_24 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_24"/></StgValue>
</operation>

<operation id="1715" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1074 %lshr_ln1317_22 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_24

]]></Node>
<StgValue><ssdm name="lshr_ln1317_22"/></StgValue>
</operation>

<operation id="1716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1075 %r_V_22 = trunc i736 %lshr_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="1717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1080 %zext_ln1317_25 = zext i10 %trunc_ln1317_36

]]></Node>
<StgValue><ssdm name="zext_ln1317_25"/></StgValue>
</operation>

<operation id="1718" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1081 %lshr_ln1317_23 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_25

]]></Node>
<StgValue><ssdm name="lshr_ln1317_23"/></StgValue>
</operation>

<operation id="1719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1082 %r_V_23 = trunc i736 %lshr_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="1720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1087 %zext_ln1317_26 = zext i10 %trunc_ln1317_38

]]></Node>
<StgValue><ssdm name="zext_ln1317_26"/></StgValue>
</operation>

<operation id="1721" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1088 %lshr_ln1317_24 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_26

]]></Node>
<StgValue><ssdm name="lshr_ln1317_24"/></StgValue>
</operation>

<operation id="1722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1089 %r_V_24 = trunc i736 %lshr_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="1723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1094 %zext_ln1317_27 = zext i10 %trunc_ln1317_40

]]></Node>
<StgValue><ssdm name="zext_ln1317_27"/></StgValue>
</operation>

<operation id="1724" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1095 %lshr_ln1317_25 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_27

]]></Node>
<StgValue><ssdm name="lshr_ln1317_25"/></StgValue>
</operation>

<operation id="1725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1096 %r_V_25 = trunc i736 %lshr_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="1726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1101 %zext_ln1317_28 = zext i10 %trunc_ln1317_42

]]></Node>
<StgValue><ssdm name="zext_ln1317_28"/></StgValue>
</operation>

<operation id="1727" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1102 %lshr_ln1317_26 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_28

]]></Node>
<StgValue><ssdm name="lshr_ln1317_26"/></StgValue>
</operation>

<operation id="1728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1103 %r_V_26 = trunc i736 %lshr_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="1729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1108 %zext_ln1317_29 = zext i10 %trunc_ln1317_44

]]></Node>
<StgValue><ssdm name="zext_ln1317_29"/></StgValue>
</operation>

<operation id="1730" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1109 %lshr_ln1317_27 = lshr i736 %X_buf_load_3, i736 %zext_ln1317_29

]]></Node>
<StgValue><ssdm name="lshr_ln1317_27"/></StgValue>
</operation>

<operation id="1731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1110 %r_V_27 = trunc i736 %lshr_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="1732" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1118 %mul_ln1316_28 = mul i29 %sext_ln1316_28, i29 %sext_ln42_28

]]></Node>
<StgValue><ssdm name="mul_ln1316_28"/></StgValue>
</operation>

<operation id="1733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1119 %trunc_ln864_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_28, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_27"/></StgValue>
</operation>

<operation id="1734" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1124 %mul_ln1316_29 = mul i29 %sext_ln1316_29, i29 %sext_ln42_29

]]></Node>
<StgValue><ssdm name="mul_ln1316_29"/></StgValue>
</operation>

<operation id="1735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1125 %trunc_ln864_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_29, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_28"/></StgValue>
</operation>

<operation id="1736" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1131 %mul_ln1316_30 = mul i29 %sext_ln1316_30, i29 %sext_ln42_30

]]></Node>
<StgValue><ssdm name="mul_ln1316_30"/></StgValue>
</operation>

<operation id="1737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1132 %trunc_ln864_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_30, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_29"/></StgValue>
</operation>

<operation id="1738" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1138 %mul_ln1316_31 = mul i29 %sext_ln1316_31, i29 %sext_ln42_31

]]></Node>
<StgValue><ssdm name="mul_ln1316_31"/></StgValue>
</operation>

<operation id="1739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1139 %trunc_ln864_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_31, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_30"/></StgValue>
</operation>

<operation id="1740" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1165 %mul_ln1316_35 = mul i29 %sext_ln1316_35, i29 %sext_ln42_35

]]></Node>
<StgValue><ssdm name="mul_ln1316_35"/></StgValue>
</operation>

<operation id="1741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1166 %trunc_ln864_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_35, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_34"/></StgValue>
</operation>

<operation id="1742" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1171 %mul_ln1316_36 = mul i29 %sext_ln1316_36, i29 %sext_ln42_36

]]></Node>
<StgValue><ssdm name="mul_ln1316_36"/></StgValue>
</operation>

<operation id="1743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1172 %trunc_ln864_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_36, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_35"/></StgValue>
</operation>

<operation id="1744" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1178 %mul_ln1316_37 = mul i29 %sext_ln1316_37, i29 %sext_ln42_37

]]></Node>
<StgValue><ssdm name="mul_ln1316_37"/></StgValue>
</operation>

<operation id="1745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1179 %trunc_ln864_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_37, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_36"/></StgValue>
</operation>

<operation id="1746" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1185 %mul_ln1316_38 = mul i29 %sext_ln1316_38, i29 %sext_ln42_38

]]></Node>
<StgValue><ssdm name="mul_ln1316_38"/></StgValue>
</operation>

<operation id="1747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1186 %trunc_ln864_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_38, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_37"/></StgValue>
</operation>

<operation id="1748" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1192 %mul_ln1316_39 = mul i29 %sext_ln1316_39, i29 %sext_ln42_39

]]></Node>
<StgValue><ssdm name="mul_ln1316_39"/></StgValue>
</operation>

<operation id="1749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1193 %trunc_ln864_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_39, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_38"/></StgValue>
</operation>

<operation id="1750" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1199 %mul_ln1316_40 = mul i29 %sext_ln1316_40, i29 %sext_ln42_40

]]></Node>
<StgValue><ssdm name="mul_ln1316_40"/></StgValue>
</operation>

<operation id="1751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1200 %trunc_ln864_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_40, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_39"/></StgValue>
</operation>

<operation id="1752" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1206 %mul_ln1316_41 = mul i29 %sext_ln1316_41, i29 %sext_ln42_41

]]></Node>
<StgValue><ssdm name="mul_ln1316_41"/></StgValue>
</operation>

<operation id="1753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1207 %trunc_ln864_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_41, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_40"/></StgValue>
</operation>

<operation id="1754" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1212 %mul_ln1316_42 = mul i29 %sext_ln1316_42, i29 %sext_ln42_42

]]></Node>
<StgValue><ssdm name="mul_ln1316_42"/></StgValue>
</operation>

<operation id="1755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1213 %trunc_ln864_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_42, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_41"/></StgValue>
</operation>

<operation id="1756" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1218 %mul_ln1316_43 = mul i29 %sext_ln1316_43, i29 %sext_ln42_43

]]></Node>
<StgValue><ssdm name="mul_ln1316_43"/></StgValue>
</operation>

<operation id="1757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1219 %trunc_ln864_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_43, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_42"/></StgValue>
</operation>

<operation id="1758" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1225 %mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44

]]></Node>
<StgValue><ssdm name="mul_ln1316_44"/></StgValue>
</operation>

<operation id="1759" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1232 %mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45

]]></Node>
<StgValue><ssdm name="mul_ln1316_45"/></StgValue>
</operation>

<operation id="1760" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1239 %mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46

]]></Node>
<StgValue><ssdm name="mul_ln1316_46"/></StgValue>
</operation>

<operation id="1761" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1246 %mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47

]]></Node>
<StgValue><ssdm name="mul_ln1316_47"/></StgValue>
</operation>

<operation id="1762" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1253 %mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48

]]></Node>
<StgValue><ssdm name="mul_ln1316_48"/></StgValue>
</operation>

<operation id="1763" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1259 %mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49

]]></Node>
<StgValue><ssdm name="mul_ln1316_49"/></StgValue>
</operation>

<operation id="1764" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1265 %mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50

]]></Node>
<StgValue><ssdm name="mul_ln1316_50"/></StgValue>
</operation>

<operation id="1765" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1272 %mul_ln1316_51 = mul i29 %sext_ln1316_51, i29 %sext_ln42_51

]]></Node>
<StgValue><ssdm name="mul_ln1316_51"/></StgValue>
</operation>

<operation id="1766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1273 %trunc_ln864_50 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_51, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_50"/></StgValue>
</operation>

<operation id="1767" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1279 %mul_ln1316_52 = mul i29 %sext_ln1316_52, i29 %sext_ln42_52

]]></Node>
<StgValue><ssdm name="mul_ln1316_52"/></StgValue>
</operation>

<operation id="1768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1280 %trunc_ln864_51 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_52, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_51"/></StgValue>
</operation>

<operation id="1769" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1286 %mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53

]]></Node>
<StgValue><ssdm name="mul_ln1316_53"/></StgValue>
</operation>

<operation id="1770" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1293 %mul_ln1316_54 = mul i29 %sext_ln1316_54, i29 %sext_ln42_54

]]></Node>
<StgValue><ssdm name="mul_ln1316_54"/></StgValue>
</operation>

<operation id="1771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1294 %trunc_ln864_53 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_54, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_53"/></StgValue>
</operation>

<operation id="1772" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1300 %mul_ln1316_55 = mul i29 %sext_ln1316_55, i29 %sext_ln42_55

]]></Node>
<StgValue><ssdm name="mul_ln1316_55"/></StgValue>
</operation>

<operation id="1773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1301 %trunc_ln864_54 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_55, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_54"/></StgValue>
</operation>

<operation id="1774" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1306 %mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56

]]></Node>
<StgValue><ssdm name="mul_ln1316_56"/></StgValue>
</operation>

<operation id="1775" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1312 %mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57

]]></Node>
<StgValue><ssdm name="mul_ln1316_57"/></StgValue>
</operation>

<operation id="1776" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1319 %mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58

]]></Node>
<StgValue><ssdm name="mul_ln1316_58"/></StgValue>
</operation>

<operation id="1777" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1326 %mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59

]]></Node>
<StgValue><ssdm name="mul_ln1316_59"/></StgValue>
</operation>

<operation id="1778" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1333 %mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60

]]></Node>
<StgValue><ssdm name="mul_ln1316_60"/></StgValue>
</operation>

<operation id="1779" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1340 %mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61

]]></Node>
<StgValue><ssdm name="mul_ln1316_61"/></StgValue>
</operation>

<operation id="1780" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1347 %mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62

]]></Node>
<StgValue><ssdm name="mul_ln1316_62"/></StgValue>
</operation>

<operation id="1781" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1353 %mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63

]]></Node>
<StgValue><ssdm name="mul_ln1316_63"/></StgValue>
</operation>

<operation id="1782" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1359 %mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64

]]></Node>
<StgValue><ssdm name="mul_ln1316_64"/></StgValue>
</operation>

<operation id="1783" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1366 %mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65

]]></Node>
<StgValue><ssdm name="mul_ln1316_65"/></StgValue>
</operation>

<operation id="1784" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1373 %mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66

]]></Node>
<StgValue><ssdm name="mul_ln1316_66"/></StgValue>
</operation>

<operation id="1785" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1380 %mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67

]]></Node>
<StgValue><ssdm name="mul_ln1316_67"/></StgValue>
</operation>

<operation id="1786" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1387 %mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68

]]></Node>
<StgValue><ssdm name="mul_ln1316_68"/></StgValue>
</operation>

<operation id="1787" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1394 %mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69

]]></Node>
<StgValue><ssdm name="mul_ln1316_69"/></StgValue>
</operation>

<operation id="1788" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1400 %mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70

]]></Node>
<StgValue><ssdm name="mul_ln1316_70"/></StgValue>
</operation>

<operation id="1789" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1406 %mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71

]]></Node>
<StgValue><ssdm name="mul_ln1316_71"/></StgValue>
</operation>

<operation id="1790" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1413 %mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72

]]></Node>
<StgValue><ssdm name="mul_ln1316_72"/></StgValue>
</operation>

<operation id="1791" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1420 %mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73

]]></Node>
<StgValue><ssdm name="mul_ln1316_73"/></StgValue>
</operation>

<operation id="1792" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1427 %mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74

]]></Node>
<StgValue><ssdm name="mul_ln1316_74"/></StgValue>
</operation>

<operation id="1793" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1434 %mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75

]]></Node>
<StgValue><ssdm name="mul_ln1316_75"/></StgValue>
</operation>

<operation id="1794" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1441 %mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76

]]></Node>
<StgValue><ssdm name="mul_ln1316_76"/></StgValue>
</operation>

<operation id="1795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1443 %zext_ln1317_79 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_79"/></StgValue>
</operation>

<operation id="1796" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1444 %lshr_ln1317_77 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_79

]]></Node>
<StgValue><ssdm name="lshr_ln1317_77"/></StgValue>
</operation>

<operation id="1797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1445 %r_V_77 = trunc i736 %lshr_ln1317_77

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="1798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1449 %zext_ln1317_80 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_80"/></StgValue>
</operation>

<operation id="1799" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1450 %lshr_ln1317_78 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_80

]]></Node>
<StgValue><ssdm name="lshr_ln1317_78"/></StgValue>
</operation>

<operation id="1800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1451 %r_V_78 = trunc i736 %lshr_ln1317_78

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="1801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1456 %zext_ln1317_81 = zext i10 %trunc_ln1317_132

]]></Node>
<StgValue><ssdm name="zext_ln1317_81"/></StgValue>
</operation>

<operation id="1802" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1457 %lshr_ln1317_79 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_81

]]></Node>
<StgValue><ssdm name="lshr_ln1317_79"/></StgValue>
</operation>

<operation id="1803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1458 %r_V_79 = trunc i736 %lshr_ln1317_79

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="1804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1463 %zext_ln1317_82 = zext i10 %trunc_ln1317_134

]]></Node>
<StgValue><ssdm name="zext_ln1317_82"/></StgValue>
</operation>

<operation id="1805" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1464 %lshr_ln1317_80 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_82

]]></Node>
<StgValue><ssdm name="lshr_ln1317_80"/></StgValue>
</operation>

<operation id="1806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1465 %r_V_80 = trunc i736 %lshr_ln1317_80

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="1807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1470 %zext_ln1317_83 = zext i10 %trunc_ln1317_136

]]></Node>
<StgValue><ssdm name="zext_ln1317_83"/></StgValue>
</operation>

<operation id="1808" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1471 %lshr_ln1317_81 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_83

]]></Node>
<StgValue><ssdm name="lshr_ln1317_81"/></StgValue>
</operation>

<operation id="1809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1472 %r_V_81 = trunc i736 %lshr_ln1317_81

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="1810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1477 %zext_ln1317_84 = zext i10 %trunc_ln1317_138

]]></Node>
<StgValue><ssdm name="zext_ln1317_84"/></StgValue>
</operation>

<operation id="1811" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1478 %lshr_ln1317_82 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_84

]]></Node>
<StgValue><ssdm name="lshr_ln1317_82"/></StgValue>
</operation>

<operation id="1812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1479 %r_V_82 = trunc i736 %lshr_ln1317_82

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="1813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1484 %zext_ln1317_85 = zext i10 %trunc_ln1317_140

]]></Node>
<StgValue><ssdm name="zext_ln1317_85"/></StgValue>
</operation>

<operation id="1814" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1485 %lshr_ln1317_83 = lshr i736 %X_buf_load_11, i736 %zext_ln1317_85

]]></Node>
<StgValue><ssdm name="lshr_ln1317_83"/></StgValue>
</operation>

<operation id="1815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1486 %r_V_83 = trunc i736 %lshr_ln1317_83

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="1816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1490 %zext_ln1317_86 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_86"/></StgValue>
</operation>

<operation id="1817" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1491 %lshr_ln1317_84 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_86

]]></Node>
<StgValue><ssdm name="lshr_ln1317_84"/></StgValue>
</operation>

<operation id="1818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1492 %r_V_84 = trunc i736 %lshr_ln1317_84

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="1819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1496 %zext_ln1317_87 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_87"/></StgValue>
</operation>

<operation id="1820" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1497 %lshr_ln1317_85 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_87

]]></Node>
<StgValue><ssdm name="lshr_ln1317_85"/></StgValue>
</operation>

<operation id="1821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1498 %r_V_85 = trunc i736 %lshr_ln1317_85

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="1822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1503 %zext_ln1317_88 = zext i10 %trunc_ln1317_144

]]></Node>
<StgValue><ssdm name="zext_ln1317_88"/></StgValue>
</operation>

<operation id="1823" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1504 %lshr_ln1317_86 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_88

]]></Node>
<StgValue><ssdm name="lshr_ln1317_86"/></StgValue>
</operation>

<operation id="1824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1505 %r_V_86 = trunc i736 %lshr_ln1317_86

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="1825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1587 %sext_ln1316_98 = sext i16 %r_V_98

]]></Node>
<StgValue><ssdm name="sext_ln1316_98"/></StgValue>
</operation>

<operation id="1826" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1588 %mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98

]]></Node>
<StgValue><ssdm name="mul_ln1316_98"/></StgValue>
</operation>

<operation id="1827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1593 %sext_ln1316_99 = sext i16 %r_V_99

]]></Node>
<StgValue><ssdm name="sext_ln1316_99"/></StgValue>
</operation>

<operation id="1828" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1594 %mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99

]]></Node>
<StgValue><ssdm name="mul_ln1316_99"/></StgValue>
</operation>

<operation id="1829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1600 %sext_ln1316_100 = sext i16 %r_V_100

]]></Node>
<StgValue><ssdm name="sext_ln1316_100"/></StgValue>
</operation>

<operation id="1830" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1601 %mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100

]]></Node>
<StgValue><ssdm name="mul_ln1316_100"/></StgValue>
</operation>

<operation id="1831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1607 %sext_ln1316_101 = sext i16 %r_V_101

]]></Node>
<StgValue><ssdm name="sext_ln1316_101"/></StgValue>
</operation>

<operation id="1832" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1608 %mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101

]]></Node>
<StgValue><ssdm name="mul_ln1316_101"/></StgValue>
</operation>

<operation id="1833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1614 %sext_ln1316_102 = sext i16 %r_V_102

]]></Node>
<StgValue><ssdm name="sext_ln1316_102"/></StgValue>
</operation>

<operation id="1834" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1615 %mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102

]]></Node>
<StgValue><ssdm name="mul_ln1316_102"/></StgValue>
</operation>

<operation id="1835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1621 %sext_ln1316_103 = sext i16 %r_V_103

]]></Node>
<StgValue><ssdm name="sext_ln1316_103"/></StgValue>
</operation>

<operation id="1836" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1622 %mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103

]]></Node>
<StgValue><ssdm name="mul_ln1316_103"/></StgValue>
</operation>

<operation id="1837" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1629 %mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104

]]></Node>
<StgValue><ssdm name="mul_ln1316_104"/></StgValue>
</operation>

<operation id="1838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1634 %sext_ln1316_105 = sext i16 %r_V_105

]]></Node>
<StgValue><ssdm name="sext_ln1316_105"/></StgValue>
</operation>

<operation id="1839" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1635 %mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105

]]></Node>
<StgValue><ssdm name="mul_ln1316_105"/></StgValue>
</operation>

<operation id="1840" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1641 %mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106

]]></Node>
<StgValue><ssdm name="mul_ln1316_106"/></StgValue>
</operation>

<operation id="1841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1647 %sext_ln1316_107 = sext i16 %r_V_107

]]></Node>
<StgValue><ssdm name="sext_ln1316_107"/></StgValue>
</operation>

<operation id="1842" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1648 %mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107

]]></Node>
<StgValue><ssdm name="mul_ln1316_107"/></StgValue>
</operation>

<operation id="1843" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1655 %mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108

]]></Node>
<StgValue><ssdm name="mul_ln1316_108"/></StgValue>
</operation>

<operation id="1844" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1749 %mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122

]]></Node>
<StgValue><ssdm name="mul_ln1316_122"/></StgValue>
</operation>

<operation id="1845" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1763 %mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124

]]></Node>
<StgValue><ssdm name="mul_ln1316_124"/></StgValue>
</operation>

<operation id="1846" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1775 %sext_ln1316_126 = sext i16 %r_V_126

]]></Node>
<StgValue><ssdm name="sext_ln1316_126"/></StgValue>
</operation>

<operation id="1847" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1776 %mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126

]]></Node>
<StgValue><ssdm name="mul_ln1316_126"/></StgValue>
</operation>

<operation id="1848" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1910 %sext_ln1316_146 = sext i16 %r_V_146

]]></Node>
<StgValue><ssdm name="sext_ln1316_146"/></StgValue>
</operation>

<operation id="1849" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1911 %mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146

]]></Node>
<StgValue><ssdm name="mul_ln1316_146"/></StgValue>
</operation>

<operation id="1850" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2165 %add_ln859_166 = add i16 %trunc_ln864_11, i16 %trunc_ln864_10

]]></Node>
<StgValue><ssdm name="add_ln859_166"/></StgValue>
</operation>

<operation id="1851" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2172 %add_ln859_170 = add i15 %trunc_ln859_85, i15 %trunc_ln859_84

]]></Node>
<StgValue><ssdm name="add_ln859_170"/></StgValue>
</operation>

<operation id="1852" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2174 %add_ln859_172 = add i16 %add_ln859_169, i16 %add_ln859_166

]]></Node>
<StgValue><ssdm name="add_ln859_172"/></StgValue>
</operation>

<operation id="1853" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2176 %add_ln859_174 = add i15 %add_ln859_171, i15 %add_ln859_170

]]></Node>
<StgValue><ssdm name="add_ln859_174"/></StgValue>
</operation>

<operation id="1854" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2183 %add_ln859_179 = add i16 %trunc_ln864_16, i16 %trunc_ln864_15

]]></Node>
<StgValue><ssdm name="add_ln859_179"/></StgValue>
</operation>

<operation id="1855" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2187 %add_ln859_181 = add i15 %trunc_ln859_90, i15 %trunc_ln859_89

]]></Node>
<StgValue><ssdm name="add_ln859_181"/></StgValue>
</operation>

<operation id="1856" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2189 %add_ln859_183 = add i16 %add_ln859_180, i16 %add_ln859_179

]]></Node>
<StgValue><ssdm name="add_ln859_183"/></StgValue>
</operation>

<operation id="1857" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2202 %add_ln859_191 = add i15 %add_ln859_182, i15 %add_ln859_181

]]></Node>
<StgValue><ssdm name="add_ln859_191"/></StgValue>
</operation>

<operation id="1858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2208 %trunc_ln859_100 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_28, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_100"/></StgValue>
</operation>

<operation id="1859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2209 %trunc_ln859_101 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_29, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_101"/></StgValue>
</operation>

<operation id="1860" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2217 %trunc_ln859_103 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_30, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_103"/></StgValue>
</operation>

<operation id="1861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2218 %trunc_ln859_104 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_31, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_104"/></StgValue>
</operation>

<operation id="1862" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2219 %add_ln859_201 = add i16 %trunc_ln864_30, i16 %trunc_ln864_29

]]></Node>
<StgValue><ssdm name="add_ln859_201"/></StgValue>
</operation>

<operation id="1863" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2226 %add_ln859_205 = add i15 %trunc_ln859_104, i15 %trunc_ln859_103

]]></Node>
<StgValue><ssdm name="add_ln859_205"/></StgValue>
</operation>

<operation id="1864" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2228 %add_ln859_207 = add i16 %add_ln859_204, i16 %add_ln859_201

]]></Node>
<StgValue><ssdm name="add_ln859_207"/></StgValue>
</operation>

<operation id="1865" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2230 %add_ln859_209 = add i15 %add_ln859_206, i15 %add_ln859_205

]]></Node>
<StgValue><ssdm name="add_ln859_209"/></StgValue>
</operation>

<operation id="1866" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2238 %trunc_ln859_108 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_35, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_108"/></StgValue>
</operation>

<operation id="1867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2239 %trunc_ln859_109 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_36, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_109"/></StgValue>
</operation>

<operation id="1868" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2240 %add_ln859_217 = add i16 %trunc_ln864_35, i16 %trunc_ln864_34

]]></Node>
<StgValue><ssdm name="add_ln859_217"/></StgValue>
</operation>

<operation id="1869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2241 %trunc_ln859_110 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_37, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_110"/></StgValue>
</operation>

<operation id="1870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2242 %trunc_ln859_111 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_38, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_111"/></StgValue>
</operation>

<operation id="1871" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2243 %add_ln859_218 = add i16 %trunc_ln864_37, i16 %trunc_ln864_36

]]></Node>
<StgValue><ssdm name="add_ln859_218"/></StgValue>
</operation>

<operation id="1872" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2244 %add_ln859_219 = add i15 %trunc_ln859_109, i15 %trunc_ln859_108

]]></Node>
<StgValue><ssdm name="add_ln859_219"/></StgValue>
</operation>

<operation id="1873" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2245 %add_ln859_220 = add i15 %trunc_ln859_111, i15 %trunc_ln859_110

]]></Node>
<StgValue><ssdm name="add_ln859_220"/></StgValue>
</operation>

<operation id="1874" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2247 %trunc_ln859_112 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_39, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_112"/></StgValue>
</operation>

<operation id="1875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2248 %trunc_ln859_113 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_40, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_113"/></StgValue>
</operation>

<operation id="1876" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2250 %trunc_ln859_114 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_42, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_114"/></StgValue>
</operation>

<operation id="1877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2251 %trunc_ln859_115 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_43, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_115"/></StgValue>
</operation>

<operation id="1878" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2252 %add_ln859_223 = add i16 %trunc_ln864_42, i16 %trunc_ln864_41

]]></Node>
<StgValue><ssdm name="add_ln859_223"/></StgValue>
</operation>

<operation id="1879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2253 %trunc_ln859_116 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_41, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_116"/></StgValue>
</operation>

<operation id="1880" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2254 %add_ln859_224 = add i15 %trunc_ln859_115, i15 %trunc_ln859_114

]]></Node>
<StgValue><ssdm name="add_ln859_224"/></StgValue>
</operation>

<operation id="1881" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2255 %add_ln859_225 = add i16 %add_ln859_223, i16 %trunc_ln864_40

]]></Node>
<StgValue><ssdm name="add_ln859_225"/></StgValue>
</operation>

<operation id="1882" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2257 %add_ln859_227 = add i15 %add_ln859_224, i15 %trunc_ln859_116

]]></Node>
<StgValue><ssdm name="add_ln859_227"/></StgValue>
</operation>

<operation id="1883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2277 %trunc_ln859_124 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_54, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_124"/></StgValue>
</operation>

<operation id="1884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2278 %trunc_ln859_125 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_51, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_125"/></StgValue>
</operation>

<operation id="1885" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2279 %add_ln859_240 = add i16 %trunc_ln864_50, i16 %trunc_ln864_53

]]></Node>
<StgValue><ssdm name="add_ln859_240"/></StgValue>
</operation>

<operation id="1886" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2280 %trunc_ln859_126 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_52, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_126"/></StgValue>
</operation>

<operation id="1887" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2281 %add_ln859_241 = add i15 %trunc_ln859_125, i15 %trunc_ln859_124

]]></Node>
<StgValue><ssdm name="add_ln859_241"/></StgValue>
</operation>

<operation id="1888" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2282 %add_ln859_242 = add i16 %add_ln859_240, i16 %trunc_ln864_51

]]></Node>
<StgValue><ssdm name="add_ln859_242"/></StgValue>
</operation>

<operation id="1889" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2284 %add_ln859_244 = add i15 %add_ln859_241, i15 %trunc_ln859_126

]]></Node>
<StgValue><ssdm name="add_ln859_244"/></StgValue>
</operation>

<operation id="1890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2296 %trunc_ln859_130 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_55, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_130"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1891" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:125 %sext_ln42_21 = sext i16 %W_buf_load_21

]]></Node>
<StgValue><ssdm name="sext_ln42_21"/></StgValue>
</operation>

<operation id="1892" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:130 %sext_ln42_22 = sext i16 %W_buf_load_22

]]></Node>
<StgValue><ssdm name="sext_ln42_22"/></StgValue>
</operation>

<operation id="1893" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:135 %sext_ln42_23 = sext i16 %W_buf_load_23

]]></Node>
<StgValue><ssdm name="sext_ln42_23"/></StgValue>
</operation>

<operation id="1894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:140 %sext_ln42_24 = sext i16 %W_buf_load_24

]]></Node>
<StgValue><ssdm name="sext_ln42_24"/></StgValue>
</operation>

<operation id="1895" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:145 %sext_ln42_25 = sext i16 %W_buf_load_25

]]></Node>
<StgValue><ssdm name="sext_ln42_25"/></StgValue>
</operation>

<operation id="1896" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:150 %sext_ln42_26 = sext i16 %W_buf_load_26

]]></Node>
<StgValue><ssdm name="sext_ln42_26"/></StgValue>
</operation>

<operation id="1897" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:155 %sext_ln42_27 = sext i16 %W_buf_load_27

]]></Node>
<StgValue><ssdm name="sext_ln42_27"/></StgValue>
</operation>

<operation id="1898" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:405 %sext_ln42_77 = sext i16 %W_buf_load_77

]]></Node>
<StgValue><ssdm name="sext_ln42_77"/></StgValue>
</operation>

<operation id="1899" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:410 %sext_ln42_78 = sext i16 %W_buf_load_78

]]></Node>
<StgValue><ssdm name="sext_ln42_78"/></StgValue>
</operation>

<operation id="1900" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:415 %sext_ln42_79 = sext i16 %W_buf_load_79

]]></Node>
<StgValue><ssdm name="sext_ln42_79"/></StgValue>
</operation>

<operation id="1901" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:420 %sext_ln42_80 = sext i16 %W_buf_load_80

]]></Node>
<StgValue><ssdm name="sext_ln42_80"/></StgValue>
</operation>

<operation id="1902" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:425 %sext_ln42_81 = sext i16 %W_buf_load_81

]]></Node>
<StgValue><ssdm name="sext_ln42_81"/></StgValue>
</operation>

<operation id="1903" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:430 %sext_ln42_82 = sext i16 %W_buf_load_82

]]></Node>
<StgValue><ssdm name="sext_ln42_82"/></StgValue>
</operation>

<operation id="1904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:435 %sext_ln42_83 = sext i16 %W_buf_load_83

]]></Node>
<StgValue><ssdm name="sext_ln42_83"/></StgValue>
</operation>

<operation id="1905" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:440 %sext_ln42_84 = sext i16 %W_buf_load_84

]]></Node>
<StgValue><ssdm name="sext_ln42_84"/></StgValue>
</operation>

<operation id="1906" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:445 %sext_ln42_85 = sext i16 %W_buf_load_85

]]></Node>
<StgValue><ssdm name="sext_ln42_85"/></StgValue>
</operation>

<operation id="1907" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:450 %sext_ln42_86 = sext i16 %W_buf_load_86

]]></Node>
<StgValue><ssdm name="sext_ln42_86"/></StgValue>
</operation>

<operation id="1908" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:594 %W_buf_load_115 = load i10 %W_buf_addr_115

]]></Node>
<StgValue><ssdm name="W_buf_load_115"/></StgValue>
</operation>

<operation id="1909" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:599 %W_buf_load_116 = load i10 %W_buf_addr_116

]]></Node>
<StgValue><ssdm name="W_buf_load_116"/></StgValue>
</operation>

<operation id="1910" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:604 %W_buf_load_117 = load i10 %W_buf_addr_117

]]></Node>
<StgValue><ssdm name="W_buf_load_117"/></StgValue>
</operation>

<operation id="1911" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:609 %W_buf_load_118 = load i10 %W_buf_addr_118

]]></Node>
<StgValue><ssdm name="W_buf_load_118"/></StgValue>
</operation>

<operation id="1912" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:614 %W_buf_load_119 = load i10 %W_buf_addr_119

]]></Node>
<StgValue><ssdm name="W_buf_load_119"/></StgValue>
</operation>

<operation id="1913" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:619 %W_buf_load_120 = load i10 %W_buf_addr_120

]]></Node>
<StgValue><ssdm name="W_buf_load_120"/></StgValue>
</operation>

<operation id="1914" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:624 %W_buf_load_121 = load i10 %W_buf_addr_121

]]></Node>
<StgValue><ssdm name="W_buf_load_121"/></StgValue>
</operation>

<operation id="1915" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:634 %W_buf_load_123 = load i10 %W_buf_addr_123

]]></Node>
<StgValue><ssdm name="W_buf_load_123"/></StgValue>
</operation>

<operation id="1916" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:644 %W_buf_load_125 = load i10 %W_buf_addr_125

]]></Node>
<StgValue><ssdm name="W_buf_load_125"/></StgValue>
</operation>

<operation id="1917" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:654 %W_buf_load_127 = load i10 %W_buf_addr_127

]]></Node>
<StgValue><ssdm name="W_buf_load_127"/></StgValue>
</operation>

<operation id="1918" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:659 %W_buf_load_128 = load i10 %W_buf_addr_128

]]></Node>
<StgValue><ssdm name="W_buf_load_128"/></StgValue>
</operation>

<operation id="1919" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:664 %W_buf_load_129 = load i10 %W_buf_addr_129

]]></Node>
<StgValue><ssdm name="W_buf_load_129"/></StgValue>
</operation>

<operation id="1920" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:669 %W_buf_load_130 = load i10 %W_buf_addr_130

]]></Node>
<StgValue><ssdm name="W_buf_load_130"/></StgValue>
</operation>

<operation id="1921" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:674 %W_buf_load_131 = load i10 %W_buf_addr_131

]]></Node>
<StgValue><ssdm name="W_buf_load_131"/></StgValue>
</operation>

<operation id="1922" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:679 %W_buf_load_132 = load i10 %W_buf_addr_132

]]></Node>
<StgValue><ssdm name="W_buf_load_132"/></StgValue>
</operation>

<operation id="1923" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:684 %W_buf_load_133 = load i10 %W_buf_addr_133

]]></Node>
<StgValue><ssdm name="W_buf_load_133"/></StgValue>
</operation>

<operation id="1924" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:689 %W_buf_load_134 = load i10 %W_buf_addr_134

]]></Node>
<StgValue><ssdm name="W_buf_load_134"/></StgValue>
</operation>

<operation id="1925" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:691 %add_ln42_135 = add i10 %empty_62, i10 135

]]></Node>
<StgValue><ssdm name="add_ln42_135"/></StgValue>
</operation>

<operation id="1926" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:692 %add_ln42_135_cast = zext i10 %add_ln42_135

]]></Node>
<StgValue><ssdm name="add_ln42_135_cast"/></StgValue>
</operation>

<operation id="1927" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:693 %W_buf_addr_135 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_135_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_135"/></StgValue>
</operation>

<operation id="1928" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:694 %W_buf_load_135 = load i10 %W_buf_addr_135

]]></Node>
<StgValue><ssdm name="W_buf_load_135"/></StgValue>
</operation>

<operation id="1929" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:696 %add_ln42_136 = add i10 %empty_62, i10 136

]]></Node>
<StgValue><ssdm name="add_ln42_136"/></StgValue>
</operation>

<operation id="1930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:697 %add_ln42_136_cast = zext i10 %add_ln42_136

]]></Node>
<StgValue><ssdm name="add_ln42_136_cast"/></StgValue>
</operation>

<operation id="1931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:698 %W_buf_addr_136 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_136_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_136"/></StgValue>
</operation>

<operation id="1932" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:699 %W_buf_load_136 = load i10 %W_buf_addr_136

]]></Node>
<StgValue><ssdm name="W_buf_load_136"/></StgValue>
</operation>

<operation id="1933" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:701 %add_ln42_137 = add i10 %empty_62, i10 137

]]></Node>
<StgValue><ssdm name="add_ln42_137"/></StgValue>
</operation>

<operation id="1934" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:702 %add_ln42_137_cast = zext i10 %add_ln42_137

]]></Node>
<StgValue><ssdm name="add_ln42_137_cast"/></StgValue>
</operation>

<operation id="1935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:703 %W_buf_addr_137 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_137_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_137"/></StgValue>
</operation>

<operation id="1936" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:704 %W_buf_load_137 = load i10 %W_buf_addr_137

]]></Node>
<StgValue><ssdm name="W_buf_load_137"/></StgValue>
</operation>

<operation id="1937" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:706 %add_ln42_138 = add i10 %empty_62, i10 138

]]></Node>
<StgValue><ssdm name="add_ln42_138"/></StgValue>
</operation>

<operation id="1938" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:707 %add_ln42_138_cast = zext i10 %add_ln42_138

]]></Node>
<StgValue><ssdm name="add_ln42_138_cast"/></StgValue>
</operation>

<operation id="1939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:708 %W_buf_addr_138 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_138_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_138"/></StgValue>
</operation>

<operation id="1940" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:709 %W_buf_load_138 = load i10 %W_buf_addr_138

]]></Node>
<StgValue><ssdm name="W_buf_load_138"/></StgValue>
</operation>

<operation id="1941" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:711 %add_ln42_139 = add i10 %empty_62, i10 139

]]></Node>
<StgValue><ssdm name="add_ln42_139"/></StgValue>
</operation>

<operation id="1942" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:712 %add_ln42_139_cast = zext i10 %add_ln42_139

]]></Node>
<StgValue><ssdm name="add_ln42_139_cast"/></StgValue>
</operation>

<operation id="1943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:713 %W_buf_addr_139 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_139_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_139"/></StgValue>
</operation>

<operation id="1944" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:714 %W_buf_load_139 = load i10 %W_buf_addr_139

]]></Node>
<StgValue><ssdm name="W_buf_load_139"/></StgValue>
</operation>

<operation id="1945" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:716 %add_ln42_140 = add i10 %empty_62, i10 140

]]></Node>
<StgValue><ssdm name="add_ln42_140"/></StgValue>
</operation>

<operation id="1946" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:717 %add_ln42_140_cast = zext i10 %add_ln42_140

]]></Node>
<StgValue><ssdm name="add_ln42_140_cast"/></StgValue>
</operation>

<operation id="1947" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:718 %W_buf_addr_140 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_140_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_140"/></StgValue>
</operation>

<operation id="1948" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:719 %W_buf_load_140 = load i10 %W_buf_addr_140

]]></Node>
<StgValue><ssdm name="W_buf_load_140"/></StgValue>
</operation>

<operation id="1949" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:721 %add_ln42_141 = add i10 %empty_62, i10 141

]]></Node>
<StgValue><ssdm name="add_ln42_141"/></StgValue>
</operation>

<operation id="1950" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:722 %add_ln42_141_cast = zext i10 %add_ln42_141

]]></Node>
<StgValue><ssdm name="add_ln42_141_cast"/></StgValue>
</operation>

<operation id="1951" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:723 %W_buf_addr_141 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_141_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_141"/></StgValue>
</operation>

<operation id="1952" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:724 %W_buf_load_141 = load i10 %W_buf_addr_141

]]></Node>
<StgValue><ssdm name="W_buf_load_141"/></StgValue>
</operation>

<operation id="1953" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:726 %add_ln42_142 = add i10 %empty_62, i10 142

]]></Node>
<StgValue><ssdm name="add_ln42_142"/></StgValue>
</operation>

<operation id="1954" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:727 %add_ln42_142_cast = zext i10 %add_ln42_142

]]></Node>
<StgValue><ssdm name="add_ln42_142_cast"/></StgValue>
</operation>

<operation id="1955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:728 %W_buf_addr_142 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_142_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_142"/></StgValue>
</operation>

<operation id="1956" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:729 %W_buf_load_142 = load i10 %W_buf_addr_142

]]></Node>
<StgValue><ssdm name="W_buf_load_142"/></StgValue>
</operation>

<operation id="1957" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:731 %add_ln42_143 = add i10 %empty_62, i10 143

]]></Node>
<StgValue><ssdm name="add_ln42_143"/></StgValue>
</operation>

<operation id="1958" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:732 %add_ln42_143_cast = zext i10 %add_ln42_143

]]></Node>
<StgValue><ssdm name="add_ln42_143_cast"/></StgValue>
</operation>

<operation id="1959" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:733 %W_buf_addr_143 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_143_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_143"/></StgValue>
</operation>

<operation id="1960" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:734 %W_buf_load_143 = load i10 %W_buf_addr_143

]]></Node>
<StgValue><ssdm name="W_buf_load_143"/></StgValue>
</operation>

<operation id="1961" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:736 %add_ln42_144 = add i10 %empty_62, i10 144

]]></Node>
<StgValue><ssdm name="add_ln42_144"/></StgValue>
</operation>

<operation id="1962" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:737 %add_ln42_144_cast = zext i10 %add_ln42_144

]]></Node>
<StgValue><ssdm name="add_ln42_144_cast"/></StgValue>
</operation>

<operation id="1963" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:738 %W_buf_addr_144 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_144_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_144"/></StgValue>
</operation>

<operation id="1964" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:739 %W_buf_load_144 = load i10 %W_buf_addr_144

]]></Node>
<StgValue><ssdm name="W_buf_load_144"/></StgValue>
</operation>

<operation id="1965" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc120:741 %add_ln42_145 = add i10 %empty_62, i10 145

]]></Node>
<StgValue><ssdm name="add_ln42_145"/></StgValue>
</operation>

<operation id="1966" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="10">
<![CDATA[
for.inc120:742 %add_ln42_145_cast = zext i10 %add_ln42_145

]]></Node>
<StgValue><ssdm name="add_ln42_145_cast"/></StgValue>
</operation>

<operation id="1967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc120:743 %W_buf_addr_145 = getelementptr i16 %W_buf, i64 0, i64 %add_ln42_145_cast

]]></Node>
<StgValue><ssdm name="W_buf_addr_145"/></StgValue>
</operation>

<operation id="1968" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:744 %W_buf_load_145 = load i10 %W_buf_addr_145

]]></Node>
<StgValue><ssdm name="W_buf_load_145"/></StgValue>
</operation>

<operation id="1969" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:920 %mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="1970" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:928 %mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="1971" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:937 %mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="1972" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:945 %mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="1973" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:953 %mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="1974" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:961 %mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="1975" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:969 %mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="1976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1070 %sext_ln1316_21 = sext i16 %r_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1316_21"/></StgValue>
</operation>

<operation id="1977" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1071 %mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="1978" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1076 %sext_ln1316_22 = sext i16 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1316_22"/></StgValue>
</operation>

<operation id="1979" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1077 %mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="1980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1083 %sext_ln1316_23 = sext i16 %r_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1316_23"/></StgValue>
</operation>

<operation id="1981" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1084 %mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>

<operation id="1982" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1090 %sext_ln1316_24 = sext i16 %r_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1316_24"/></StgValue>
</operation>

<operation id="1983" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1091 %mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24

]]></Node>
<StgValue><ssdm name="mul_ln1316_24"/></StgValue>
</operation>

<operation id="1984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1097 %sext_ln1316_25 = sext i16 %r_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1316_25"/></StgValue>
</operation>

<operation id="1985" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1098 %mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25

]]></Node>
<StgValue><ssdm name="mul_ln1316_25"/></StgValue>
</operation>

<operation id="1986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1104 %sext_ln1316_26 = sext i16 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1316_26"/></StgValue>
</operation>

<operation id="1987" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1105 %mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26

]]></Node>
<StgValue><ssdm name="mul_ln1316_26"/></StgValue>
</operation>

<operation id="1988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1111 %sext_ln1316_27 = sext i16 %r_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1316_27"/></StgValue>
</operation>

<operation id="1989" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1112 %mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27

]]></Node>
<StgValue><ssdm name="mul_ln1316_27"/></StgValue>
</operation>

<operation id="1990" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1225 %mul_ln1316_44 = mul i29 %sext_ln1316_44, i29 %sext_ln42_44

]]></Node>
<StgValue><ssdm name="mul_ln1316_44"/></StgValue>
</operation>

<operation id="1991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1226 %trunc_ln864_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_44, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_43"/></StgValue>
</operation>

<operation id="1992" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1232 %mul_ln1316_45 = mul i29 %sext_ln1316_45, i29 %sext_ln42_45

]]></Node>
<StgValue><ssdm name="mul_ln1316_45"/></StgValue>
</operation>

<operation id="1993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1233 %trunc_ln864_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_45, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_44"/></StgValue>
</operation>

<operation id="1994" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1239 %mul_ln1316_46 = mul i29 %sext_ln1316_46, i29 %sext_ln42_46

]]></Node>
<StgValue><ssdm name="mul_ln1316_46"/></StgValue>
</operation>

<operation id="1995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1240 %trunc_ln864_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_46, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_45"/></StgValue>
</operation>

<operation id="1996" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1246 %mul_ln1316_47 = mul i29 %sext_ln1316_47, i29 %sext_ln42_47

]]></Node>
<StgValue><ssdm name="mul_ln1316_47"/></StgValue>
</operation>

<operation id="1997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1247 %trunc_ln864_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_47, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_46"/></StgValue>
</operation>

<operation id="1998" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1253 %mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48

]]></Node>
<StgValue><ssdm name="mul_ln1316_48"/></StgValue>
</operation>

<operation id="1999" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1259 %mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49

]]></Node>
<StgValue><ssdm name="mul_ln1316_49"/></StgValue>
</operation>

<operation id="2000" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1265 %mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50

]]></Node>
<StgValue><ssdm name="mul_ln1316_50"/></StgValue>
</operation>

<operation id="2001" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1286 %mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53

]]></Node>
<StgValue><ssdm name="mul_ln1316_53"/></StgValue>
</operation>

<operation id="2002" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1306 %mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56

]]></Node>
<StgValue><ssdm name="mul_ln1316_56"/></StgValue>
</operation>

<operation id="2003" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1312 %mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57

]]></Node>
<StgValue><ssdm name="mul_ln1316_57"/></StgValue>
</operation>

<operation id="2004" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1319 %mul_ln1316_58 = mul i29 %sext_ln1316_58, i29 %sext_ln42_58

]]></Node>
<StgValue><ssdm name="mul_ln1316_58"/></StgValue>
</operation>

<operation id="2005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1320 %trunc_ln864_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_58, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_57"/></StgValue>
</operation>

<operation id="2006" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1326 %mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59

]]></Node>
<StgValue><ssdm name="mul_ln1316_59"/></StgValue>
</operation>

<operation id="2007" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1333 %mul_ln1316_60 = mul i29 %sext_ln1316_60, i29 %sext_ln42_60

]]></Node>
<StgValue><ssdm name="mul_ln1316_60"/></StgValue>
</operation>

<operation id="2008" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1334 %trunc_ln864_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_60, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_59"/></StgValue>
</operation>

<operation id="2009" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1340 %mul_ln1316_61 = mul i29 %sext_ln1316_61, i29 %sext_ln42_61

]]></Node>
<StgValue><ssdm name="mul_ln1316_61"/></StgValue>
</operation>

<operation id="2010" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1341 %trunc_ln864_60 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_61, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_60"/></StgValue>
</operation>

<operation id="2011" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1347 %mul_ln1316_62 = mul i29 %sext_ln1316_62, i29 %sext_ln42_62

]]></Node>
<StgValue><ssdm name="mul_ln1316_62"/></StgValue>
</operation>

<operation id="2012" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1348 %trunc_ln864_61 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_62, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_61"/></StgValue>
</operation>

<operation id="2013" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1353 %mul_ln1316_63 = mul i29 %sext_ln1316_63, i29 %sext_ln42_63

]]></Node>
<StgValue><ssdm name="mul_ln1316_63"/></StgValue>
</operation>

<operation id="2014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1354 %trunc_ln864_62 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_63, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_62"/></StgValue>
</operation>

<operation id="2015" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1359 %mul_ln1316_64 = mul i29 %sext_ln1316_64, i29 %sext_ln42_64

]]></Node>
<StgValue><ssdm name="mul_ln1316_64"/></StgValue>
</operation>

<operation id="2016" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1360 %trunc_ln864_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_64, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_63"/></StgValue>
</operation>

<operation id="2017" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1366 %mul_ln1316_65 = mul i29 %sext_ln1316_65, i29 %sext_ln42_65

]]></Node>
<StgValue><ssdm name="mul_ln1316_65"/></StgValue>
</operation>

<operation id="2018" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1367 %trunc_ln864_64 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_65, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_64"/></StgValue>
</operation>

<operation id="2019" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1373 %mul_ln1316_66 = mul i29 %sext_ln1316_66, i29 %sext_ln42_66

]]></Node>
<StgValue><ssdm name="mul_ln1316_66"/></StgValue>
</operation>

<operation id="2020" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1374 %trunc_ln864_65 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_66, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_65"/></StgValue>
</operation>

<operation id="2021" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1380 %mul_ln1316_67 = mul i29 %sext_ln1316_67, i29 %sext_ln42_67

]]></Node>
<StgValue><ssdm name="mul_ln1316_67"/></StgValue>
</operation>

<operation id="2022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1381 %trunc_ln864_66 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_67, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_66"/></StgValue>
</operation>

<operation id="2023" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1387 %mul_ln1316_68 = mul i29 %sext_ln1316_68, i29 %sext_ln42_68

]]></Node>
<StgValue><ssdm name="mul_ln1316_68"/></StgValue>
</operation>

<operation id="2024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1388 %trunc_ln864_67 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_68, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_67"/></StgValue>
</operation>

<operation id="2025" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1394 %mul_ln1316_69 = mul i29 %sext_ln1316_69, i29 %sext_ln42_69

]]></Node>
<StgValue><ssdm name="mul_ln1316_69"/></StgValue>
</operation>

<operation id="2026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1395 %trunc_ln864_68 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_69, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_68"/></StgValue>
</operation>

<operation id="2027" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1400 %mul_ln1316_70 = mul i29 %sext_ln1316_70, i29 %sext_ln42_70

]]></Node>
<StgValue><ssdm name="mul_ln1316_70"/></StgValue>
</operation>

<operation id="2028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1401 %trunc_ln864_69 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_70, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_69"/></StgValue>
</operation>

<operation id="2029" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1406 %mul_ln1316_71 = mul i29 %sext_ln1316_71, i29 %sext_ln42_71

]]></Node>
<StgValue><ssdm name="mul_ln1316_71"/></StgValue>
</operation>

<operation id="2030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1407 %trunc_ln864_70 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_71, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_70"/></StgValue>
</operation>

<operation id="2031" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1413 %mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72

]]></Node>
<StgValue><ssdm name="mul_ln1316_72"/></StgValue>
</operation>

<operation id="2032" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1420 %mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73

]]></Node>
<StgValue><ssdm name="mul_ln1316_73"/></StgValue>
</operation>

<operation id="2033" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1427 %mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74

]]></Node>
<StgValue><ssdm name="mul_ln1316_74"/></StgValue>
</operation>

<operation id="2034" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1434 %mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75

]]></Node>
<StgValue><ssdm name="mul_ln1316_75"/></StgValue>
</operation>

<operation id="2035" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1441 %mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76

]]></Node>
<StgValue><ssdm name="mul_ln1316_76"/></StgValue>
</operation>

<operation id="2036" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1446 %sext_ln1316_77 = sext i16 %r_V_77

]]></Node>
<StgValue><ssdm name="sext_ln1316_77"/></StgValue>
</operation>

<operation id="2037" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1447 %mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77

]]></Node>
<StgValue><ssdm name="mul_ln1316_77"/></StgValue>
</operation>

<operation id="2038" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1452 %sext_ln1316_78 = sext i16 %r_V_78

]]></Node>
<StgValue><ssdm name="sext_ln1316_78"/></StgValue>
</operation>

<operation id="2039" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1453 %mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78

]]></Node>
<StgValue><ssdm name="mul_ln1316_78"/></StgValue>
</operation>

<operation id="2040" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1459 %sext_ln1316_79 = sext i16 %r_V_79

]]></Node>
<StgValue><ssdm name="sext_ln1316_79"/></StgValue>
</operation>

<operation id="2041" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1460 %mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79

]]></Node>
<StgValue><ssdm name="mul_ln1316_79"/></StgValue>
</operation>

<operation id="2042" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1466 %sext_ln1316_80 = sext i16 %r_V_80

]]></Node>
<StgValue><ssdm name="sext_ln1316_80"/></StgValue>
</operation>

<operation id="2043" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1467 %mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80

]]></Node>
<StgValue><ssdm name="mul_ln1316_80"/></StgValue>
</operation>

<operation id="2044" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1473 %sext_ln1316_81 = sext i16 %r_V_81

]]></Node>
<StgValue><ssdm name="sext_ln1316_81"/></StgValue>
</operation>

<operation id="2045" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1474 %mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81

]]></Node>
<StgValue><ssdm name="mul_ln1316_81"/></StgValue>
</operation>

<operation id="2046" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1480 %sext_ln1316_82 = sext i16 %r_V_82

]]></Node>
<StgValue><ssdm name="sext_ln1316_82"/></StgValue>
</operation>

<operation id="2047" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1481 %mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82

]]></Node>
<StgValue><ssdm name="mul_ln1316_82"/></StgValue>
</operation>

<operation id="2048" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1487 %sext_ln1316_83 = sext i16 %r_V_83

]]></Node>
<StgValue><ssdm name="sext_ln1316_83"/></StgValue>
</operation>

<operation id="2049" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1488 %mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83

]]></Node>
<StgValue><ssdm name="mul_ln1316_83"/></StgValue>
</operation>

<operation id="2050" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1493 %sext_ln1316_84 = sext i16 %r_V_84

]]></Node>
<StgValue><ssdm name="sext_ln1316_84"/></StgValue>
</operation>

<operation id="2051" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1494 %mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84

]]></Node>
<StgValue><ssdm name="mul_ln1316_84"/></StgValue>
</operation>

<operation id="2052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1499 %sext_ln1316_85 = sext i16 %r_V_85

]]></Node>
<StgValue><ssdm name="sext_ln1316_85"/></StgValue>
</operation>

<operation id="2053" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1500 %mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85

]]></Node>
<StgValue><ssdm name="mul_ln1316_85"/></StgValue>
</operation>

<operation id="2054" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1506 %sext_ln1316_86 = sext i16 %r_V_86

]]></Node>
<StgValue><ssdm name="sext_ln1316_86"/></StgValue>
</operation>

<operation id="2055" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1507 %mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86

]]></Node>
<StgValue><ssdm name="mul_ln1316_86"/></StgValue>
</operation>

<operation id="2056" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1510 %zext_ln1317_89 = zext i10 %trunc_ln1317_146

]]></Node>
<StgValue><ssdm name="zext_ln1317_89"/></StgValue>
</operation>

<operation id="2057" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1511 %lshr_ln1317_87 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_89

]]></Node>
<StgValue><ssdm name="lshr_ln1317_87"/></StgValue>
</operation>

<operation id="2058" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1512 %r_V_87 = trunc i736 %lshr_ln1317_87

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="2059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1517 %zext_ln1317_90 = zext i10 %trunc_ln1317_148

]]></Node>
<StgValue><ssdm name="zext_ln1317_90"/></StgValue>
</operation>

<operation id="2060" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1518 %lshr_ln1317_88 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_90

]]></Node>
<StgValue><ssdm name="lshr_ln1317_88"/></StgValue>
</operation>

<operation id="2061" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1519 %r_V_88 = trunc i736 %lshr_ln1317_88

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="2062" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1524 %zext_ln1317_91 = zext i10 %trunc_ln1317_150

]]></Node>
<StgValue><ssdm name="zext_ln1317_91"/></StgValue>
</operation>

<operation id="2063" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1525 %lshr_ln1317_89 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_91

]]></Node>
<StgValue><ssdm name="lshr_ln1317_89"/></StgValue>
</operation>

<operation id="2064" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1526 %r_V_89 = trunc i736 %lshr_ln1317_89

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="2065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1531 %zext_ln1317_92 = zext i10 %trunc_ln1317_152

]]></Node>
<StgValue><ssdm name="zext_ln1317_92"/></StgValue>
</operation>

<operation id="2066" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1532 %lshr_ln1317_90 = lshr i736 %X_buf_load_12, i736 %zext_ln1317_92

]]></Node>
<StgValue><ssdm name="lshr_ln1317_90"/></StgValue>
</operation>

<operation id="2067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1533 %r_V_90 = trunc i736 %lshr_ln1317_90

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="2068" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1537 %zext_ln1317_93 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_93"/></StgValue>
</operation>

<operation id="2069" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1538 %lshr_ln1317_91 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_93

]]></Node>
<StgValue><ssdm name="lshr_ln1317_91"/></StgValue>
</operation>

<operation id="2070" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1539 %r_V_91 = trunc i736 %lshr_ln1317_91

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="2071" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1543 %zext_ln1317_94 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_94"/></StgValue>
</operation>

<operation id="2072" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1544 %lshr_ln1317_92 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_94

]]></Node>
<StgValue><ssdm name="lshr_ln1317_92"/></StgValue>
</operation>

<operation id="2073" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1545 %r_V_92 = trunc i736 %lshr_ln1317_92

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="2074" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1550 %zext_ln1317_95 = zext i10 %trunc_ln1317_156

]]></Node>
<StgValue><ssdm name="zext_ln1317_95"/></StgValue>
</operation>

<operation id="2075" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1551 %lshr_ln1317_93 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_95

]]></Node>
<StgValue><ssdm name="lshr_ln1317_93"/></StgValue>
</operation>

<operation id="2076" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1552 %r_V_93 = trunc i736 %lshr_ln1317_93

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="2077" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1557 %zext_ln1317_96 = zext i10 %trunc_ln1317_158

]]></Node>
<StgValue><ssdm name="zext_ln1317_96"/></StgValue>
</operation>

<operation id="2078" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1558 %lshr_ln1317_94 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_96

]]></Node>
<StgValue><ssdm name="lshr_ln1317_94"/></StgValue>
</operation>

<operation id="2079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1559 %r_V_94 = trunc i736 %lshr_ln1317_94

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="2080" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1564 %zext_ln1317_97 = zext i10 %trunc_ln1317_160

]]></Node>
<StgValue><ssdm name="zext_ln1317_97"/></StgValue>
</operation>

<operation id="2081" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1565 %lshr_ln1317_95 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_97

]]></Node>
<StgValue><ssdm name="lshr_ln1317_95"/></StgValue>
</operation>

<operation id="2082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1566 %r_V_95 = trunc i736 %lshr_ln1317_95

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="2083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1571 %zext_ln1317_98 = zext i10 %trunc_ln1317_162

]]></Node>
<StgValue><ssdm name="zext_ln1317_98"/></StgValue>
</operation>

<operation id="2084" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1572 %lshr_ln1317_96 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_98

]]></Node>
<StgValue><ssdm name="lshr_ln1317_96"/></StgValue>
</operation>

<operation id="2085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1573 %r_V_96 = trunc i736 %lshr_ln1317_96

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="2086" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1578 %zext_ln1317_99 = zext i10 %trunc_ln1317_164

]]></Node>
<StgValue><ssdm name="zext_ln1317_99"/></StgValue>
</operation>

<operation id="2087" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1579 %lshr_ln1317_97 = lshr i736 %X_buf_load_13, i736 %zext_ln1317_99

]]></Node>
<StgValue><ssdm name="lshr_ln1317_97"/></StgValue>
</operation>

<operation id="2088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1580 %r_V_97 = trunc i736 %lshr_ln1317_97

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="2089" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1588 %mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98

]]></Node>
<StgValue><ssdm name="mul_ln1316_98"/></StgValue>
</operation>

<operation id="2090" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1594 %mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99

]]></Node>
<StgValue><ssdm name="mul_ln1316_99"/></StgValue>
</operation>

<operation id="2091" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1601 %mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100

]]></Node>
<StgValue><ssdm name="mul_ln1316_100"/></StgValue>
</operation>

<operation id="2092" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1608 %mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101

]]></Node>
<StgValue><ssdm name="mul_ln1316_101"/></StgValue>
</operation>

<operation id="2093" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1615 %mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102

]]></Node>
<StgValue><ssdm name="mul_ln1316_102"/></StgValue>
</operation>

<operation id="2094" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1622 %mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103

]]></Node>
<StgValue><ssdm name="mul_ln1316_103"/></StgValue>
</operation>

<operation id="2095" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1629 %mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104

]]></Node>
<StgValue><ssdm name="mul_ln1316_104"/></StgValue>
</operation>

<operation id="2096" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1635 %mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105

]]></Node>
<StgValue><ssdm name="mul_ln1316_105"/></StgValue>
</operation>

<operation id="2097" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1641 %mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106

]]></Node>
<StgValue><ssdm name="mul_ln1316_106"/></StgValue>
</operation>

<operation id="2098" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1648 %mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107

]]></Node>
<StgValue><ssdm name="mul_ln1316_107"/></StgValue>
</operation>

<operation id="2099" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1655 %mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108

]]></Node>
<StgValue><ssdm name="mul_ln1316_108"/></StgValue>
</operation>

<operation id="2100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1658 %zext_ln1317_111 = zext i10 %trunc_ln1317_184

]]></Node>
<StgValue><ssdm name="zext_ln1317_111"/></StgValue>
</operation>

<operation id="2101" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1659 %lshr_ln1317_109 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_111

]]></Node>
<StgValue><ssdm name="lshr_ln1317_109"/></StgValue>
</operation>

<operation id="2102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1660 %r_V_109 = trunc i736 %lshr_ln1317_109

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="2103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1665 %zext_ln1317_112 = zext i10 %trunc_ln1317_186

]]></Node>
<StgValue><ssdm name="zext_ln1317_112"/></StgValue>
</operation>

<operation id="2104" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1666 %lshr_ln1317_110 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_112

]]></Node>
<StgValue><ssdm name="lshr_ln1317_110"/></StgValue>
</operation>

<operation id="2105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1667 %r_V_110 = trunc i736 %lshr_ln1317_110

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="2106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1672 %zext_ln1317_113 = zext i10 %trunc_ln1317_188

]]></Node>
<StgValue><ssdm name="zext_ln1317_113"/></StgValue>
</operation>

<operation id="2107" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1673 %lshr_ln1317_111 = lshr i736 %X_buf_load_15, i736 %zext_ln1317_113

]]></Node>
<StgValue><ssdm name="lshr_ln1317_111"/></StgValue>
</operation>

<operation id="2108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1674 %r_V_111 = trunc i736 %lshr_ln1317_111

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="2109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1678 %zext_ln1317_114 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_114"/></StgValue>
</operation>

<operation id="2110" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1679 %lshr_ln1317_112 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_114

]]></Node>
<StgValue><ssdm name="lshr_ln1317_112"/></StgValue>
</operation>

<operation id="2111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1680 %r_V_112 = trunc i736 %lshr_ln1317_112

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="2112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1684 %zext_ln1317_115 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_115"/></StgValue>
</operation>

<operation id="2113" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1685 %lshr_ln1317_113 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_115

]]></Node>
<StgValue><ssdm name="lshr_ln1317_113"/></StgValue>
</operation>

<operation id="2114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1686 %r_V_113 = trunc i736 %lshr_ln1317_113

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="2115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1691 %zext_ln1317_116 = zext i10 %trunc_ln1317_192

]]></Node>
<StgValue><ssdm name="zext_ln1317_116"/></StgValue>
</operation>

<operation id="2116" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1692 %lshr_ln1317_114 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_116

]]></Node>
<StgValue><ssdm name="lshr_ln1317_114"/></StgValue>
</operation>

<operation id="2117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1693 %r_V_114 = trunc i736 %lshr_ln1317_114

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="2118" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1749 %mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122

]]></Node>
<StgValue><ssdm name="mul_ln1316_122"/></StgValue>
</operation>

<operation id="2119" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1763 %mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124

]]></Node>
<StgValue><ssdm name="mul_ln1316_124"/></StgValue>
</operation>

<operation id="2120" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1776 %mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126

]]></Node>
<StgValue><ssdm name="mul_ln1316_126"/></StgValue>
</operation>

<operation id="2121" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1911 %mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146

]]></Node>
<StgValue><ssdm name="mul_ln1316_146"/></StgValue>
</operation>

<operation id="2122" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2162 %add_ln859_165 = add i16 %add_ln859_162, i16 %add_ln859_161

]]></Node>
<StgValue><ssdm name="add_ln859_165"/></StgValue>
</operation>

<operation id="2123" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2175 %add_ln859_173 = add i15 %add_ln859_164, i15 %add_ln859_163

]]></Node>
<StgValue><ssdm name="add_ln859_173"/></StgValue>
</operation>

<operation id="2124" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2177 %add_ln859_175 = add i16 %add_ln859_172, i16 %add_ln859_165

]]></Node>
<StgValue><ssdm name="add_ln859_175"/></StgValue>
</operation>

<operation id="2125" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2179 %add_ln859_177 = add i15 %add_ln859_174, i15 %add_ln859_173

]]></Node>
<StgValue><ssdm name="add_ln859_177"/></StgValue>
</operation>

<operation id="2126" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2249 %add_ln859_222 = add i16 %trunc_ln864_39, i16 %trunc_ln864_38

]]></Node>
<StgValue><ssdm name="add_ln859_222"/></StgValue>
</operation>

<operation id="2127" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2256 %add_ln859_226 = add i15 %trunc_ln859_113, i15 %trunc_ln859_112

]]></Node>
<StgValue><ssdm name="add_ln859_226"/></StgValue>
</operation>

<operation id="2128" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2258 %add_ln859_228 = add i16 %add_ln859_225, i16 %add_ln859_222

]]></Node>
<StgValue><ssdm name="add_ln859_228"/></StgValue>
</operation>

<operation id="2129" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2260 %add_ln859_230 = add i15 %add_ln859_227, i15 %add_ln859_226

]]></Node>
<StgValue><ssdm name="add_ln859_230"/></StgValue>
</operation>

<operation id="2130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2262 %trunc_ln859_117 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_44, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_117"/></StgValue>
</operation>

<operation id="2131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2263 %trunc_ln859_118 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_45, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_118"/></StgValue>
</operation>

<operation id="2132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2264 %add_ln859_232 = add i16 %trunc_ln864_44, i16 %trunc_ln864_43

]]></Node>
<StgValue><ssdm name="add_ln859_232"/></StgValue>
</operation>

<operation id="2133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2266 %trunc_ln859_120 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_46, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_120"/></StgValue>
</operation>

<operation id="2134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2268 %trunc_ln859_121 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_47, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_121"/></StgValue>
</operation>

<operation id="2135" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2271 %add_ln859_236 = add i15 %trunc_ln859_118, i15 %trunc_ln859_117

]]></Node>
<StgValue><ssdm name="add_ln859_236"/></StgValue>
</operation>

<operation id="2136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2295 %trunc_ln859_129 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_58, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_129"/></StgValue>
</operation>

<operation id="2137" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2297 %add_ln859_253 = add i16 %trunc_ln864_54, i16 %trunc_ln864_57

]]></Node>
<StgValue><ssdm name="add_ln859_253"/></StgValue>
</operation>

<operation id="2138" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2299 %add_ln859_255 = add i15 %trunc_ln859_130, i15 %trunc_ln859_129

]]></Node>
<StgValue><ssdm name="add_ln859_255"/></StgValue>
</operation>

<operation id="2139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2304 %trunc_ln859_133 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_63, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_133"/></StgValue>
</operation>

<operation id="2140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2305 %trunc_ln859_134 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_60, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_134"/></StgValue>
</operation>

<operation id="2141" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2306 %add_ln859_258 = add i16 %trunc_ln864_59, i16 %trunc_ln864_62

]]></Node>
<StgValue><ssdm name="add_ln859_258"/></StgValue>
</operation>

<operation id="2142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2307 %trunc_ln859_135 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_61, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_135"/></StgValue>
</operation>

<operation id="2143" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2308 %add_ln859_259 = add i15 %trunc_ln859_134, i15 %trunc_ln859_133

]]></Node>
<StgValue><ssdm name="add_ln859_259"/></StgValue>
</operation>

<operation id="2144" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2309 %add_ln859_260 = add i16 %add_ln859_258, i16 %trunc_ln864_60

]]></Node>
<StgValue><ssdm name="add_ln859_260"/></StgValue>
</operation>

<operation id="2145" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2311 %add_ln859_262 = add i15 %add_ln859_259, i15 %trunc_ln859_135

]]></Node>
<StgValue><ssdm name="add_ln859_262"/></StgValue>
</operation>

<operation id="2146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2316 %trunc_ln859_136 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_64, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_136"/></StgValue>
</operation>

<operation id="2147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2317 %trunc_ln859_137 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_62, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_137"/></StgValue>
</operation>

<operation id="2148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2318 %add_ln859_267 = add i16 %trunc_ln864_61, i16 %trunc_ln864_63

]]></Node>
<StgValue><ssdm name="add_ln859_267"/></StgValue>
</operation>

<operation id="2149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2319 %trunc_ln859_138 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_68, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_138"/></StgValue>
</operation>

<operation id="2150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2320 %trunc_ln859_139 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_65, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_139"/></StgValue>
</operation>

<operation id="2151" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2321 %add_ln859_268 = add i16 %trunc_ln864_64, i16 %trunc_ln864_67

]]></Node>
<StgValue><ssdm name="add_ln859_268"/></StgValue>
</operation>

<operation id="2152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2322 %trunc_ln859_140 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_66, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_140"/></StgValue>
</operation>

<operation id="2153" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2323 %add_ln859_269 = add i15 %trunc_ln859_139, i15 %trunc_ln859_138

]]></Node>
<StgValue><ssdm name="add_ln859_269"/></StgValue>
</operation>

<operation id="2154" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2324 %add_ln859_270 = add i16 %add_ln859_268, i16 %trunc_ln864_65

]]></Node>
<StgValue><ssdm name="add_ln859_270"/></StgValue>
</operation>

<operation id="2155" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2325 %add_ln859_271 = add i15 %trunc_ln859_137, i15 %trunc_ln859_136

]]></Node>
<StgValue><ssdm name="add_ln859_271"/></StgValue>
</operation>

<operation id="2156" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2326 %add_ln859_272 = add i15 %add_ln859_269, i15 %trunc_ln859_140

]]></Node>
<StgValue><ssdm name="add_ln859_272"/></StgValue>
</operation>

<operation id="2157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2328 %trunc_ln859_141 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_69, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_141"/></StgValue>
</operation>

<operation id="2158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2329 %trunc_ln859_142 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_67, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_142"/></StgValue>
</operation>

<operation id="2159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2332 %trunc_ln859_144 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_70, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_144"/></StgValue>
</operation>

<operation id="2160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2334 %trunc_ln859_145 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_71, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_145"/></StgValue>
</operation>

<operation id="3066" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0">
<![CDATA[
for.end122.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="2161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:455 %sext_ln42_87 = sext i16 %W_buf_load_87

]]></Node>
<StgValue><ssdm name="sext_ln42_87"/></StgValue>
</operation>

<operation id="2162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:460 %sext_ln42_88 = sext i16 %W_buf_load_88

]]></Node>
<StgValue><ssdm name="sext_ln42_88"/></StgValue>
</operation>

<operation id="2163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:465 %sext_ln42_89 = sext i16 %W_buf_load_89

]]></Node>
<StgValue><ssdm name="sext_ln42_89"/></StgValue>
</operation>

<operation id="2164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:470 %sext_ln42_90 = sext i16 %W_buf_load_90

]]></Node>
<StgValue><ssdm name="sext_ln42_90"/></StgValue>
</operation>

<operation id="2165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:475 %sext_ln42_91 = sext i16 %W_buf_load_91

]]></Node>
<StgValue><ssdm name="sext_ln42_91"/></StgValue>
</operation>

<operation id="2166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:480 %sext_ln42_92 = sext i16 %W_buf_load_92

]]></Node>
<StgValue><ssdm name="sext_ln42_92"/></StgValue>
</operation>

<operation id="2167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:485 %sext_ln42_93 = sext i16 %W_buf_load_93

]]></Node>
<StgValue><ssdm name="sext_ln42_93"/></StgValue>
</operation>

<operation id="2168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:490 %sext_ln42_94 = sext i16 %W_buf_load_94

]]></Node>
<StgValue><ssdm name="sext_ln42_94"/></StgValue>
</operation>

<operation id="2169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:495 %sext_ln42_95 = sext i16 %W_buf_load_95

]]></Node>
<StgValue><ssdm name="sext_ln42_95"/></StgValue>
</operation>

<operation id="2170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:500 %sext_ln42_96 = sext i16 %W_buf_load_96

]]></Node>
<StgValue><ssdm name="sext_ln42_96"/></StgValue>
</operation>

<operation id="2171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:505 %sext_ln42_97 = sext i16 %W_buf_load_97

]]></Node>
<StgValue><ssdm name="sext_ln42_97"/></StgValue>
</operation>

<operation id="2172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:565 %sext_ln42_109 = sext i16 %W_buf_load_109

]]></Node>
<StgValue><ssdm name="sext_ln42_109"/></StgValue>
</operation>

<operation id="2173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:570 %sext_ln42_110 = sext i16 %W_buf_load_110

]]></Node>
<StgValue><ssdm name="sext_ln42_110"/></StgValue>
</operation>

<operation id="2174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:575 %sext_ln42_111 = sext i16 %W_buf_load_111

]]></Node>
<StgValue><ssdm name="sext_ln42_111"/></StgValue>
</operation>

<operation id="2175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:580 %sext_ln42_112 = sext i16 %W_buf_load_112

]]></Node>
<StgValue><ssdm name="sext_ln42_112"/></StgValue>
</operation>

<operation id="2176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:585 %sext_ln42_113 = sext i16 %W_buf_load_113

]]></Node>
<StgValue><ssdm name="sext_ln42_113"/></StgValue>
</operation>

<operation id="2177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:590 %sext_ln42_114 = sext i16 %W_buf_load_114

]]></Node>
<StgValue><ssdm name="sext_ln42_114"/></StgValue>
</operation>

<operation id="2178" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:694 %W_buf_load_135 = load i10 %W_buf_addr_135

]]></Node>
<StgValue><ssdm name="W_buf_load_135"/></StgValue>
</operation>

<operation id="2179" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:699 %W_buf_load_136 = load i10 %W_buf_addr_136

]]></Node>
<StgValue><ssdm name="W_buf_load_136"/></StgValue>
</operation>

<operation id="2180" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:704 %W_buf_load_137 = load i10 %W_buf_addr_137

]]></Node>
<StgValue><ssdm name="W_buf_load_137"/></StgValue>
</operation>

<operation id="2181" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:709 %W_buf_load_138 = load i10 %W_buf_addr_138

]]></Node>
<StgValue><ssdm name="W_buf_load_138"/></StgValue>
</operation>

<operation id="2182" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:714 %W_buf_load_139 = load i10 %W_buf_addr_139

]]></Node>
<StgValue><ssdm name="W_buf_load_139"/></StgValue>
</operation>

<operation id="2183" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:719 %W_buf_load_140 = load i10 %W_buf_addr_140

]]></Node>
<StgValue><ssdm name="W_buf_load_140"/></StgValue>
</operation>

<operation id="2184" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:724 %W_buf_load_141 = load i10 %W_buf_addr_141

]]></Node>
<StgValue><ssdm name="W_buf_load_141"/></StgValue>
</operation>

<operation id="2185" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:729 %W_buf_load_142 = load i10 %W_buf_addr_142

]]></Node>
<StgValue><ssdm name="W_buf_load_142"/></StgValue>
</operation>

<operation id="2186" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:734 %W_buf_load_143 = load i10 %W_buf_addr_143

]]></Node>
<StgValue><ssdm name="W_buf_load_143"/></StgValue>
</operation>

<operation id="2187" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:739 %W_buf_load_144 = load i10 %W_buf_addr_144

]]></Node>
<StgValue><ssdm name="W_buf_load_144"/></StgValue>
</operation>

<operation id="2188" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="10">
<![CDATA[
for.inc120:744 %W_buf_load_145 = load i10 %W_buf_addr_145

]]></Node>
<StgValue><ssdm name="W_buf_load_145"/></StgValue>
</operation>

<operation id="2189" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:920 %mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="2190" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:928 %mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="2191" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:937 %mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="2192" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:945 %mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="2193" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:953 %mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="2194" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:961 %mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="2195" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:969 %mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="2196" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1071 %mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="2197" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1077 %mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="2198" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1084 %mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>

<operation id="2199" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1091 %mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24

]]></Node>
<StgValue><ssdm name="mul_ln1316_24"/></StgValue>
</operation>

<operation id="2200" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1098 %mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25

]]></Node>
<StgValue><ssdm name="mul_ln1316_25"/></StgValue>
</operation>

<operation id="2201" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1105 %mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26

]]></Node>
<StgValue><ssdm name="mul_ln1316_26"/></StgValue>
</operation>

<operation id="2202" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1112 %mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27

]]></Node>
<StgValue><ssdm name="mul_ln1316_27"/></StgValue>
</operation>

<operation id="2203" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1253 %mul_ln1316_48 = mul i29 %sext_ln1316_48, i29 %sext_ln42_48

]]></Node>
<StgValue><ssdm name="mul_ln1316_48"/></StgValue>
</operation>

<operation id="2204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1254 %trunc_ln864_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_48, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_47"/></StgValue>
</operation>

<operation id="2205" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1259 %mul_ln1316_49 = mul i29 %sext_ln1316_49, i29 %sext_ln42_49

]]></Node>
<StgValue><ssdm name="mul_ln1316_49"/></StgValue>
</operation>

<operation id="2206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1260 %trunc_ln864_48 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_49, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_48"/></StgValue>
</operation>

<operation id="2207" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1265 %mul_ln1316_50 = mul i29 %sext_ln1316_50, i29 %sext_ln42_50

]]></Node>
<StgValue><ssdm name="mul_ln1316_50"/></StgValue>
</operation>

<operation id="2208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1266 %trunc_ln864_49 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_50, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_49"/></StgValue>
</operation>

<operation id="2209" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1286 %mul_ln1316_53 = mul i29 %sext_ln1316_53, i29 %sext_ln42_53

]]></Node>
<StgValue><ssdm name="mul_ln1316_53"/></StgValue>
</operation>

<operation id="2210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1287 %trunc_ln864_52 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_53, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_52"/></StgValue>
</operation>

<operation id="2211" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1306 %mul_ln1316_56 = mul i29 %sext_ln1316_56, i29 %sext_ln42_56

]]></Node>
<StgValue><ssdm name="mul_ln1316_56"/></StgValue>
</operation>

<operation id="2212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1307 %trunc_ln864_55 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_56, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_55"/></StgValue>
</operation>

<operation id="2213" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1312 %mul_ln1316_57 = mul i29 %sext_ln1316_57, i29 %sext_ln42_57

]]></Node>
<StgValue><ssdm name="mul_ln1316_57"/></StgValue>
</operation>

<operation id="2214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1313 %trunc_ln864_56 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_57, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_56"/></StgValue>
</operation>

<operation id="2215" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1326 %mul_ln1316_59 = mul i29 %sext_ln1316_59, i29 %sext_ln42_59

]]></Node>
<StgValue><ssdm name="mul_ln1316_59"/></StgValue>
</operation>

<operation id="2216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1327 %trunc_ln864_58 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_59, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_58"/></StgValue>
</operation>

<operation id="2217" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1413 %mul_ln1316_72 = mul i29 %sext_ln1316_72, i29 %sext_ln42_72

]]></Node>
<StgValue><ssdm name="mul_ln1316_72"/></StgValue>
</operation>

<operation id="2218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1414 %trunc_ln864_71 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_72, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_71"/></StgValue>
</operation>

<operation id="2219" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1420 %mul_ln1316_73 = mul i29 %sext_ln1316_73, i29 %sext_ln42_73

]]></Node>
<StgValue><ssdm name="mul_ln1316_73"/></StgValue>
</operation>

<operation id="2220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1421 %trunc_ln864_72 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_73, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_72"/></StgValue>
</operation>

<operation id="2221" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1427 %mul_ln1316_74 = mul i29 %sext_ln1316_74, i29 %sext_ln42_74

]]></Node>
<StgValue><ssdm name="mul_ln1316_74"/></StgValue>
</operation>

<operation id="2222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1428 %trunc_ln864_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_74, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_73"/></StgValue>
</operation>

<operation id="2223" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1434 %mul_ln1316_75 = mul i29 %sext_ln1316_75, i29 %sext_ln42_75

]]></Node>
<StgValue><ssdm name="mul_ln1316_75"/></StgValue>
</operation>

<operation id="2224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1435 %trunc_ln864_74 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_75, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_74"/></StgValue>
</operation>

<operation id="2225" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1441 %mul_ln1316_76 = mul i29 %sext_ln1316_76, i29 %sext_ln42_76

]]></Node>
<StgValue><ssdm name="mul_ln1316_76"/></StgValue>
</operation>

<operation id="2226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1442 %trunc_ln864_75 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_76, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_75"/></StgValue>
</operation>

<operation id="2227" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1447 %mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77

]]></Node>
<StgValue><ssdm name="mul_ln1316_77"/></StgValue>
</operation>

<operation id="2228" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1453 %mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78

]]></Node>
<StgValue><ssdm name="mul_ln1316_78"/></StgValue>
</operation>

<operation id="2229" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1460 %mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79

]]></Node>
<StgValue><ssdm name="mul_ln1316_79"/></StgValue>
</operation>

<operation id="2230" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1467 %mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80

]]></Node>
<StgValue><ssdm name="mul_ln1316_80"/></StgValue>
</operation>

<operation id="2231" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1474 %mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81

]]></Node>
<StgValue><ssdm name="mul_ln1316_81"/></StgValue>
</operation>

<operation id="2232" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1481 %mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82

]]></Node>
<StgValue><ssdm name="mul_ln1316_82"/></StgValue>
</operation>

<operation id="2233" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1488 %mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83

]]></Node>
<StgValue><ssdm name="mul_ln1316_83"/></StgValue>
</operation>

<operation id="2234" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1494 %mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84

]]></Node>
<StgValue><ssdm name="mul_ln1316_84"/></StgValue>
</operation>

<operation id="2235" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1500 %mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85

]]></Node>
<StgValue><ssdm name="mul_ln1316_85"/></StgValue>
</operation>

<operation id="2236" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1507 %mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86

]]></Node>
<StgValue><ssdm name="mul_ln1316_86"/></StgValue>
</operation>

<operation id="2237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1513 %sext_ln1316_87 = sext i16 %r_V_87

]]></Node>
<StgValue><ssdm name="sext_ln1316_87"/></StgValue>
</operation>

<operation id="2238" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1514 %mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87

]]></Node>
<StgValue><ssdm name="mul_ln1316_87"/></StgValue>
</operation>

<operation id="2239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1520 %sext_ln1316_88 = sext i16 %r_V_88

]]></Node>
<StgValue><ssdm name="sext_ln1316_88"/></StgValue>
</operation>

<operation id="2240" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1521 %mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88

]]></Node>
<StgValue><ssdm name="mul_ln1316_88"/></StgValue>
</operation>

<operation id="2241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1527 %sext_ln1316_89 = sext i16 %r_V_89

]]></Node>
<StgValue><ssdm name="sext_ln1316_89"/></StgValue>
</operation>

<operation id="2242" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1528 %mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89

]]></Node>
<StgValue><ssdm name="mul_ln1316_89"/></StgValue>
</operation>

<operation id="2243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1534 %sext_ln1316_90 = sext i16 %r_V_90

]]></Node>
<StgValue><ssdm name="sext_ln1316_90"/></StgValue>
</operation>

<operation id="2244" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1535 %mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90

]]></Node>
<StgValue><ssdm name="mul_ln1316_90"/></StgValue>
</operation>

<operation id="2245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1540 %sext_ln1316_91 = sext i16 %r_V_91

]]></Node>
<StgValue><ssdm name="sext_ln1316_91"/></StgValue>
</operation>

<operation id="2246" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1541 %mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91

]]></Node>
<StgValue><ssdm name="mul_ln1316_91"/></StgValue>
</operation>

<operation id="2247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1546 %sext_ln1316_92 = sext i16 %r_V_92

]]></Node>
<StgValue><ssdm name="sext_ln1316_92"/></StgValue>
</operation>

<operation id="2248" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1547 %mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92

]]></Node>
<StgValue><ssdm name="mul_ln1316_92"/></StgValue>
</operation>

<operation id="2249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1553 %sext_ln1316_93 = sext i16 %r_V_93

]]></Node>
<StgValue><ssdm name="sext_ln1316_93"/></StgValue>
</operation>

<operation id="2250" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1554 %mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93

]]></Node>
<StgValue><ssdm name="mul_ln1316_93"/></StgValue>
</operation>

<operation id="2251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1560 %sext_ln1316_94 = sext i16 %r_V_94

]]></Node>
<StgValue><ssdm name="sext_ln1316_94"/></StgValue>
</operation>

<operation id="2252" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1561 %mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94

]]></Node>
<StgValue><ssdm name="mul_ln1316_94"/></StgValue>
</operation>

<operation id="2253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1567 %sext_ln1316_95 = sext i16 %r_V_95

]]></Node>
<StgValue><ssdm name="sext_ln1316_95"/></StgValue>
</operation>

<operation id="2254" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1568 %mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95

]]></Node>
<StgValue><ssdm name="mul_ln1316_95"/></StgValue>
</operation>

<operation id="2255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1574 %sext_ln1316_96 = sext i16 %r_V_96

]]></Node>
<StgValue><ssdm name="sext_ln1316_96"/></StgValue>
</operation>

<operation id="2256" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1575 %mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96

]]></Node>
<StgValue><ssdm name="mul_ln1316_96"/></StgValue>
</operation>

<operation id="2257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1581 %sext_ln1316_97 = sext i16 %r_V_97

]]></Node>
<StgValue><ssdm name="sext_ln1316_97"/></StgValue>
</operation>

<operation id="2258" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1582 %mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97

]]></Node>
<StgValue><ssdm name="mul_ln1316_97"/></StgValue>
</operation>

<operation id="2259" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1588 %mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98

]]></Node>
<StgValue><ssdm name="mul_ln1316_98"/></StgValue>
</operation>

<operation id="2260" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1594 %mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99

]]></Node>
<StgValue><ssdm name="mul_ln1316_99"/></StgValue>
</operation>

<operation id="2261" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1601 %mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100

]]></Node>
<StgValue><ssdm name="mul_ln1316_100"/></StgValue>
</operation>

<operation id="2262" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1608 %mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101

]]></Node>
<StgValue><ssdm name="mul_ln1316_101"/></StgValue>
</operation>

<operation id="2263" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1615 %mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102

]]></Node>
<StgValue><ssdm name="mul_ln1316_102"/></StgValue>
</operation>

<operation id="2264" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1622 %mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103

]]></Node>
<StgValue><ssdm name="mul_ln1316_103"/></StgValue>
</operation>

<operation id="2265" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1629 %mul_ln1316_104 = mul i29 %sext_ln1316_104, i29 %sext_ln42_104

]]></Node>
<StgValue><ssdm name="mul_ln1316_104"/></StgValue>
</operation>

<operation id="2266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1630 %trunc_ln864_103 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_104, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_103"/></StgValue>
</operation>

<operation id="2267" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1635 %mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105

]]></Node>
<StgValue><ssdm name="mul_ln1316_105"/></StgValue>
</operation>

<operation id="2268" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1641 %mul_ln1316_106 = mul i29 %sext_ln1316_106, i29 %sext_ln42_106

]]></Node>
<StgValue><ssdm name="mul_ln1316_106"/></StgValue>
</operation>

<operation id="2269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1642 %trunc_ln864_105 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_106, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_105"/></StgValue>
</operation>

<operation id="2270" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1648 %mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107

]]></Node>
<StgValue><ssdm name="mul_ln1316_107"/></StgValue>
</operation>

<operation id="2271" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1655 %mul_ln1316_108 = mul i29 %sext_ln1316_108, i29 %sext_ln42_108

]]></Node>
<StgValue><ssdm name="mul_ln1316_108"/></StgValue>
</operation>

<operation id="2272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1656 %trunc_ln864_107 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_108, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_107"/></StgValue>
</operation>

<operation id="2273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1661 %sext_ln1316_109 = sext i16 %r_V_109

]]></Node>
<StgValue><ssdm name="sext_ln1316_109"/></StgValue>
</operation>

<operation id="2274" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1662 %mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109

]]></Node>
<StgValue><ssdm name="mul_ln1316_109"/></StgValue>
</operation>

<operation id="2275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1668 %sext_ln1316_110 = sext i16 %r_V_110

]]></Node>
<StgValue><ssdm name="sext_ln1316_110"/></StgValue>
</operation>

<operation id="2276" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1669 %mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110

]]></Node>
<StgValue><ssdm name="mul_ln1316_110"/></StgValue>
</operation>

<operation id="2277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1675 %sext_ln1316_111 = sext i16 %r_V_111

]]></Node>
<StgValue><ssdm name="sext_ln1316_111"/></StgValue>
</operation>

<operation id="2278" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1676 %mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111

]]></Node>
<StgValue><ssdm name="mul_ln1316_111"/></StgValue>
</operation>

<operation id="2279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1681 %sext_ln1316_112 = sext i16 %r_V_112

]]></Node>
<StgValue><ssdm name="sext_ln1316_112"/></StgValue>
</operation>

<operation id="2280" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1682 %mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112

]]></Node>
<StgValue><ssdm name="mul_ln1316_112"/></StgValue>
</operation>

<operation id="2281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1687 %sext_ln1316_113 = sext i16 %r_V_113

]]></Node>
<StgValue><ssdm name="sext_ln1316_113"/></StgValue>
</operation>

<operation id="2282" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1688 %mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113

]]></Node>
<StgValue><ssdm name="mul_ln1316_113"/></StgValue>
</operation>

<operation id="2283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1694 %sext_ln1316_114 = sext i16 %r_V_114

]]></Node>
<StgValue><ssdm name="sext_ln1316_114"/></StgValue>
</operation>

<operation id="2284" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1695 %mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114

]]></Node>
<StgValue><ssdm name="mul_ln1316_114"/></StgValue>
</operation>

<operation id="2285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1698 %zext_ln1317_117 = zext i10 %trunc_ln1317_194

]]></Node>
<StgValue><ssdm name="zext_ln1317_117"/></StgValue>
</operation>

<operation id="2286" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1699 %lshr_ln1317_115 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_117

]]></Node>
<StgValue><ssdm name="lshr_ln1317_115"/></StgValue>
</operation>

<operation id="2287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1700 %r_V_115 = trunc i736 %lshr_ln1317_115

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="2288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1705 %zext_ln1317_118 = zext i10 %trunc_ln1317_196

]]></Node>
<StgValue><ssdm name="zext_ln1317_118"/></StgValue>
</operation>

<operation id="2289" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1706 %lshr_ln1317_116 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_118

]]></Node>
<StgValue><ssdm name="lshr_ln1317_116"/></StgValue>
</operation>

<operation id="2290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1707 %r_V_116 = trunc i736 %lshr_ln1317_116

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="2291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1712 %zext_ln1317_119 = zext i10 %trunc_ln1317_198

]]></Node>
<StgValue><ssdm name="zext_ln1317_119"/></StgValue>
</operation>

<operation id="2292" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1713 %lshr_ln1317_117 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_119

]]></Node>
<StgValue><ssdm name="lshr_ln1317_117"/></StgValue>
</operation>

<operation id="2293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1714 %r_V_117 = trunc i736 %lshr_ln1317_117

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="2294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1719 %zext_ln1317_120 = zext i10 %trunc_ln1317_200

]]></Node>
<StgValue><ssdm name="zext_ln1317_120"/></StgValue>
</operation>

<operation id="2295" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1720 %lshr_ln1317_118 = lshr i736 %X_buf_load_16, i736 %zext_ln1317_120

]]></Node>
<StgValue><ssdm name="lshr_ln1317_118"/></StgValue>
</operation>

<operation id="2296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1721 %r_V_118 = trunc i736 %lshr_ln1317_118

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="2297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1725 %zext_ln1317_121 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_121"/></StgValue>
</operation>

<operation id="2298" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1726 %lshr_ln1317_119 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_121

]]></Node>
<StgValue><ssdm name="lshr_ln1317_119"/></StgValue>
</operation>

<operation id="2299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1727 %r_V_119 = trunc i736 %lshr_ln1317_119

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="2300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1731 %zext_ln1317_122 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_122"/></StgValue>
</operation>

<operation id="2301" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1732 %lshr_ln1317_120 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_122

]]></Node>
<StgValue><ssdm name="lshr_ln1317_120"/></StgValue>
</operation>

<operation id="2302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1733 %r_V_120 = trunc i736 %lshr_ln1317_120

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="2303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1738 %zext_ln1317_123 = zext i10 %trunc_ln1317_204

]]></Node>
<StgValue><ssdm name="zext_ln1317_123"/></StgValue>
</operation>

<operation id="2304" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1739 %lshr_ln1317_121 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_123

]]></Node>
<StgValue><ssdm name="lshr_ln1317_121"/></StgValue>
</operation>

<operation id="2305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1740 %r_V_121 = trunc i736 %lshr_ln1317_121

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="2306" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1749 %mul_ln1316_122 = mul i29 %sext_ln1316_122, i29 %sext_ln42_122

]]></Node>
<StgValue><ssdm name="mul_ln1316_122"/></StgValue>
</operation>

<operation id="2307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1750 %trunc_ln864_121 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_122, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_121"/></StgValue>
</operation>

<operation id="2308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1752 %zext_ln1317_125 = zext i10 %trunc_ln1317_208

]]></Node>
<StgValue><ssdm name="zext_ln1317_125"/></StgValue>
</operation>

<operation id="2309" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1753 %lshr_ln1317_123 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_125

]]></Node>
<StgValue><ssdm name="lshr_ln1317_123"/></StgValue>
</operation>

<operation id="2310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1754 %r_V_123 = trunc i736 %lshr_ln1317_123

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="2311" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1763 %mul_ln1316_124 = mul i29 %sext_ln1316_124, i29 %sext_ln42_124

]]></Node>
<StgValue><ssdm name="mul_ln1316_124"/></StgValue>
</operation>

<operation id="2312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1764 %trunc_ln864_123 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_124, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_123"/></StgValue>
</operation>

<operation id="2313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1766 %zext_ln1317_127 = zext i10 %trunc_ln1317_212

]]></Node>
<StgValue><ssdm name="zext_ln1317_127"/></StgValue>
</operation>

<operation id="2314" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1767 %lshr_ln1317_125 = lshr i736 %X_buf_load_17, i736 %zext_ln1317_127

]]></Node>
<StgValue><ssdm name="lshr_ln1317_125"/></StgValue>
</operation>

<operation id="2315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1768 %r_V_125 = trunc i736 %lshr_ln1317_125

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="2316" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1776 %mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126

]]></Node>
<StgValue><ssdm name="mul_ln1316_126"/></StgValue>
</operation>

<operation id="2317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1778 %zext_ln1317_129 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_129"/></StgValue>
</operation>

<operation id="2318" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1779 %lshr_ln1317_127 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_129

]]></Node>
<StgValue><ssdm name="lshr_ln1317_127"/></StgValue>
</operation>

<operation id="2319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1780 %r_V_127 = trunc i736 %lshr_ln1317_127

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="2320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1785 %zext_ln1317_130 = zext i10 %trunc_ln1317_216

]]></Node>
<StgValue><ssdm name="zext_ln1317_130"/></StgValue>
</operation>

<operation id="2321" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1786 %lshr_ln1317_128 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_130

]]></Node>
<StgValue><ssdm name="lshr_ln1317_128"/></StgValue>
</operation>

<operation id="2322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1787 %r_V_128 = trunc i736 %lshr_ln1317_128

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="2323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1792 %zext_ln1317_131 = zext i10 %trunc_ln1317_218

]]></Node>
<StgValue><ssdm name="zext_ln1317_131"/></StgValue>
</operation>

<operation id="2324" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1793 %lshr_ln1317_129 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_131

]]></Node>
<StgValue><ssdm name="lshr_ln1317_129"/></StgValue>
</operation>

<operation id="2325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1794 %r_V_129 = trunc i736 %lshr_ln1317_129

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="2326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1799 %zext_ln1317_132 = zext i10 %trunc_ln1317_220

]]></Node>
<StgValue><ssdm name="zext_ln1317_132"/></StgValue>
</operation>

<operation id="2327" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1800 %lshr_ln1317_130 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_132

]]></Node>
<StgValue><ssdm name="lshr_ln1317_130"/></StgValue>
</operation>

<operation id="2328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1801 %r_V_130 = trunc i736 %lshr_ln1317_130

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="2329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1806 %zext_ln1317_133 = zext i10 %trunc_ln1317_222

]]></Node>
<StgValue><ssdm name="zext_ln1317_133"/></StgValue>
</operation>

<operation id="2330" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1807 %lshr_ln1317_131 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_133

]]></Node>
<StgValue><ssdm name="lshr_ln1317_131"/></StgValue>
</operation>

<operation id="2331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1808 %r_V_131 = trunc i736 %lshr_ln1317_131

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="2332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1813 %zext_ln1317_134 = zext i10 %trunc_ln1317_224

]]></Node>
<StgValue><ssdm name="zext_ln1317_134"/></StgValue>
</operation>

<operation id="2333" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1814 %lshr_ln1317_132 = lshr i736 %X_buf_load_18, i736 %zext_ln1317_134

]]></Node>
<StgValue><ssdm name="lshr_ln1317_132"/></StgValue>
</operation>

<operation id="2334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1815 %r_V_132 = trunc i736 %lshr_ln1317_132

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="2335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1819 %zext_ln1317_135 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_135"/></StgValue>
</operation>

<operation id="2336" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1820 %lshr_ln1317_133 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_135

]]></Node>
<StgValue><ssdm name="lshr_ln1317_133"/></StgValue>
</operation>

<operation id="2337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1821 %r_V_133 = trunc i736 %lshr_ln1317_133

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="2338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1825 %zext_ln1317_136 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_136"/></StgValue>
</operation>

<operation id="2339" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1826 %lshr_ln1317_134 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_136

]]></Node>
<StgValue><ssdm name="lshr_ln1317_134"/></StgValue>
</operation>

<operation id="2340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1827 %r_V_134 = trunc i736 %lshr_ln1317_134

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="2341" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1911 %mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146

]]></Node>
<StgValue><ssdm name="mul_ln1316_146"/></StgValue>
</operation>

<operation id="2342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2003 %trunc_ln859_33 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_124, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_33"/></StgValue>
</operation>

<operation id="2343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2005 %trunc_ln859_34 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_122, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_34"/></StgValue>
</operation>

<operation id="2344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2020 %trunc_ln859_35 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_73, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_35"/></StgValue>
</operation>

<operation id="2345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2023 %trunc_ln859_37 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_75, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_37"/></StgValue>
</operation>

<operation id="2346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2024 %trunc_ln859_38 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_72, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_38"/></StgValue>
</operation>

<operation id="2347" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2025 %add_ln859_72 = add i16 %trunc_ln864_71, i16 %trunc_ln864_74

]]></Node>
<StgValue><ssdm name="add_ln859_72"/></StgValue>
</operation>

<operation id="2348" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2027 %add_ln859_74 = add i15 %trunc_ln859_38, i15 %trunc_ln859_37

]]></Node>
<StgValue><ssdm name="add_ln859_74"/></StgValue>
</operation>

<operation id="2349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2030 %trunc_ln859_40 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_74, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_40"/></StgValue>
</operation>

<operation id="2350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2035 %trunc_ln859_43 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_76, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_43"/></StgValue>
</operation>

<operation id="2351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2110 %trunc_ln859_69 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_108, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_69"/></StgValue>
</operation>

<operation id="2352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2111 %trunc_ln859_70 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_106, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_70"/></StgValue>
</operation>

<operation id="2353" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2112 %add_ln859_127 = add i16 %trunc_ln864_105, i16 %trunc_ln864_107

]]></Node>
<StgValue><ssdm name="add_ln859_127"/></StgValue>
</operation>

<operation id="2354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2113 %trunc_ln859_71 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_104, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_71"/></StgValue>
</operation>

<operation id="2355" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2114 %add_ln859_128 = add i15 %trunc_ln859_70, i15 %trunc_ln859_69

]]></Node>
<StgValue><ssdm name="add_ln859_128"/></StgValue>
</operation>

<operation id="2356" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2115 %add_ln859_129 = add i16 %add_ln859_127, i16 %trunc_ln864_103

]]></Node>
<StgValue><ssdm name="add_ln859_129"/></StgValue>
</operation>

<operation id="2357" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2117 %add_ln859_131 = add i15 %add_ln859_128, i15 %trunc_ln859_71

]]></Node>
<StgValue><ssdm name="add_ln859_131"/></StgValue>
</operation>

<operation id="2358" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2246 %add_ln859_221 = add i16 %add_ln859_218, i16 %add_ln859_217

]]></Node>
<StgValue><ssdm name="add_ln859_221"/></StgValue>
</operation>

<operation id="2359" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2259 %add_ln859_229 = add i15 %add_ln859_220, i15 %add_ln859_219

]]></Node>
<StgValue><ssdm name="add_ln859_229"/></StgValue>
</operation>

<operation id="2360" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2261 %add_ln859_231 = add i16 %add_ln859_228, i16 %add_ln859_221

]]></Node>
<StgValue><ssdm name="add_ln859_231"/></StgValue>
</operation>

<operation id="2361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2265 %trunc_ln859_119 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_49, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_119"/></StgValue>
</operation>

<operation id="2362" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2267 %add_ln859_233 = add i16 %trunc_ln864_45, i16 %trunc_ln864_48

]]></Node>
<StgValue><ssdm name="add_ln859_233"/></StgValue>
</operation>

<operation id="2363" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2269 %add_ln859_234 = add i15 %trunc_ln859_120, i15 %trunc_ln859_119

]]></Node>
<StgValue><ssdm name="add_ln859_234"/></StgValue>
</operation>

<operation id="2364" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2270 %add_ln859_235 = add i16 %add_ln859_233, i16 %trunc_ln864_46

]]></Node>
<StgValue><ssdm name="add_ln859_235"/></StgValue>
</operation>

<operation id="2365" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2272 %add_ln859_237 = add i15 %add_ln859_234, i15 %trunc_ln859_121

]]></Node>
<StgValue><ssdm name="add_ln859_237"/></StgValue>
</operation>

<operation id="2366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2274 %trunc_ln859_122 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_50, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_122"/></StgValue>
</operation>

<operation id="2367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2275 %trunc_ln859_123 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_48, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_123"/></StgValue>
</operation>

<operation id="2368" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2276 %add_ln859_239 = add i16 %trunc_ln864_47, i16 %trunc_ln864_49

]]></Node>
<StgValue><ssdm name="add_ln859_239"/></StgValue>
</operation>

<operation id="2369" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2283 %add_ln859_243 = add i15 %trunc_ln859_123, i15 %trunc_ln859_122

]]></Node>
<StgValue><ssdm name="add_ln859_243"/></StgValue>
</operation>

<operation id="2370" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2285 %add_ln859_245 = add i16 %add_ln859_242, i16 %add_ln859_239

]]></Node>
<StgValue><ssdm name="add_ln859_245"/></StgValue>
</operation>

<operation id="2371" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2287 %add_ln859_247 = add i15 %add_ln859_244, i15 %add_ln859_243

]]></Node>
<StgValue><ssdm name="add_ln859_247"/></StgValue>
</operation>

<operation id="2372" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2289 %add_ln859_249 = add i15 %add_ln859_230, i15 %add_ln859_229

]]></Node>
<StgValue><ssdm name="add_ln859_249"/></StgValue>
</operation>

<operation id="2373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2292 %trunc_ln859_127 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_56, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_127"/></StgValue>
</operation>

<operation id="2374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2293 %trunc_ln859_128 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_53, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_128"/></StgValue>
</operation>

<operation id="2375" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2294 %add_ln859_252 = add i16 %trunc_ln864_52, i16 %trunc_ln864_55

]]></Node>
<StgValue><ssdm name="add_ln859_252"/></StgValue>
</operation>

<operation id="2376" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2298 %add_ln859_254 = add i15 %trunc_ln859_128, i15 %trunc_ln859_127

]]></Node>
<StgValue><ssdm name="add_ln859_254"/></StgValue>
</operation>

<operation id="2377" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2300 %add_ln859_256 = add i16 %add_ln859_253, i16 %add_ln859_252

]]></Node>
<StgValue><ssdm name="add_ln859_256"/></StgValue>
</operation>

<operation id="2378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2301 %trunc_ln859_131 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_59, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_131"/></StgValue>
</operation>

<operation id="2379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2302 %trunc_ln859_132 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_57, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_132"/></StgValue>
</operation>

<operation id="2380" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2303 %add_ln859_257 = add i16 %trunc_ln864_56, i16 %trunc_ln864_58

]]></Node>
<StgValue><ssdm name="add_ln859_257"/></StgValue>
</operation>

<operation id="2381" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2310 %add_ln859_261 = add i15 %trunc_ln859_132, i15 %trunc_ln859_131

]]></Node>
<StgValue><ssdm name="add_ln859_261"/></StgValue>
</operation>

<operation id="2382" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2312 %add_ln859_263 = add i16 %add_ln859_260, i16 %add_ln859_257

]]></Node>
<StgValue><ssdm name="add_ln859_263"/></StgValue>
</operation>

<operation id="2383" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2313 %add_ln859_264 = add i15 %add_ln859_255, i15 %add_ln859_254

]]></Node>
<StgValue><ssdm name="add_ln859_264"/></StgValue>
</operation>

<operation id="2384" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2314 %add_ln859_265 = add i15 %add_ln859_262, i15 %add_ln859_261

]]></Node>
<StgValue><ssdm name="add_ln859_265"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="2385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:595 %sext_ln42_115 = sext i16 %W_buf_load_115

]]></Node>
<StgValue><ssdm name="sext_ln42_115"/></StgValue>
</operation>

<operation id="2386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:600 %sext_ln42_116 = sext i16 %W_buf_load_116

]]></Node>
<StgValue><ssdm name="sext_ln42_116"/></StgValue>
</operation>

<operation id="2387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:605 %sext_ln42_117 = sext i16 %W_buf_load_117

]]></Node>
<StgValue><ssdm name="sext_ln42_117"/></StgValue>
</operation>

<operation id="2388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:610 %sext_ln42_118 = sext i16 %W_buf_load_118

]]></Node>
<StgValue><ssdm name="sext_ln42_118"/></StgValue>
</operation>

<operation id="2389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:615 %sext_ln42_119 = sext i16 %W_buf_load_119

]]></Node>
<StgValue><ssdm name="sext_ln42_119"/></StgValue>
</operation>

<operation id="2390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:620 %sext_ln42_120 = sext i16 %W_buf_load_120

]]></Node>
<StgValue><ssdm name="sext_ln42_120"/></StgValue>
</operation>

<operation id="2391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:625 %sext_ln42_121 = sext i16 %W_buf_load_121

]]></Node>
<StgValue><ssdm name="sext_ln42_121"/></StgValue>
</operation>

<operation id="2392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:635 %sext_ln42_123 = sext i16 %W_buf_load_123

]]></Node>
<StgValue><ssdm name="sext_ln42_123"/></StgValue>
</operation>

<operation id="2393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:645 %sext_ln42_125 = sext i16 %W_buf_load_125

]]></Node>
<StgValue><ssdm name="sext_ln42_125"/></StgValue>
</operation>

<operation id="2394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:655 %sext_ln42_127 = sext i16 %W_buf_load_127

]]></Node>
<StgValue><ssdm name="sext_ln42_127"/></StgValue>
</operation>

<operation id="2395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:660 %sext_ln42_128 = sext i16 %W_buf_load_128

]]></Node>
<StgValue><ssdm name="sext_ln42_128"/></StgValue>
</operation>

<operation id="2396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:665 %sext_ln42_129 = sext i16 %W_buf_load_129

]]></Node>
<StgValue><ssdm name="sext_ln42_129"/></StgValue>
</operation>

<operation id="2397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:670 %sext_ln42_130 = sext i16 %W_buf_load_130

]]></Node>
<StgValue><ssdm name="sext_ln42_130"/></StgValue>
</operation>

<operation id="2398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:675 %sext_ln42_131 = sext i16 %W_buf_load_131

]]></Node>
<StgValue><ssdm name="sext_ln42_131"/></StgValue>
</operation>

<operation id="2399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:680 %sext_ln42_132 = sext i16 %W_buf_load_132

]]></Node>
<StgValue><ssdm name="sext_ln42_132"/></StgValue>
</operation>

<operation id="2400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:685 %sext_ln42_133 = sext i16 %W_buf_load_133

]]></Node>
<StgValue><ssdm name="sext_ln42_133"/></StgValue>
</operation>

<operation id="2401" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:920 %mul_ln1316 = mul i29 %sext_ln1316, i29 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="2402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:921 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="2403" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:928 %mul_ln1316_1 = mul i29 %sext_ln1316_1, i29 %sext_ln42_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="2404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:929 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="2405" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:937 %mul_ln1316_2 = mul i29 %sext_ln1316_2, i29 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="2406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:938 %trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="2407" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:945 %mul_ln1316_3 = mul i29 %sext_ln1316_3, i29 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="2408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:946 %trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="2409" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:953 %mul_ln1316_4 = mul i29 %sext_ln1316_4, i29 %sext_ln42_4

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="2410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:954 %trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="2411" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:961 %mul_ln1316_5 = mul i29 %sext_ln1316_5, i29 %sext_ln42_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="2412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:962 %trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="2413" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:969 %mul_ln1316_6 = mul i29 %sext_ln1316_6, i29 %sext_ln42_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="2414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:970 %trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_6"/></StgValue>
</operation>

<operation id="2415" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1071 %mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="2416" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1077 %mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="2417" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1084 %mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>

<operation id="2418" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1091 %mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24

]]></Node>
<StgValue><ssdm name="mul_ln1316_24"/></StgValue>
</operation>

<operation id="2419" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1098 %mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25

]]></Node>
<StgValue><ssdm name="mul_ln1316_25"/></StgValue>
</operation>

<operation id="2420" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1105 %mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26

]]></Node>
<StgValue><ssdm name="mul_ln1316_26"/></StgValue>
</operation>

<operation id="2421" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1112 %mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27

]]></Node>
<StgValue><ssdm name="mul_ln1316_27"/></StgValue>
</operation>

<operation id="2422" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1447 %mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77

]]></Node>
<StgValue><ssdm name="mul_ln1316_77"/></StgValue>
</operation>

<operation id="2423" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1453 %mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78

]]></Node>
<StgValue><ssdm name="mul_ln1316_78"/></StgValue>
</operation>

<operation id="2424" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1460 %mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79

]]></Node>
<StgValue><ssdm name="mul_ln1316_79"/></StgValue>
</operation>

<operation id="2425" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1467 %mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80

]]></Node>
<StgValue><ssdm name="mul_ln1316_80"/></StgValue>
</operation>

<operation id="2426" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1474 %mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81

]]></Node>
<StgValue><ssdm name="mul_ln1316_81"/></StgValue>
</operation>

<operation id="2427" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1481 %mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82

]]></Node>
<StgValue><ssdm name="mul_ln1316_82"/></StgValue>
</operation>

<operation id="2428" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1488 %mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83

]]></Node>
<StgValue><ssdm name="mul_ln1316_83"/></StgValue>
</operation>

<operation id="2429" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1494 %mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84

]]></Node>
<StgValue><ssdm name="mul_ln1316_84"/></StgValue>
</operation>

<operation id="2430" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1500 %mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85

]]></Node>
<StgValue><ssdm name="mul_ln1316_85"/></StgValue>
</operation>

<operation id="2431" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1507 %mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86

]]></Node>
<StgValue><ssdm name="mul_ln1316_86"/></StgValue>
</operation>

<operation id="2432" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1514 %mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87

]]></Node>
<StgValue><ssdm name="mul_ln1316_87"/></StgValue>
</operation>

<operation id="2433" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1521 %mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88

]]></Node>
<StgValue><ssdm name="mul_ln1316_88"/></StgValue>
</operation>

<operation id="2434" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1528 %mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89

]]></Node>
<StgValue><ssdm name="mul_ln1316_89"/></StgValue>
</operation>

<operation id="2435" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1535 %mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90

]]></Node>
<StgValue><ssdm name="mul_ln1316_90"/></StgValue>
</operation>

<operation id="2436" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1541 %mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91

]]></Node>
<StgValue><ssdm name="mul_ln1316_91"/></StgValue>
</operation>

<operation id="2437" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1547 %mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92

]]></Node>
<StgValue><ssdm name="mul_ln1316_92"/></StgValue>
</operation>

<operation id="2438" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1554 %mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93

]]></Node>
<StgValue><ssdm name="mul_ln1316_93"/></StgValue>
</operation>

<operation id="2439" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1561 %mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94

]]></Node>
<StgValue><ssdm name="mul_ln1316_94"/></StgValue>
</operation>

<operation id="2440" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1568 %mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95

]]></Node>
<StgValue><ssdm name="mul_ln1316_95"/></StgValue>
</operation>

<operation id="2441" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1575 %mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96

]]></Node>
<StgValue><ssdm name="mul_ln1316_96"/></StgValue>
</operation>

<operation id="2442" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1582 %mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97

]]></Node>
<StgValue><ssdm name="mul_ln1316_97"/></StgValue>
</operation>

<operation id="2443" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1588 %mul_ln1316_98 = mul i29 %sext_ln1316_98, i29 %sext_ln42_98

]]></Node>
<StgValue><ssdm name="mul_ln1316_98"/></StgValue>
</operation>

<operation id="2444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1589 %trunc_ln864_97 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_98, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_97"/></StgValue>
</operation>

<operation id="2445" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1594 %mul_ln1316_99 = mul i29 %sext_ln1316_99, i29 %sext_ln42_99

]]></Node>
<StgValue><ssdm name="mul_ln1316_99"/></StgValue>
</operation>

<operation id="2446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1595 %trunc_ln864_98 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_99, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_98"/></StgValue>
</operation>

<operation id="2447" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1601 %mul_ln1316_100 = mul i29 %sext_ln1316_100, i29 %sext_ln42_100

]]></Node>
<StgValue><ssdm name="mul_ln1316_100"/></StgValue>
</operation>

<operation id="2448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1602 %trunc_ln864_99 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_100, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_99"/></StgValue>
</operation>

<operation id="2449" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1608 %mul_ln1316_101 = mul i29 %sext_ln1316_101, i29 %sext_ln42_101

]]></Node>
<StgValue><ssdm name="mul_ln1316_101"/></StgValue>
</operation>

<operation id="2450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1609 %trunc_ln864_100 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_101, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_100"/></StgValue>
</operation>

<operation id="2451" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1615 %mul_ln1316_102 = mul i29 %sext_ln1316_102, i29 %sext_ln42_102

]]></Node>
<StgValue><ssdm name="mul_ln1316_102"/></StgValue>
</operation>

<operation id="2452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1616 %trunc_ln864_101 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_102, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_101"/></StgValue>
</operation>

<operation id="2453" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1622 %mul_ln1316_103 = mul i29 %sext_ln1316_103, i29 %sext_ln42_103

]]></Node>
<StgValue><ssdm name="mul_ln1316_103"/></StgValue>
</operation>

<operation id="2454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1623 %trunc_ln864_102 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_103, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_102"/></StgValue>
</operation>

<operation id="2455" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1635 %mul_ln1316_105 = mul i29 %sext_ln1316_105, i29 %sext_ln42_105

]]></Node>
<StgValue><ssdm name="mul_ln1316_105"/></StgValue>
</operation>

<operation id="2456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1636 %trunc_ln864_104 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_105, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_104"/></StgValue>
</operation>

<operation id="2457" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1648 %mul_ln1316_107 = mul i29 %sext_ln1316_107, i29 %sext_ln42_107

]]></Node>
<StgValue><ssdm name="mul_ln1316_107"/></StgValue>
</operation>

<operation id="2458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1649 %trunc_ln864_106 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_107, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_106"/></StgValue>
</operation>

<operation id="2459" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1662 %mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109

]]></Node>
<StgValue><ssdm name="mul_ln1316_109"/></StgValue>
</operation>

<operation id="2460" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1669 %mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110

]]></Node>
<StgValue><ssdm name="mul_ln1316_110"/></StgValue>
</operation>

<operation id="2461" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1676 %mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111

]]></Node>
<StgValue><ssdm name="mul_ln1316_111"/></StgValue>
</operation>

<operation id="2462" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1682 %mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112

]]></Node>
<StgValue><ssdm name="mul_ln1316_112"/></StgValue>
</operation>

<operation id="2463" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1688 %mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113

]]></Node>
<StgValue><ssdm name="mul_ln1316_113"/></StgValue>
</operation>

<operation id="2464" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1695 %mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114

]]></Node>
<StgValue><ssdm name="mul_ln1316_114"/></StgValue>
</operation>

<operation id="2465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1701 %sext_ln1316_115 = sext i16 %r_V_115

]]></Node>
<StgValue><ssdm name="sext_ln1316_115"/></StgValue>
</operation>

<operation id="2466" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1702 %mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115

]]></Node>
<StgValue><ssdm name="mul_ln1316_115"/></StgValue>
</operation>

<operation id="2467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1708 %sext_ln1316_116 = sext i16 %r_V_116

]]></Node>
<StgValue><ssdm name="sext_ln1316_116"/></StgValue>
</operation>

<operation id="2468" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1709 %mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116

]]></Node>
<StgValue><ssdm name="mul_ln1316_116"/></StgValue>
</operation>

<operation id="2469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1715 %sext_ln1316_117 = sext i16 %r_V_117

]]></Node>
<StgValue><ssdm name="sext_ln1316_117"/></StgValue>
</operation>

<operation id="2470" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1716 %mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117

]]></Node>
<StgValue><ssdm name="mul_ln1316_117"/></StgValue>
</operation>

<operation id="2471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1722 %sext_ln1316_118 = sext i16 %r_V_118

]]></Node>
<StgValue><ssdm name="sext_ln1316_118"/></StgValue>
</operation>

<operation id="2472" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1723 %mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118

]]></Node>
<StgValue><ssdm name="mul_ln1316_118"/></StgValue>
</operation>

<operation id="2473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1728 %sext_ln1316_119 = sext i16 %r_V_119

]]></Node>
<StgValue><ssdm name="sext_ln1316_119"/></StgValue>
</operation>

<operation id="2474" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1729 %mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119

]]></Node>
<StgValue><ssdm name="mul_ln1316_119"/></StgValue>
</operation>

<operation id="2475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1734 %sext_ln1316_120 = sext i16 %r_V_120

]]></Node>
<StgValue><ssdm name="sext_ln1316_120"/></StgValue>
</operation>

<operation id="2476" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1735 %mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120

]]></Node>
<StgValue><ssdm name="mul_ln1316_120"/></StgValue>
</operation>

<operation id="2477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1741 %sext_ln1316_121 = sext i16 %r_V_121

]]></Node>
<StgValue><ssdm name="sext_ln1316_121"/></StgValue>
</operation>

<operation id="2478" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1742 %mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121

]]></Node>
<StgValue><ssdm name="mul_ln1316_121"/></StgValue>
</operation>

<operation id="2479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1755 %sext_ln1316_123 = sext i16 %r_V_123

]]></Node>
<StgValue><ssdm name="sext_ln1316_123"/></StgValue>
</operation>

<operation id="2480" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1756 %mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123

]]></Node>
<StgValue><ssdm name="mul_ln1316_123"/></StgValue>
</operation>

<operation id="2481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1769 %sext_ln1316_125 = sext i16 %r_V_125

]]></Node>
<StgValue><ssdm name="sext_ln1316_125"/></StgValue>
</operation>

<operation id="2482" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1770 %mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125

]]></Node>
<StgValue><ssdm name="mul_ln1316_125"/></StgValue>
</operation>

<operation id="2483" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1776 %mul_ln1316_126 = mul i29 %sext_ln1316_126, i29 %sext_ln42_126

]]></Node>
<StgValue><ssdm name="mul_ln1316_126"/></StgValue>
</operation>

<operation id="2484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1777 %trunc_ln864_125 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_126, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_125"/></StgValue>
</operation>

<operation id="2485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1781 %sext_ln1316_127 = sext i16 %r_V_127

]]></Node>
<StgValue><ssdm name="sext_ln1316_127"/></StgValue>
</operation>

<operation id="2486" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1782 %mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127

]]></Node>
<StgValue><ssdm name="mul_ln1316_127"/></StgValue>
</operation>

<operation id="2487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1788 %sext_ln1316_128 = sext i16 %r_V_128

]]></Node>
<StgValue><ssdm name="sext_ln1316_128"/></StgValue>
</operation>

<operation id="2488" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1789 %mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128

]]></Node>
<StgValue><ssdm name="mul_ln1316_128"/></StgValue>
</operation>

<operation id="2489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1795 %sext_ln1316_129 = sext i16 %r_V_129

]]></Node>
<StgValue><ssdm name="sext_ln1316_129"/></StgValue>
</operation>

<operation id="2490" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1796 %mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129

]]></Node>
<StgValue><ssdm name="mul_ln1316_129"/></StgValue>
</operation>

<operation id="2491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1802 %sext_ln1316_130 = sext i16 %r_V_130

]]></Node>
<StgValue><ssdm name="sext_ln1316_130"/></StgValue>
</operation>

<operation id="2492" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1803 %mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130

]]></Node>
<StgValue><ssdm name="mul_ln1316_130"/></StgValue>
</operation>

<operation id="2493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1809 %sext_ln1316_131 = sext i16 %r_V_131

]]></Node>
<StgValue><ssdm name="sext_ln1316_131"/></StgValue>
</operation>

<operation id="2494" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1810 %mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131

]]></Node>
<StgValue><ssdm name="mul_ln1316_131"/></StgValue>
</operation>

<operation id="2495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1816 %sext_ln1316_132 = sext i16 %r_V_132

]]></Node>
<StgValue><ssdm name="sext_ln1316_132"/></StgValue>
</operation>

<operation id="2496" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1817 %mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132

]]></Node>
<StgValue><ssdm name="mul_ln1316_132"/></StgValue>
</operation>

<operation id="2497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1822 %sext_ln1316_133 = sext i16 %r_V_133

]]></Node>
<StgValue><ssdm name="sext_ln1316_133"/></StgValue>
</operation>

<operation id="2498" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1823 %mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133

]]></Node>
<StgValue><ssdm name="mul_ln1316_133"/></StgValue>
</operation>

<operation id="2499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1832 %zext_ln1317_137 = zext i10 %trunc_ln1317_228

]]></Node>
<StgValue><ssdm name="zext_ln1317_137"/></StgValue>
</operation>

<operation id="2500" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1833 %lshr_ln1317_135 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_137

]]></Node>
<StgValue><ssdm name="lshr_ln1317_135"/></StgValue>
</operation>

<operation id="2501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1834 %r_V_135 = trunc i736 %lshr_ln1317_135

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="2502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1839 %zext_ln1317_138 = zext i10 %trunc_ln1317_230

]]></Node>
<StgValue><ssdm name="zext_ln1317_138"/></StgValue>
</operation>

<operation id="2503" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1840 %lshr_ln1317_136 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_138

]]></Node>
<StgValue><ssdm name="lshr_ln1317_136"/></StgValue>
</operation>

<operation id="2504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1841 %r_V_136 = trunc i736 %lshr_ln1317_136

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="2505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1846 %zext_ln1317_139 = zext i10 %trunc_ln1317_232

]]></Node>
<StgValue><ssdm name="zext_ln1317_139"/></StgValue>
</operation>

<operation id="2506" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1847 %lshr_ln1317_137 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_139

]]></Node>
<StgValue><ssdm name="lshr_ln1317_137"/></StgValue>
</operation>

<operation id="2507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1848 %r_V_137 = trunc i736 %lshr_ln1317_137

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="2508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1853 %zext_ln1317_140 = zext i10 %trunc_ln1317_234

]]></Node>
<StgValue><ssdm name="zext_ln1317_140"/></StgValue>
</operation>

<operation id="2509" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1854 %lshr_ln1317_138 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_140

]]></Node>
<StgValue><ssdm name="lshr_ln1317_138"/></StgValue>
</operation>

<operation id="2510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1855 %r_V_138 = trunc i736 %lshr_ln1317_138

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="2511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1860 %zext_ln1317_141 = zext i10 %trunc_ln1317_236

]]></Node>
<StgValue><ssdm name="zext_ln1317_141"/></StgValue>
</operation>

<operation id="2512" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1861 %lshr_ln1317_139 = lshr i736 %X_buf_load_19, i736 %zext_ln1317_141

]]></Node>
<StgValue><ssdm name="lshr_ln1317_139"/></StgValue>
</operation>

<operation id="2513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1862 %r_V_139 = trunc i736 %lshr_ln1317_139

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="2514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1866 %zext_ln1317_142 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1317_142"/></StgValue>
</operation>

<operation id="2515" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1867 %lshr_ln1317_140 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_142

]]></Node>
<StgValue><ssdm name="lshr_ln1317_140"/></StgValue>
</operation>

<operation id="2516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1868 %r_V_140 = trunc i736 %lshr_ln1317_140

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="2517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1872 %zext_ln1317_143 = zext i10 %or_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_143"/></StgValue>
</operation>

<operation id="2518" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1873 %lshr_ln1317_141 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_143

]]></Node>
<StgValue><ssdm name="lshr_ln1317_141"/></StgValue>
</operation>

<operation id="2519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1874 %r_V_141 = trunc i736 %lshr_ln1317_141

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="2520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1879 %zext_ln1317_144 = zext i10 %trunc_ln1317_240

]]></Node>
<StgValue><ssdm name="zext_ln1317_144"/></StgValue>
</operation>

<operation id="2521" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1880 %lshr_ln1317_142 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_144

]]></Node>
<StgValue><ssdm name="lshr_ln1317_142"/></StgValue>
</operation>

<operation id="2522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1881 %r_V_142 = trunc i736 %lshr_ln1317_142

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="2523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1886 %zext_ln1317_145 = zext i10 %trunc_ln1317_242

]]></Node>
<StgValue><ssdm name="zext_ln1317_145"/></StgValue>
</operation>

<operation id="2524" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1887 %lshr_ln1317_143 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_145

]]></Node>
<StgValue><ssdm name="lshr_ln1317_143"/></StgValue>
</operation>

<operation id="2525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1888 %r_V_143 = trunc i736 %lshr_ln1317_143

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="2526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1893 %zext_ln1317_146 = zext i10 %trunc_ln1317_244

]]></Node>
<StgValue><ssdm name="zext_ln1317_146"/></StgValue>
</operation>

<operation id="2527" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1894 %lshr_ln1317_144 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_146

]]></Node>
<StgValue><ssdm name="lshr_ln1317_144"/></StgValue>
</operation>

<operation id="2528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1895 %r_V_144 = trunc i736 %lshr_ln1317_144

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="2529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="736" op_0_bw="10">
<![CDATA[
for.inc120:1900 %zext_ln1317_147 = zext i10 %trunc_ln1317_246

]]></Node>
<StgValue><ssdm name="zext_ln1317_147"/></StgValue>
</operation>

<operation id="2530" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc120:1901 %lshr_ln1317_145 = lshr i736 %X_buf_load_20, i736 %zext_ln1317_147

]]></Node>
<StgValue><ssdm name="lshr_ln1317_145"/></StgValue>
</operation>

<operation id="2531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="736">
<![CDATA[
for.inc120:1902 %r_V_145 = trunc i736 %lshr_ln1317_145

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="2532" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1911 %mul_ln1316_146 = mul i29 %sext_ln1316_146, i29 %sext_ln42_146

]]></Node>
<StgValue><ssdm name="mul_ln1316_146"/></StgValue>
</operation>

<operation id="2533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1912 %trunc_ln864_145 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_146, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_145"/></StgValue>
</operation>

<operation id="2534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2002 %trunc_ln859_32 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_126, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_32"/></StgValue>
</operation>

<operation id="2535" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2004 %add_ln859_56 = add i16 %trunc_ln864_123, i16 %trunc_ln864_125

]]></Node>
<StgValue><ssdm name="add_ln859_56"/></StgValue>
</operation>

<operation id="2536" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2006 %add_ln859_57 = add i15 %trunc_ln859_33, i15 %trunc_ln859_32

]]></Node>
<StgValue><ssdm name="add_ln859_57"/></StgValue>
</operation>

<operation id="2537" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2007 %add_ln859_58 = add i16 %add_ln859_56, i16 %trunc_ln864_121

]]></Node>
<StgValue><ssdm name="add_ln859_58"/></StgValue>
</operation>

<operation id="2538" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2009 %add_ln859_60 = add i15 %add_ln859_57, i15 %trunc_ln859_34

]]></Node>
<StgValue><ssdm name="add_ln859_60"/></StgValue>
</operation>

<operation id="2539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2083 %trunc_ln859_59 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_98, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_59"/></StgValue>
</operation>

<operation id="2540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2095 %trunc_ln859_62 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_100, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_62"/></StgValue>
</operation>

<operation id="2541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2098 %trunc_ln859_64 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_103, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_64"/></StgValue>
</operation>

<operation id="2542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2099 %trunc_ln859_65 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_101, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_65"/></StgValue>
</operation>

<operation id="2543" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2100 %add_ln859_120 = add i16 %trunc_ln864_100, i16 %trunc_ln864_102

]]></Node>
<StgValue><ssdm name="add_ln859_120"/></StgValue>
</operation>

<operation id="2544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2101 %trunc_ln859_66 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_99, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_66"/></StgValue>
</operation>

<operation id="2545" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2102 %add_ln859_121 = add i15 %trunc_ln859_65, i15 %trunc_ln859_64

]]></Node>
<StgValue><ssdm name="add_ln859_121"/></StgValue>
</operation>

<operation id="2546" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2103 %add_ln859_122 = add i16 %add_ln859_120, i16 %trunc_ln864_98

]]></Node>
<StgValue><ssdm name="add_ln859_122"/></StgValue>
</operation>

<operation id="2547" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2105 %add_ln859_124 = add i15 %add_ln859_121, i15 %trunc_ln859_66

]]></Node>
<StgValue><ssdm name="add_ln859_124"/></StgValue>
</operation>

<operation id="2548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2107 %trunc_ln859_67 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_105, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_67"/></StgValue>
</operation>

<operation id="2549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2108 %trunc_ln859_68 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_102, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_68"/></StgValue>
</operation>

<operation id="2550" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2109 %add_ln859_126 = add i16 %trunc_ln864_101, i16 %trunc_ln864_104

]]></Node>
<StgValue><ssdm name="add_ln859_126"/></StgValue>
</operation>

<operation id="2551" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2116 %add_ln859_130 = add i15 %trunc_ln859_68, i15 %trunc_ln859_67

]]></Node>
<StgValue><ssdm name="add_ln859_130"/></StgValue>
</operation>

<operation id="2552" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2118 %add_ln859_132 = add i16 %add_ln859_129, i16 %add_ln859_126

]]></Node>
<StgValue><ssdm name="add_ln859_132"/></StgValue>
</operation>

<operation id="2553" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2120 %add_ln859_134 = add i15 %add_ln859_131, i15 %add_ln859_130

]]></Node>
<StgValue><ssdm name="add_ln859_134"/></StgValue>
</operation>

<operation id="2554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2131 %trunc_ln859_72 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_1, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_72"/></StgValue>
</operation>

<operation id="2555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2132 %trunc_ln859_73 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_107, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_73"/></StgValue>
</operation>

<operation id="2556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2134 %trunc_ln859_74 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_2, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_74"/></StgValue>
</operation>

<operation id="2557" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2135 %add_ln859_147 = add i16 %trunc_ln864_2, i16 %select_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln859_147"/></StgValue>
</operation>

<operation id="2558" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2137 %add_ln859_149 = add i15 %trunc_ln859_74, i15 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln859_149"/></StgValue>
</operation>

<operation id="2559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2139 %trunc_ln859_75 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_3, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_75"/></StgValue>
</operation>

<operation id="2560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2140 %trunc_ln859_76 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_4, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_76"/></StgValue>
</operation>

<operation id="2561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2142 %trunc_ln859_77 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_6, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_77"/></StgValue>
</operation>

<operation id="2562" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2143 %trunc_ln859_78 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_78"/></StgValue>
</operation>

<operation id="2563" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2144 %add_ln859_152 = add i16 %trunc_ln, i16 %trunc_ln864_6

]]></Node>
<StgValue><ssdm name="add_ln859_152"/></StgValue>
</operation>

<operation id="2564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2145 %trunc_ln859_79 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_5, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_79"/></StgValue>
</operation>

<operation id="2565" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2146 %add_ln859_153 = add i15 %trunc_ln859_78, i15 %trunc_ln859_77

]]></Node>
<StgValue><ssdm name="add_ln859_153"/></StgValue>
</operation>

<operation id="2566" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2147 %add_ln859_154 = add i16 %add_ln859_152, i16 %trunc_ln864_5

]]></Node>
<StgValue><ssdm name="add_ln859_154"/></StgValue>
</operation>

<operation id="2567" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2149 %add_ln859_156 = add i15 %add_ln859_153, i15 %trunc_ln859_79

]]></Node>
<StgValue><ssdm name="add_ln859_156"/></StgValue>
</operation>

<operation id="2568" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2273 %add_ln859_238 = add i16 %add_ln859_235, i16 %add_ln859_232

]]></Node>
<StgValue><ssdm name="add_ln859_238"/></StgValue>
</operation>

<operation id="2569" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2286 %add_ln859_246 = add i15 %add_ln859_237, i15 %add_ln859_236

]]></Node>
<StgValue><ssdm name="add_ln859_246"/></StgValue>
</operation>

<operation id="2570" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2288 %add_ln859_248 = add i16 %add_ln859_245, i16 %add_ln859_238

]]></Node>
<StgValue><ssdm name="add_ln859_248"/></StgValue>
</operation>

<operation id="2571" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2290 %add_ln859_250 = add i15 %add_ln859_247, i15 %add_ln859_246

]]></Node>
<StgValue><ssdm name="add_ln859_250"/></StgValue>
</operation>

<operation id="2572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2331 %trunc_ln859_143 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_146, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_143"/></StgValue>
</operation>

<operation id="2573" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2333 %add_ln859_275 = add i16 %trunc_ln864_69, i16 %trunc_ln864_145

]]></Node>
<StgValue><ssdm name="add_ln859_275"/></StgValue>
</operation>

<operation id="2574" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2335 %add_ln859_276 = add i15 %trunc_ln859_144, i15 %trunc_ln859_143

]]></Node>
<StgValue><ssdm name="add_ln859_276"/></StgValue>
</operation>

<operation id="2575" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2336 %add_ln859_277 = add i16 %add_ln859_275, i16 %trunc_ln864_70

]]></Node>
<StgValue><ssdm name="add_ln859_277"/></StgValue>
</operation>

<operation id="2576" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2338 %add_ln859_279 = add i15 %add_ln859_276, i15 %trunc_ln859_145

]]></Node>
<StgValue><ssdm name="add_ln859_279"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="2577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:690 %sext_ln42_134 = sext i16 %W_buf_load_134

]]></Node>
<StgValue><ssdm name="sext_ln42_134"/></StgValue>
</operation>

<operation id="2578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:695 %sext_ln42_135 = sext i16 %W_buf_load_135

]]></Node>
<StgValue><ssdm name="sext_ln42_135"/></StgValue>
</operation>

<operation id="2579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:700 %sext_ln42_136 = sext i16 %W_buf_load_136

]]></Node>
<StgValue><ssdm name="sext_ln42_136"/></StgValue>
</operation>

<operation id="2580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:705 %sext_ln42_137 = sext i16 %W_buf_load_137

]]></Node>
<StgValue><ssdm name="sext_ln42_137"/></StgValue>
</operation>

<operation id="2581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:710 %sext_ln42_138 = sext i16 %W_buf_load_138

]]></Node>
<StgValue><ssdm name="sext_ln42_138"/></StgValue>
</operation>

<operation id="2582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:715 %sext_ln42_139 = sext i16 %W_buf_load_139

]]></Node>
<StgValue><ssdm name="sext_ln42_139"/></StgValue>
</operation>

<operation id="2583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:720 %sext_ln42_140 = sext i16 %W_buf_load_140

]]></Node>
<StgValue><ssdm name="sext_ln42_140"/></StgValue>
</operation>

<operation id="2584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:725 %sext_ln42_141 = sext i16 %W_buf_load_141

]]></Node>
<StgValue><ssdm name="sext_ln42_141"/></StgValue>
</operation>

<operation id="2585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:730 %sext_ln42_142 = sext i16 %W_buf_load_142

]]></Node>
<StgValue><ssdm name="sext_ln42_142"/></StgValue>
</operation>

<operation id="2586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:735 %sext_ln42_143 = sext i16 %W_buf_load_143

]]></Node>
<StgValue><ssdm name="sext_ln42_143"/></StgValue>
</operation>

<operation id="2587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:740 %sext_ln42_144 = sext i16 %W_buf_load_144

]]></Node>
<StgValue><ssdm name="sext_ln42_144"/></StgValue>
</operation>

<operation id="2588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:745 %sext_ln42_145 = sext i16 %W_buf_load_145

]]></Node>
<StgValue><ssdm name="sext_ln42_145"/></StgValue>
</operation>

<operation id="2589" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1071 %mul_ln1316_21 = mul i29 %sext_ln1316_21, i29 %sext_ln42_21

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="2590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1072 %trunc_ln864_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_21, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_20"/></StgValue>
</operation>

<operation id="2591" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1077 %mul_ln1316_22 = mul i29 %sext_ln1316_22, i29 %sext_ln42_22

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="2592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1078 %trunc_ln864_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_22, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_21"/></StgValue>
</operation>

<operation id="2593" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1084 %mul_ln1316_23 = mul i29 %sext_ln1316_23, i29 %sext_ln42_23

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>

<operation id="2594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1085 %trunc_ln864_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_23, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_22"/></StgValue>
</operation>

<operation id="2595" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1091 %mul_ln1316_24 = mul i29 %sext_ln1316_24, i29 %sext_ln42_24

]]></Node>
<StgValue><ssdm name="mul_ln1316_24"/></StgValue>
</operation>

<operation id="2596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1092 %trunc_ln864_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_24, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_23"/></StgValue>
</operation>

<operation id="2597" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1098 %mul_ln1316_25 = mul i29 %sext_ln1316_25, i29 %sext_ln42_25

]]></Node>
<StgValue><ssdm name="mul_ln1316_25"/></StgValue>
</operation>

<operation id="2598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1099 %trunc_ln864_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_25, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_24"/></StgValue>
</operation>

<operation id="2599" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1105 %mul_ln1316_26 = mul i29 %sext_ln1316_26, i29 %sext_ln42_26

]]></Node>
<StgValue><ssdm name="mul_ln1316_26"/></StgValue>
</operation>

<operation id="2600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1106 %trunc_ln864_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_26, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_25"/></StgValue>
</operation>

<operation id="2601" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1112 %mul_ln1316_27 = mul i29 %sext_ln1316_27, i29 %sext_ln42_27

]]></Node>
<StgValue><ssdm name="mul_ln1316_27"/></StgValue>
</operation>

<operation id="2602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1113 %trunc_ln864_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_27, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_26"/></StgValue>
</operation>

<operation id="2603" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1447 %mul_ln1316_77 = mul i29 %sext_ln1316_77, i29 %sext_ln42_77

]]></Node>
<StgValue><ssdm name="mul_ln1316_77"/></StgValue>
</operation>

<operation id="2604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1448 %trunc_ln864_76 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_77, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_76"/></StgValue>
</operation>

<operation id="2605" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1453 %mul_ln1316_78 = mul i29 %sext_ln1316_78, i29 %sext_ln42_78

]]></Node>
<StgValue><ssdm name="mul_ln1316_78"/></StgValue>
</operation>

<operation id="2606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1454 %trunc_ln864_77 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_78, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_77"/></StgValue>
</operation>

<operation id="2607" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1460 %mul_ln1316_79 = mul i29 %sext_ln1316_79, i29 %sext_ln42_79

]]></Node>
<StgValue><ssdm name="mul_ln1316_79"/></StgValue>
</operation>

<operation id="2608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1461 %trunc_ln864_78 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_79, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_78"/></StgValue>
</operation>

<operation id="2609" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1467 %mul_ln1316_80 = mul i29 %sext_ln1316_80, i29 %sext_ln42_80

]]></Node>
<StgValue><ssdm name="mul_ln1316_80"/></StgValue>
</operation>

<operation id="2610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1468 %trunc_ln864_79 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_80, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_79"/></StgValue>
</operation>

<operation id="2611" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1474 %mul_ln1316_81 = mul i29 %sext_ln1316_81, i29 %sext_ln42_81

]]></Node>
<StgValue><ssdm name="mul_ln1316_81"/></StgValue>
</operation>

<operation id="2612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1475 %trunc_ln864_80 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_81, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_80"/></StgValue>
</operation>

<operation id="2613" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1481 %mul_ln1316_82 = mul i29 %sext_ln1316_82, i29 %sext_ln42_82

]]></Node>
<StgValue><ssdm name="mul_ln1316_82"/></StgValue>
</operation>

<operation id="2614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1482 %trunc_ln864_81 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_82, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_81"/></StgValue>
</operation>

<operation id="2615" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1488 %mul_ln1316_83 = mul i29 %sext_ln1316_83, i29 %sext_ln42_83

]]></Node>
<StgValue><ssdm name="mul_ln1316_83"/></StgValue>
</operation>

<operation id="2616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1489 %trunc_ln864_82 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_83, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_82"/></StgValue>
</operation>

<operation id="2617" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1494 %mul_ln1316_84 = mul i29 %sext_ln1316_84, i29 %sext_ln42_84

]]></Node>
<StgValue><ssdm name="mul_ln1316_84"/></StgValue>
</operation>

<operation id="2618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1495 %trunc_ln864_83 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_84, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_83"/></StgValue>
</operation>

<operation id="2619" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1500 %mul_ln1316_85 = mul i29 %sext_ln1316_85, i29 %sext_ln42_85

]]></Node>
<StgValue><ssdm name="mul_ln1316_85"/></StgValue>
</operation>

<operation id="2620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1501 %trunc_ln864_84 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_85, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_84"/></StgValue>
</operation>

<operation id="2621" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1507 %mul_ln1316_86 = mul i29 %sext_ln1316_86, i29 %sext_ln42_86

]]></Node>
<StgValue><ssdm name="mul_ln1316_86"/></StgValue>
</operation>

<operation id="2622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1508 %trunc_ln864_85 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_86, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_85"/></StgValue>
</operation>

<operation id="2623" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1514 %mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87

]]></Node>
<StgValue><ssdm name="mul_ln1316_87"/></StgValue>
</operation>

<operation id="2624" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1521 %mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88

]]></Node>
<StgValue><ssdm name="mul_ln1316_88"/></StgValue>
</operation>

<operation id="2625" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1528 %mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89

]]></Node>
<StgValue><ssdm name="mul_ln1316_89"/></StgValue>
</operation>

<operation id="2626" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1535 %mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90

]]></Node>
<StgValue><ssdm name="mul_ln1316_90"/></StgValue>
</operation>

<operation id="2627" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1541 %mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91

]]></Node>
<StgValue><ssdm name="mul_ln1316_91"/></StgValue>
</operation>

<operation id="2628" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1547 %mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92

]]></Node>
<StgValue><ssdm name="mul_ln1316_92"/></StgValue>
</operation>

<operation id="2629" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1554 %mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93

]]></Node>
<StgValue><ssdm name="mul_ln1316_93"/></StgValue>
</operation>

<operation id="2630" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1561 %mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94

]]></Node>
<StgValue><ssdm name="mul_ln1316_94"/></StgValue>
</operation>

<operation id="2631" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1568 %mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95

]]></Node>
<StgValue><ssdm name="mul_ln1316_95"/></StgValue>
</operation>

<operation id="2632" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1575 %mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96

]]></Node>
<StgValue><ssdm name="mul_ln1316_96"/></StgValue>
</operation>

<operation id="2633" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1582 %mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97

]]></Node>
<StgValue><ssdm name="mul_ln1316_97"/></StgValue>
</operation>

<operation id="2634" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1662 %mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109

]]></Node>
<StgValue><ssdm name="mul_ln1316_109"/></StgValue>
</operation>

<operation id="2635" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1669 %mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110

]]></Node>
<StgValue><ssdm name="mul_ln1316_110"/></StgValue>
</operation>

<operation id="2636" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1676 %mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111

]]></Node>
<StgValue><ssdm name="mul_ln1316_111"/></StgValue>
</operation>

<operation id="2637" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1682 %mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112

]]></Node>
<StgValue><ssdm name="mul_ln1316_112"/></StgValue>
</operation>

<operation id="2638" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1688 %mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113

]]></Node>
<StgValue><ssdm name="mul_ln1316_113"/></StgValue>
</operation>

<operation id="2639" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1695 %mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114

]]></Node>
<StgValue><ssdm name="mul_ln1316_114"/></StgValue>
</operation>

<operation id="2640" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1702 %mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115

]]></Node>
<StgValue><ssdm name="mul_ln1316_115"/></StgValue>
</operation>

<operation id="2641" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1709 %mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116

]]></Node>
<StgValue><ssdm name="mul_ln1316_116"/></StgValue>
</operation>

<operation id="2642" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1716 %mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117

]]></Node>
<StgValue><ssdm name="mul_ln1316_117"/></StgValue>
</operation>

<operation id="2643" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1723 %mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118

]]></Node>
<StgValue><ssdm name="mul_ln1316_118"/></StgValue>
</operation>

<operation id="2644" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1729 %mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119

]]></Node>
<StgValue><ssdm name="mul_ln1316_119"/></StgValue>
</operation>

<operation id="2645" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1735 %mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120

]]></Node>
<StgValue><ssdm name="mul_ln1316_120"/></StgValue>
</operation>

<operation id="2646" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1742 %mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121

]]></Node>
<StgValue><ssdm name="mul_ln1316_121"/></StgValue>
</operation>

<operation id="2647" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1756 %mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123

]]></Node>
<StgValue><ssdm name="mul_ln1316_123"/></StgValue>
</operation>

<operation id="2648" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1770 %mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125

]]></Node>
<StgValue><ssdm name="mul_ln1316_125"/></StgValue>
</operation>

<operation id="2649" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1782 %mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127

]]></Node>
<StgValue><ssdm name="mul_ln1316_127"/></StgValue>
</operation>

<operation id="2650" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1789 %mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128

]]></Node>
<StgValue><ssdm name="mul_ln1316_128"/></StgValue>
</operation>

<operation id="2651" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1796 %mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129

]]></Node>
<StgValue><ssdm name="mul_ln1316_129"/></StgValue>
</operation>

<operation id="2652" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1803 %mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130

]]></Node>
<StgValue><ssdm name="mul_ln1316_130"/></StgValue>
</operation>

<operation id="2653" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1810 %mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131

]]></Node>
<StgValue><ssdm name="mul_ln1316_131"/></StgValue>
</operation>

<operation id="2654" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1817 %mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132

]]></Node>
<StgValue><ssdm name="mul_ln1316_132"/></StgValue>
</operation>

<operation id="2655" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1823 %mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133

]]></Node>
<StgValue><ssdm name="mul_ln1316_133"/></StgValue>
</operation>

<operation id="2656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1828 %sext_ln1316_134 = sext i16 %r_V_134

]]></Node>
<StgValue><ssdm name="sext_ln1316_134"/></StgValue>
</operation>

<operation id="2657" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1829 %mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134

]]></Node>
<StgValue><ssdm name="mul_ln1316_134"/></StgValue>
</operation>

<operation id="2658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1835 %sext_ln1316_135 = sext i16 %r_V_135

]]></Node>
<StgValue><ssdm name="sext_ln1316_135"/></StgValue>
</operation>

<operation id="2659" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1836 %mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135

]]></Node>
<StgValue><ssdm name="mul_ln1316_135"/></StgValue>
</operation>

<operation id="2660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1842 %sext_ln1316_136 = sext i16 %r_V_136

]]></Node>
<StgValue><ssdm name="sext_ln1316_136"/></StgValue>
</operation>

<operation id="2661" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1843 %mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136

]]></Node>
<StgValue><ssdm name="mul_ln1316_136"/></StgValue>
</operation>

<operation id="2662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1849 %sext_ln1316_137 = sext i16 %r_V_137

]]></Node>
<StgValue><ssdm name="sext_ln1316_137"/></StgValue>
</operation>

<operation id="2663" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1850 %mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137

]]></Node>
<StgValue><ssdm name="mul_ln1316_137"/></StgValue>
</operation>

<operation id="2664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1856 %sext_ln1316_138 = sext i16 %r_V_138

]]></Node>
<StgValue><ssdm name="sext_ln1316_138"/></StgValue>
</operation>

<operation id="2665" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1857 %mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138

]]></Node>
<StgValue><ssdm name="mul_ln1316_138"/></StgValue>
</operation>

<operation id="2666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1863 %sext_ln1316_139 = sext i16 %r_V_139

]]></Node>
<StgValue><ssdm name="sext_ln1316_139"/></StgValue>
</operation>

<operation id="2667" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1864 %mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139

]]></Node>
<StgValue><ssdm name="mul_ln1316_139"/></StgValue>
</operation>

<operation id="2668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1869 %sext_ln1316_140 = sext i16 %r_V_140

]]></Node>
<StgValue><ssdm name="sext_ln1316_140"/></StgValue>
</operation>

<operation id="2669" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1870 %mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140

]]></Node>
<StgValue><ssdm name="mul_ln1316_140"/></StgValue>
</operation>

<operation id="2670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1875 %sext_ln1316_141 = sext i16 %r_V_141

]]></Node>
<StgValue><ssdm name="sext_ln1316_141"/></StgValue>
</operation>

<operation id="2671" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1876 %mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141

]]></Node>
<StgValue><ssdm name="mul_ln1316_141"/></StgValue>
</operation>

<operation id="2672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1882 %sext_ln1316_142 = sext i16 %r_V_142

]]></Node>
<StgValue><ssdm name="sext_ln1316_142"/></StgValue>
</operation>

<operation id="2673" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1883 %mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142

]]></Node>
<StgValue><ssdm name="mul_ln1316_142"/></StgValue>
</operation>

<operation id="2674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1889 %sext_ln1316_143 = sext i16 %r_V_143

]]></Node>
<StgValue><ssdm name="sext_ln1316_143"/></StgValue>
</operation>

<operation id="2675" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1890 %mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143

]]></Node>
<StgValue><ssdm name="mul_ln1316_143"/></StgValue>
</operation>

<operation id="2676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1896 %sext_ln1316_144 = sext i16 %r_V_144

]]></Node>
<StgValue><ssdm name="sext_ln1316_144"/></StgValue>
</operation>

<operation id="2677" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1897 %mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144

]]></Node>
<StgValue><ssdm name="mul_ln1316_144"/></StgValue>
</operation>

<operation id="2678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="29" op_0_bw="16">
<![CDATA[
for.inc120:1903 %sext_ln1316_145 = sext i16 %r_V_145

]]></Node>
<StgValue><ssdm name="sext_ln1316_145"/></StgValue>
</operation>

<operation id="2679" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1904 %mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145

]]></Node>
<StgValue><ssdm name="mul_ln1316_145"/></StgValue>
</operation>

<operation id="2680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2029 %trunc_ln859_39 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_77, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_39"/></StgValue>
</operation>

<operation id="2681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2032 %trunc_ln859_41 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_80, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_41"/></StgValue>
</operation>

<operation id="2682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2033 %trunc_ln859_42 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_78, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_42"/></StgValue>
</operation>

<operation id="2683" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2034 %add_ln859_77 = add i16 %trunc_ln864_77, i16 %trunc_ln864_79

]]></Node>
<StgValue><ssdm name="add_ln859_77"/></StgValue>
</operation>

<operation id="2684" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2036 %add_ln859_78 = add i15 %trunc_ln859_42, i15 %trunc_ln859_41

]]></Node>
<StgValue><ssdm name="add_ln859_78"/></StgValue>
</operation>

<operation id="2685" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2037 %add_ln859_79 = add i16 %add_ln859_77, i16 %trunc_ln864_75

]]></Node>
<StgValue><ssdm name="add_ln859_79"/></StgValue>
</operation>

<operation id="2686" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2039 %add_ln859_81 = add i15 %add_ln859_78, i15 %trunc_ln859_43

]]></Node>
<StgValue><ssdm name="add_ln859_81"/></StgValue>
</operation>

<operation id="2687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2044 %trunc_ln859_44 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_82, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_44"/></StgValue>
</operation>

<operation id="2688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2045 %trunc_ln859_45 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_79, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_45"/></StgValue>
</operation>

<operation id="2689" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2046 %add_ln859_86 = add i16 %trunc_ln864_78, i16 %trunc_ln864_81

]]></Node>
<StgValue><ssdm name="add_ln859_86"/></StgValue>
</operation>

<operation id="2690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2047 %trunc_ln859_46 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_84, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_46"/></StgValue>
</operation>

<operation id="2691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2048 %trunc_ln859_47 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_81, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_47"/></StgValue>
</operation>

<operation id="2692" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2049 %add_ln859_87 = add i16 %trunc_ln864_80, i16 %trunc_ln864_83

]]></Node>
<StgValue><ssdm name="add_ln859_87"/></StgValue>
</operation>

<operation id="2693" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2050 %add_ln859_88 = add i15 %trunc_ln859_45, i15 %trunc_ln859_44

]]></Node>
<StgValue><ssdm name="add_ln859_88"/></StgValue>
</operation>

<operation id="2694" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2051 %add_ln859_89 = add i15 %trunc_ln859_47, i15 %trunc_ln859_46

]]></Node>
<StgValue><ssdm name="add_ln859_89"/></StgValue>
</operation>

<operation id="2695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2053 %trunc_ln859_48 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_86, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_48"/></StgValue>
</operation>

<operation id="2696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2054 %trunc_ln859_49 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_83, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_49"/></StgValue>
</operation>

<operation id="2697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2059 %trunc_ln859_52 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_85, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_52"/></StgValue>
</operation>

<operation id="2698" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2133 %add_ln859_145 = add i16 %trunc_ln864_106, i16 %trunc_ln864_1

]]></Node>
<StgValue><ssdm name="add_ln859_145"/></StgValue>
</operation>

<operation id="2699" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2136 %add_ln859_148 = add i15 %trunc_ln859_73, i15 %trunc_ln859_72

]]></Node>
<StgValue><ssdm name="add_ln859_148"/></StgValue>
</operation>

<operation id="2700" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2138 %add_ln859_150 = add i16 %add_ln859_147, i16 %add_ln859_145

]]></Node>
<StgValue><ssdm name="add_ln859_150"/></StgValue>
</operation>

<operation id="2701" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2141 %add_ln859_151 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3

]]></Node>
<StgValue><ssdm name="add_ln859_151"/></StgValue>
</operation>

<operation id="2702" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2148 %add_ln859_155 = add i15 %trunc_ln859_76, i15 %trunc_ln859_75

]]></Node>
<StgValue><ssdm name="add_ln859_155"/></StgValue>
</operation>

<operation id="2703" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2150 %add_ln859_157 = add i16 %add_ln859_154, i16 %add_ln859_151

]]></Node>
<StgValue><ssdm name="add_ln859_157"/></StgValue>
</operation>

<operation id="2704" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2151 %add_ln859_158 = add i15 %add_ln859_149, i15 %add_ln859_148

]]></Node>
<StgValue><ssdm name="add_ln859_158"/></StgValue>
</operation>

<operation id="2705" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2152 %add_ln859_159 = add i15 %add_ln859_156, i15 %add_ln859_155

]]></Node>
<StgValue><ssdm name="add_ln859_159"/></StgValue>
</operation>

<operation id="2706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2191 %trunc_ln859_94 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_21, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_94"/></StgValue>
</operation>

<operation id="2707" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2193 %trunc_ln859_95 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_23, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_95"/></StgValue>
</operation>

<operation id="2708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2194 %trunc_ln859_96 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_24, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_96"/></StgValue>
</operation>

<operation id="2709" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2195 %add_ln859_185 = add i16 %trunc_ln864_23, i16 %trunc_ln864_22

]]></Node>
<StgValue><ssdm name="add_ln859_185"/></StgValue>
</operation>

<operation id="2710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2196 %trunc_ln859_97 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_22, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_97"/></StgValue>
</operation>

<operation id="2711" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2197 %add_ln859_186 = add i15 %trunc_ln859_96, i15 %trunc_ln859_95

]]></Node>
<StgValue><ssdm name="add_ln859_186"/></StgValue>
</operation>

<operation id="2712" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2198 %add_ln859_187 = add i16 %add_ln859_185, i16 %trunc_ln864_21

]]></Node>
<StgValue><ssdm name="add_ln859_187"/></StgValue>
</operation>

<operation id="2713" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2200 %add_ln859_189 = add i15 %add_ln859_186, i15 %trunc_ln859_97

]]></Node>
<StgValue><ssdm name="add_ln859_189"/></StgValue>
</operation>

<operation id="2714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2205 %trunc_ln859_98 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_25, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_98"/></StgValue>
</operation>

<operation id="2715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2206 %trunc_ln859_99 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_26, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_99"/></StgValue>
</operation>

<operation id="2716" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2207 %add_ln859_194 = add i16 %trunc_ln864_25, i16 %trunc_ln864_24

]]></Node>
<StgValue><ssdm name="add_ln859_194"/></StgValue>
</operation>

<operation id="2717" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2210 %add_ln859_195 = add i16 %trunc_ln864_28, i16 %trunc_ln864_27

]]></Node>
<StgValue><ssdm name="add_ln859_195"/></StgValue>
</operation>

<operation id="2718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2211 %trunc_ln859_102 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_27, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_102"/></StgValue>
</operation>

<operation id="2719" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2212 %add_ln859_196 = add i15 %trunc_ln859_101, i15 %trunc_ln859_100

]]></Node>
<StgValue><ssdm name="add_ln859_196"/></StgValue>
</operation>

<operation id="2720" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2213 %add_ln859_197 = add i16 %add_ln859_195, i16 %trunc_ln864_26

]]></Node>
<StgValue><ssdm name="add_ln859_197"/></StgValue>
</operation>

<operation id="2721" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2214 %add_ln859_198 = add i15 %trunc_ln859_99, i15 %trunc_ln859_98

]]></Node>
<StgValue><ssdm name="add_ln859_198"/></StgValue>
</operation>

<operation id="2722" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2215 %add_ln859_199 = add i15 %add_ln859_196, i15 %trunc_ln859_102

]]></Node>
<StgValue><ssdm name="add_ln859_199"/></StgValue>
</operation>

<operation id="2723" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2330 %add_ln859_274 = add i16 %trunc_ln864_66, i16 %trunc_ln864_68

]]></Node>
<StgValue><ssdm name="add_ln859_274"/></StgValue>
</operation>

<operation id="2724" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2337 %add_ln859_278 = add i15 %trunc_ln859_142, i15 %trunc_ln859_141

]]></Node>
<StgValue><ssdm name="add_ln859_278"/></StgValue>
</operation>

<operation id="2725" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2339 %add_ln859_280 = add i16 %add_ln859_277, i16 %add_ln859_274

]]></Node>
<StgValue><ssdm name="add_ln859_280"/></StgValue>
</operation>

<operation id="2726" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2341 %add_ln859_282 = add i15 %add_ln859_279, i15 %add_ln859_278

]]></Node>
<StgValue><ssdm name="add_ln859_282"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="2727" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1514 %mul_ln1316_87 = mul i29 %sext_ln1316_87, i29 %sext_ln42_87

]]></Node>
<StgValue><ssdm name="mul_ln1316_87"/></StgValue>
</operation>

<operation id="2728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1515 %trunc_ln864_86 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_87, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_86"/></StgValue>
</operation>

<operation id="2729" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1521 %mul_ln1316_88 = mul i29 %sext_ln1316_88, i29 %sext_ln42_88

]]></Node>
<StgValue><ssdm name="mul_ln1316_88"/></StgValue>
</operation>

<operation id="2730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1522 %trunc_ln864_87 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_88, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_87"/></StgValue>
</operation>

<operation id="2731" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1528 %mul_ln1316_89 = mul i29 %sext_ln1316_89, i29 %sext_ln42_89

]]></Node>
<StgValue><ssdm name="mul_ln1316_89"/></StgValue>
</operation>

<operation id="2732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1529 %trunc_ln864_88 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_89, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_88"/></StgValue>
</operation>

<operation id="2733" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1535 %mul_ln1316_90 = mul i29 %sext_ln1316_90, i29 %sext_ln42_90

]]></Node>
<StgValue><ssdm name="mul_ln1316_90"/></StgValue>
</operation>

<operation id="2734" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1536 %trunc_ln864_89 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_90, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_89"/></StgValue>
</operation>

<operation id="2735" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1541 %mul_ln1316_91 = mul i29 %sext_ln1316_91, i29 %sext_ln42_91

]]></Node>
<StgValue><ssdm name="mul_ln1316_91"/></StgValue>
</operation>

<operation id="2736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1542 %trunc_ln864_90 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_91, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_90"/></StgValue>
</operation>

<operation id="2737" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1547 %mul_ln1316_92 = mul i29 %sext_ln1316_92, i29 %sext_ln42_92

]]></Node>
<StgValue><ssdm name="mul_ln1316_92"/></StgValue>
</operation>

<operation id="2738" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1548 %trunc_ln864_91 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_92, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_91"/></StgValue>
</operation>

<operation id="2739" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1554 %mul_ln1316_93 = mul i29 %sext_ln1316_93, i29 %sext_ln42_93

]]></Node>
<StgValue><ssdm name="mul_ln1316_93"/></StgValue>
</operation>

<operation id="2740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1555 %trunc_ln864_92 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_93, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_92"/></StgValue>
</operation>

<operation id="2741" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1561 %mul_ln1316_94 = mul i29 %sext_ln1316_94, i29 %sext_ln42_94

]]></Node>
<StgValue><ssdm name="mul_ln1316_94"/></StgValue>
</operation>

<operation id="2742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1562 %trunc_ln864_93 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_94, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_93"/></StgValue>
</operation>

<operation id="2743" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1568 %mul_ln1316_95 = mul i29 %sext_ln1316_95, i29 %sext_ln42_95

]]></Node>
<StgValue><ssdm name="mul_ln1316_95"/></StgValue>
</operation>

<operation id="2744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1569 %trunc_ln864_94 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_95, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_94"/></StgValue>
</operation>

<operation id="2745" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1575 %mul_ln1316_96 = mul i29 %sext_ln1316_96, i29 %sext_ln42_96

]]></Node>
<StgValue><ssdm name="mul_ln1316_96"/></StgValue>
</operation>

<operation id="2746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1576 %trunc_ln864_95 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_96, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_95"/></StgValue>
</operation>

<operation id="2747" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1582 %mul_ln1316_97 = mul i29 %sext_ln1316_97, i29 %sext_ln42_97

]]></Node>
<StgValue><ssdm name="mul_ln1316_97"/></StgValue>
</operation>

<operation id="2748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1583 %trunc_ln864_96 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_97, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_96"/></StgValue>
</operation>

<operation id="2749" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1662 %mul_ln1316_109 = mul i29 %sext_ln1316_109, i29 %sext_ln42_109

]]></Node>
<StgValue><ssdm name="mul_ln1316_109"/></StgValue>
</operation>

<operation id="2750" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1663 %trunc_ln864_108 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_109, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_108"/></StgValue>
</operation>

<operation id="2751" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1669 %mul_ln1316_110 = mul i29 %sext_ln1316_110, i29 %sext_ln42_110

]]></Node>
<StgValue><ssdm name="mul_ln1316_110"/></StgValue>
</operation>

<operation id="2752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1670 %trunc_ln864_109 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_110, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_109"/></StgValue>
</operation>

<operation id="2753" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1676 %mul_ln1316_111 = mul i29 %sext_ln1316_111, i29 %sext_ln42_111

]]></Node>
<StgValue><ssdm name="mul_ln1316_111"/></StgValue>
</operation>

<operation id="2754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1677 %trunc_ln864_110 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_111, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_110"/></StgValue>
</operation>

<operation id="2755" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1682 %mul_ln1316_112 = mul i29 %sext_ln1316_112, i29 %sext_ln42_112

]]></Node>
<StgValue><ssdm name="mul_ln1316_112"/></StgValue>
</operation>

<operation id="2756" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1683 %trunc_ln864_111 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_112, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_111"/></StgValue>
</operation>

<operation id="2757" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1688 %mul_ln1316_113 = mul i29 %sext_ln1316_113, i29 %sext_ln42_113

]]></Node>
<StgValue><ssdm name="mul_ln1316_113"/></StgValue>
</operation>

<operation id="2758" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1689 %trunc_ln864_112 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_113, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_112"/></StgValue>
</operation>

<operation id="2759" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1695 %mul_ln1316_114 = mul i29 %sext_ln1316_114, i29 %sext_ln42_114

]]></Node>
<StgValue><ssdm name="mul_ln1316_114"/></StgValue>
</operation>

<operation id="2760" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1696 %trunc_ln864_113 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_114, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_113"/></StgValue>
</operation>

<operation id="2761" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1702 %mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115

]]></Node>
<StgValue><ssdm name="mul_ln1316_115"/></StgValue>
</operation>

<operation id="2762" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1709 %mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116

]]></Node>
<StgValue><ssdm name="mul_ln1316_116"/></StgValue>
</operation>

<operation id="2763" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1716 %mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117

]]></Node>
<StgValue><ssdm name="mul_ln1316_117"/></StgValue>
</operation>

<operation id="2764" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1723 %mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118

]]></Node>
<StgValue><ssdm name="mul_ln1316_118"/></StgValue>
</operation>

<operation id="2765" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1729 %mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119

]]></Node>
<StgValue><ssdm name="mul_ln1316_119"/></StgValue>
</operation>

<operation id="2766" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1735 %mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120

]]></Node>
<StgValue><ssdm name="mul_ln1316_120"/></StgValue>
</operation>

<operation id="2767" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1742 %mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121

]]></Node>
<StgValue><ssdm name="mul_ln1316_121"/></StgValue>
</operation>

<operation id="2768" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1756 %mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123

]]></Node>
<StgValue><ssdm name="mul_ln1316_123"/></StgValue>
</operation>

<operation id="2769" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1770 %mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125

]]></Node>
<StgValue><ssdm name="mul_ln1316_125"/></StgValue>
</operation>

<operation id="2770" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1782 %mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127

]]></Node>
<StgValue><ssdm name="mul_ln1316_127"/></StgValue>
</operation>

<operation id="2771" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1789 %mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128

]]></Node>
<StgValue><ssdm name="mul_ln1316_128"/></StgValue>
</operation>

<operation id="2772" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1796 %mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129

]]></Node>
<StgValue><ssdm name="mul_ln1316_129"/></StgValue>
</operation>

<operation id="2773" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1803 %mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130

]]></Node>
<StgValue><ssdm name="mul_ln1316_130"/></StgValue>
</operation>

<operation id="2774" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1810 %mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131

]]></Node>
<StgValue><ssdm name="mul_ln1316_131"/></StgValue>
</operation>

<operation id="2775" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1817 %mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132

]]></Node>
<StgValue><ssdm name="mul_ln1316_132"/></StgValue>
</operation>

<operation id="2776" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1823 %mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133

]]></Node>
<StgValue><ssdm name="mul_ln1316_133"/></StgValue>
</operation>

<operation id="2777" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1829 %mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134

]]></Node>
<StgValue><ssdm name="mul_ln1316_134"/></StgValue>
</operation>

<operation id="2778" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1836 %mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135

]]></Node>
<StgValue><ssdm name="mul_ln1316_135"/></StgValue>
</operation>

<operation id="2779" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1843 %mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136

]]></Node>
<StgValue><ssdm name="mul_ln1316_136"/></StgValue>
</operation>

<operation id="2780" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1850 %mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137

]]></Node>
<StgValue><ssdm name="mul_ln1316_137"/></StgValue>
</operation>

<operation id="2781" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1857 %mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138

]]></Node>
<StgValue><ssdm name="mul_ln1316_138"/></StgValue>
</operation>

<operation id="2782" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1864 %mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139

]]></Node>
<StgValue><ssdm name="mul_ln1316_139"/></StgValue>
</operation>

<operation id="2783" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1870 %mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140

]]></Node>
<StgValue><ssdm name="mul_ln1316_140"/></StgValue>
</operation>

<operation id="2784" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1876 %mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141

]]></Node>
<StgValue><ssdm name="mul_ln1316_141"/></StgValue>
</operation>

<operation id="2785" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1883 %mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142

]]></Node>
<StgValue><ssdm name="mul_ln1316_142"/></StgValue>
</operation>

<operation id="2786" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1890 %mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143

]]></Node>
<StgValue><ssdm name="mul_ln1316_143"/></StgValue>
</operation>

<operation id="2787" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1897 %mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144

]]></Node>
<StgValue><ssdm name="mul_ln1316_144"/></StgValue>
</operation>

<operation id="2788" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1904 %mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145

]]></Node>
<StgValue><ssdm name="mul_ln1316_145"/></StgValue>
</operation>

<operation id="2789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1966 %trunc_ln859_18 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_109, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_18"/></StgValue>
</operation>

<operation id="2790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1967 %trunc_ln859_19 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_110, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_19"/></StgValue>
</operation>

<operation id="2791" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1968 %add_ln859_34 = add i16 %trunc_ln864_109, i16 %trunc_ln864_108

]]></Node>
<StgValue><ssdm name="add_ln859_34"/></StgValue>
</operation>

<operation id="2792" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1970 %add_ln859_36 = add i15 %trunc_ln859_19, i15 %trunc_ln859_18

]]></Node>
<StgValue><ssdm name="add_ln859_36"/></StgValue>
</operation>

<operation id="2793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1972 %trunc_ln859_20 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_111, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_20"/></StgValue>
</operation>

<operation id="2794" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1973 %trunc_ln859_21 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_112, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_21"/></StgValue>
</operation>

<operation id="2795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1976 %trunc_ln859_23 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_113, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_23"/></StgValue>
</operation>

<operation id="2796" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1978 %trunc_ln859_24 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_114, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_24"/></StgValue>
</operation>

<operation id="2797" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2031 %add_ln859_76 = add i16 %trunc_ln864_73, i16 %trunc_ln864_76

]]></Node>
<StgValue><ssdm name="add_ln859_76"/></StgValue>
</operation>

<operation id="2798" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2038 %add_ln859_80 = add i15 %trunc_ln859_40, i15 %trunc_ln859_39

]]></Node>
<StgValue><ssdm name="add_ln859_80"/></StgValue>
</operation>

<operation id="2799" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2040 %add_ln859_82 = add i16 %add_ln859_79, i16 %add_ln859_76

]]></Node>
<StgValue><ssdm name="add_ln859_82"/></StgValue>
</operation>

<operation id="2800" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2042 %add_ln859_84 = add i15 %add_ln859_81, i15 %add_ln859_80

]]></Node>
<StgValue><ssdm name="add_ln859_84"/></StgValue>
</operation>

<operation id="2801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2056 %trunc_ln859_50 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_89, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_50"/></StgValue>
</operation>

<operation id="2802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2057 %trunc_ln859_51 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_87, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_51"/></StgValue>
</operation>

<operation id="2803" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2058 %add_ln859_92 = add i16 %trunc_ln864_86, i16 %trunc_ln864_88

]]></Node>
<StgValue><ssdm name="add_ln859_92"/></StgValue>
</operation>

<operation id="2804" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2060 %add_ln859_93 = add i15 %trunc_ln859_51, i15 %trunc_ln859_50

]]></Node>
<StgValue><ssdm name="add_ln859_93"/></StgValue>
</operation>

<operation id="2805" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2061 %add_ln859_94 = add i16 %add_ln859_92, i16 %trunc_ln864_84

]]></Node>
<StgValue><ssdm name="add_ln859_94"/></StgValue>
</operation>

<operation id="2806" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2063 %add_ln859_96 = add i15 %add_ln859_93, i15 %trunc_ln859_52

]]></Node>
<StgValue><ssdm name="add_ln859_96"/></StgValue>
</operation>

<operation id="2807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2071 %trunc_ln859_53 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_91, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_53"/></StgValue>
</operation>

<operation id="2808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2072 %trunc_ln859_54 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_88, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_54"/></StgValue>
</operation>

<operation id="2809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2074 %trunc_ln859_55 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_93, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_55"/></StgValue>
</operation>

<operation id="2810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2075 %trunc_ln859_56 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_90, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_56"/></StgValue>
</operation>

<operation id="2811" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2076 %add_ln859_105 = add i16 %trunc_ln864_89, i16 %trunc_ln864_92

]]></Node>
<StgValue><ssdm name="add_ln859_105"/></StgValue>
</operation>

<operation id="2812" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2078 %add_ln859_107 = add i15 %trunc_ln859_56, i15 %trunc_ln859_55

]]></Node>
<StgValue><ssdm name="add_ln859_107"/></StgValue>
</operation>

<operation id="2813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2080 %trunc_ln859_57 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_95, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_57"/></StgValue>
</operation>

<operation id="2814" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2081 %trunc_ln859_58 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_92, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_58"/></StgValue>
</operation>

<operation id="2815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2084 %trunc_ln859_60 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_96, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_60"/></StgValue>
</operation>

<operation id="2816" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2085 %add_ln859_110 = add i16 %trunc_ln864_95, i16 %trunc_ln864_97

]]></Node>
<StgValue><ssdm name="add_ln859_110"/></StgValue>
</operation>

<operation id="2817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2086 %trunc_ln859_61 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_94, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_61"/></StgValue>
</operation>

<operation id="2818" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2087 %add_ln859_111 = add i15 %trunc_ln859_60, i15 %trunc_ln859_59

]]></Node>
<StgValue><ssdm name="add_ln859_111"/></StgValue>
</operation>

<operation id="2819" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2088 %add_ln859_112 = add i16 %add_ln859_110, i16 %trunc_ln864_93

]]></Node>
<StgValue><ssdm name="add_ln859_112"/></StgValue>
</operation>

<operation id="2820" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2090 %add_ln859_114 = add i15 %add_ln859_111, i15 %trunc_ln859_61

]]></Node>
<StgValue><ssdm name="add_ln859_114"/></StgValue>
</operation>

<operation id="2821" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2096 %trunc_ln859_63 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_97, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_63"/></StgValue>
</operation>

<operation id="2822" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2097 %add_ln859_119 = add i16 %trunc_ln864_96, i16 %trunc_ln864_99

]]></Node>
<StgValue><ssdm name="add_ln859_119"/></StgValue>
</operation>

<operation id="2823" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2104 %add_ln859_123 = add i15 %trunc_ln859_63, i15 %trunc_ln859_62

]]></Node>
<StgValue><ssdm name="add_ln859_123"/></StgValue>
</operation>

<operation id="2824" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2153 %add_ln859_160 = add i16 %add_ln859_157, i16 %add_ln859_150

]]></Node>
<StgValue><ssdm name="add_ln859_160"/></StgValue>
</operation>

<operation id="2825" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2178 %add_ln859_176 = add i15 %add_ln859_159, i15 %add_ln859_158

]]></Node>
<StgValue><ssdm name="add_ln859_176"/></StgValue>
</operation>

<operation id="2826" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2180 %add_ln859_178 = add i16 %add_ln859_175, i16 %add_ln859_160

]]></Node>
<StgValue><ssdm name="add_ln859_178"/></StgValue>
</operation>

<operation id="2827" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2192 %add_ln859_184 = add i16 %trunc_ln864_20, i16 %trunc_ln864_19

]]></Node>
<StgValue><ssdm name="add_ln859_184"/></StgValue>
</operation>

<operation id="2828" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2199 %add_ln859_188 = add i15 %trunc_ln859_94, i15 %trunc_ln859_93

]]></Node>
<StgValue><ssdm name="add_ln859_188"/></StgValue>
</operation>

<operation id="2829" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2201 %add_ln859_190 = add i16 %add_ln859_187, i16 %add_ln859_184

]]></Node>
<StgValue><ssdm name="add_ln859_190"/></StgValue>
</operation>

<operation id="2830" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2203 %add_ln859_192 = add i15 %add_ln859_189, i15 %add_ln859_188

]]></Node>
<StgValue><ssdm name="add_ln859_192"/></StgValue>
</operation>

<operation id="2831" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2216 %add_ln859_200 = add i16 %add_ln859_197, i16 %add_ln859_194

]]></Node>
<StgValue><ssdm name="add_ln859_200"/></StgValue>
</operation>

<operation id="2832" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2229 %add_ln859_208 = add i15 %add_ln859_199, i15 %add_ln859_198

]]></Node>
<StgValue><ssdm name="add_ln859_208"/></StgValue>
</operation>

<operation id="2833" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2231 %add_ln859_210 = add i16 %add_ln859_207, i16 %add_ln859_200

]]></Node>
<StgValue><ssdm name="add_ln859_210"/></StgValue>
</operation>

<operation id="2834" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2233 %add_ln859_212 = add i15 %add_ln859_209, i15 %add_ln859_208

]]></Node>
<StgValue><ssdm name="add_ln859_212"/></StgValue>
</operation>

<operation id="2835" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2235 %add_ln859_214 = add i15 %add_ln859_177, i15 %add_ln859_176

]]></Node>
<StgValue><ssdm name="add_ln859_214"/></StgValue>
</operation>

<operation id="2836" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2327 %add_ln859_273 = add i16 %add_ln859_270, i16 %add_ln859_267

]]></Node>
<StgValue><ssdm name="add_ln859_273"/></StgValue>
</operation>

<operation id="2837" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2340 %add_ln859_281 = add i15 %add_ln859_272, i15 %add_ln859_271

]]></Node>
<StgValue><ssdm name="add_ln859_281"/></StgValue>
</operation>

<operation id="2838" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2342 %add_ln859_283 = add i16 %add_ln859_280, i16 %add_ln859_273

]]></Node>
<StgValue><ssdm name="add_ln859_283"/></StgValue>
</operation>

<operation id="2839" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2344 %add_ln859_285 = add i15 %add_ln859_282, i15 %add_ln859_281

]]></Node>
<StgValue><ssdm name="add_ln859_285"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="2840" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1702 %mul_ln1316_115 = mul i29 %sext_ln1316_115, i29 %sext_ln42_115

]]></Node>
<StgValue><ssdm name="mul_ln1316_115"/></StgValue>
</operation>

<operation id="2841" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1703 %trunc_ln864_114 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_115, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_114"/></StgValue>
</operation>

<operation id="2842" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1709 %mul_ln1316_116 = mul i29 %sext_ln1316_116, i29 %sext_ln42_116

]]></Node>
<StgValue><ssdm name="mul_ln1316_116"/></StgValue>
</operation>

<operation id="2843" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1710 %trunc_ln864_115 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_116, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_115"/></StgValue>
</operation>

<operation id="2844" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1716 %mul_ln1316_117 = mul i29 %sext_ln1316_117, i29 %sext_ln42_117

]]></Node>
<StgValue><ssdm name="mul_ln1316_117"/></StgValue>
</operation>

<operation id="2845" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1717 %trunc_ln864_116 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_117, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_116"/></StgValue>
</operation>

<operation id="2846" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1723 %mul_ln1316_118 = mul i29 %sext_ln1316_118, i29 %sext_ln42_118

]]></Node>
<StgValue><ssdm name="mul_ln1316_118"/></StgValue>
</operation>

<operation id="2847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1724 %trunc_ln864_117 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_118, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_117"/></StgValue>
</operation>

<operation id="2848" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1729 %mul_ln1316_119 = mul i29 %sext_ln1316_119, i29 %sext_ln42_119

]]></Node>
<StgValue><ssdm name="mul_ln1316_119"/></StgValue>
</operation>

<operation id="2849" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1730 %trunc_ln864_118 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_119, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_118"/></StgValue>
</operation>

<operation id="2850" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1735 %mul_ln1316_120 = mul i29 %sext_ln1316_120, i29 %sext_ln42_120

]]></Node>
<StgValue><ssdm name="mul_ln1316_120"/></StgValue>
</operation>

<operation id="2851" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1736 %trunc_ln864_119 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_120, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_119"/></StgValue>
</operation>

<operation id="2852" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1742 %mul_ln1316_121 = mul i29 %sext_ln1316_121, i29 %sext_ln42_121

]]></Node>
<StgValue><ssdm name="mul_ln1316_121"/></StgValue>
</operation>

<operation id="2853" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1743 %trunc_ln864_120 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_121, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_120"/></StgValue>
</operation>

<operation id="2854" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1756 %mul_ln1316_123 = mul i29 %sext_ln1316_123, i29 %sext_ln42_123

]]></Node>
<StgValue><ssdm name="mul_ln1316_123"/></StgValue>
</operation>

<operation id="2855" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1757 %trunc_ln864_122 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_123, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_122"/></StgValue>
</operation>

<operation id="2856" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1770 %mul_ln1316_125 = mul i29 %sext_ln1316_125, i29 %sext_ln42_125

]]></Node>
<StgValue><ssdm name="mul_ln1316_125"/></StgValue>
</operation>

<operation id="2857" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1771 %trunc_ln864_124 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_125, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_124"/></StgValue>
</operation>

<operation id="2858" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1782 %mul_ln1316_127 = mul i29 %sext_ln1316_127, i29 %sext_ln42_127

]]></Node>
<StgValue><ssdm name="mul_ln1316_127"/></StgValue>
</operation>

<operation id="2859" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1783 %trunc_ln864_126 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_127, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_126"/></StgValue>
</operation>

<operation id="2860" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1789 %mul_ln1316_128 = mul i29 %sext_ln1316_128, i29 %sext_ln42_128

]]></Node>
<StgValue><ssdm name="mul_ln1316_128"/></StgValue>
</operation>

<operation id="2861" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1790 %trunc_ln864_127 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_128, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_127"/></StgValue>
</operation>

<operation id="2862" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1796 %mul_ln1316_129 = mul i29 %sext_ln1316_129, i29 %sext_ln42_129

]]></Node>
<StgValue><ssdm name="mul_ln1316_129"/></StgValue>
</operation>

<operation id="2863" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1797 %trunc_ln864_128 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_129, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_128"/></StgValue>
</operation>

<operation id="2864" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1803 %mul_ln1316_130 = mul i29 %sext_ln1316_130, i29 %sext_ln42_130

]]></Node>
<StgValue><ssdm name="mul_ln1316_130"/></StgValue>
</operation>

<operation id="2865" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1804 %trunc_ln864_129 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_130, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_129"/></StgValue>
</operation>

<operation id="2866" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1810 %mul_ln1316_131 = mul i29 %sext_ln1316_131, i29 %sext_ln42_131

]]></Node>
<StgValue><ssdm name="mul_ln1316_131"/></StgValue>
</operation>

<operation id="2867" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1811 %trunc_ln864_130 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_131, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_130"/></StgValue>
</operation>

<operation id="2868" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1817 %mul_ln1316_132 = mul i29 %sext_ln1316_132, i29 %sext_ln42_132

]]></Node>
<StgValue><ssdm name="mul_ln1316_132"/></StgValue>
</operation>

<operation id="2869" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1818 %trunc_ln864_131 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_132, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_131"/></StgValue>
</operation>

<operation id="2870" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1823 %mul_ln1316_133 = mul i29 %sext_ln1316_133, i29 %sext_ln42_133

]]></Node>
<StgValue><ssdm name="mul_ln1316_133"/></StgValue>
</operation>

<operation id="2871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1824 %trunc_ln864_132 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_133, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_132"/></StgValue>
</operation>

<operation id="2872" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1829 %mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134

]]></Node>
<StgValue><ssdm name="mul_ln1316_134"/></StgValue>
</operation>

<operation id="2873" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1836 %mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135

]]></Node>
<StgValue><ssdm name="mul_ln1316_135"/></StgValue>
</operation>

<operation id="2874" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1843 %mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136

]]></Node>
<StgValue><ssdm name="mul_ln1316_136"/></StgValue>
</operation>

<operation id="2875" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1850 %mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137

]]></Node>
<StgValue><ssdm name="mul_ln1316_137"/></StgValue>
</operation>

<operation id="2876" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1857 %mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138

]]></Node>
<StgValue><ssdm name="mul_ln1316_138"/></StgValue>
</operation>

<operation id="2877" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1864 %mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139

]]></Node>
<StgValue><ssdm name="mul_ln1316_139"/></StgValue>
</operation>

<operation id="2878" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1870 %mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140

]]></Node>
<StgValue><ssdm name="mul_ln1316_140"/></StgValue>
</operation>

<operation id="2879" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1876 %mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141

]]></Node>
<StgValue><ssdm name="mul_ln1316_141"/></StgValue>
</operation>

<operation id="2880" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1883 %mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142

]]></Node>
<StgValue><ssdm name="mul_ln1316_142"/></StgValue>
</operation>

<operation id="2881" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1890 %mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143

]]></Node>
<StgValue><ssdm name="mul_ln1316_143"/></StgValue>
</operation>

<operation id="2882" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1897 %mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144

]]></Node>
<StgValue><ssdm name="mul_ln1316_144"/></StgValue>
</operation>

<operation id="2883" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1904 %mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145

]]></Node>
<StgValue><ssdm name="mul_ln1316_145"/></StgValue>
</operation>

<operation id="2884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1939 %trunc_ln859_s = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_127, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_s"/></StgValue>
</operation>

<operation id="2885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1940 %trunc_ln859_10 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_128, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_10"/></StgValue>
</operation>

<operation id="2886" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1941 %add_ln859_16 = add i16 %trunc_ln864_127, i16 %trunc_ln864_126

]]></Node>
<StgValue><ssdm name="add_ln859_16"/></StgValue>
</operation>

<operation id="2887" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1943 %add_ln859_18 = add i15 %trunc_ln859_10, i15 %trunc_ln859_s

]]></Node>
<StgValue><ssdm name="add_ln859_18"/></StgValue>
</operation>

<operation id="2888" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1945 %trunc_ln859_11 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_129, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_11"/></StgValue>
</operation>

<operation id="2889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1946 %trunc_ln859_12 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_130, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_12"/></StgValue>
</operation>

<operation id="2890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1948 %trunc_ln859_13 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_133, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_13"/></StgValue>
</operation>

<operation id="2891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1949 %trunc_ln859_14 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_131, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_14"/></StgValue>
</operation>

<operation id="2892" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1950 %add_ln859_21 = add i16 %trunc_ln864_130, i16 %trunc_ln864_132

]]></Node>
<StgValue><ssdm name="add_ln859_21"/></StgValue>
</operation>

<operation id="2893" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1951 %trunc_ln859_15 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_132, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_15"/></StgValue>
</operation>

<operation id="2894" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1952 %add_ln859_22 = add i15 %trunc_ln859_14, i15 %trunc_ln859_13

]]></Node>
<StgValue><ssdm name="add_ln859_22"/></StgValue>
</operation>

<operation id="2895" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1953 %add_ln859_23 = add i16 %add_ln859_21, i16 %trunc_ln864_131

]]></Node>
<StgValue><ssdm name="add_ln859_23"/></StgValue>
</operation>

<operation id="2896" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1955 %add_ln859_25 = add i15 %add_ln859_22, i15 %trunc_ln859_15

]]></Node>
<StgValue><ssdm name="add_ln859_25"/></StgValue>
</operation>

<operation id="2897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1975 %trunc_ln859_22 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_115, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_22"/></StgValue>
</operation>

<operation id="2898" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1977 %add_ln859_39 = add i16 %trunc_ln864_112, i16 %trunc_ln864_114

]]></Node>
<StgValue><ssdm name="add_ln859_39"/></StgValue>
</operation>

<operation id="2899" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1979 %add_ln859_40 = add i15 %trunc_ln859_23, i15 %trunc_ln859_22

]]></Node>
<StgValue><ssdm name="add_ln859_40"/></StgValue>
</operation>

<operation id="2900" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1980 %add_ln859_41 = add i16 %add_ln859_39, i16 %trunc_ln864_113

]]></Node>
<StgValue><ssdm name="add_ln859_41"/></StgValue>
</operation>

<operation id="2901" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1982 %add_ln859_43 = add i15 %add_ln859_40, i15 %trunc_ln859_24

]]></Node>
<StgValue><ssdm name="add_ln859_43"/></StgValue>
</operation>

<operation id="2902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1987 %trunc_ln859_25 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_116, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_25"/></StgValue>
</operation>

<operation id="2903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1988 %trunc_ln859_26 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_117, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_26"/></StgValue>
</operation>

<operation id="2904" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1989 %add_ln859_48 = add i16 %trunc_ln864_116, i16 %trunc_ln864_115

]]></Node>
<StgValue><ssdm name="add_ln859_48"/></StgValue>
</operation>

<operation id="2905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1990 %trunc_ln859_27 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_121, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_27"/></StgValue>
</operation>

<operation id="2906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1991 %trunc_ln859_28 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_118, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_28"/></StgValue>
</operation>

<operation id="2907" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1992 %add_ln859_49 = add i16 %trunc_ln864_117, i16 %trunc_ln864_120

]]></Node>
<StgValue><ssdm name="add_ln859_49"/></StgValue>
</operation>

<operation id="2908" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1993 %trunc_ln859_29 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_119, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_29"/></StgValue>
</operation>

<operation id="2909" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1994 %add_ln859_50 = add i15 %trunc_ln859_28, i15 %trunc_ln859_27

]]></Node>
<StgValue><ssdm name="add_ln859_50"/></StgValue>
</operation>

<operation id="2910" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1995 %add_ln859_51 = add i16 %add_ln859_49, i16 %trunc_ln864_118

]]></Node>
<StgValue><ssdm name="add_ln859_51"/></StgValue>
</operation>

<operation id="2911" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1996 %add_ln859_52 = add i15 %trunc_ln859_26, i15 %trunc_ln859_25

]]></Node>
<StgValue><ssdm name="add_ln859_52"/></StgValue>
</operation>

<operation id="2912" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1997 %add_ln859_53 = add i15 %add_ln859_50, i15 %trunc_ln859_29

]]></Node>
<StgValue><ssdm name="add_ln859_53"/></StgValue>
</operation>

<operation id="2913" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1999 %trunc_ln859_30 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_123, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_30"/></StgValue>
</operation>

<operation id="2914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2000 %trunc_ln859_31 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_120, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_31"/></StgValue>
</operation>

<operation id="2915" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2001 %add_ln859_55 = add i16 %trunc_ln864_119, i16 %trunc_ln864_122

]]></Node>
<StgValue><ssdm name="add_ln859_55"/></StgValue>
</operation>

<operation id="2916" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2008 %add_ln859_59 = add i15 %trunc_ln859_31, i15 %trunc_ln859_30

]]></Node>
<StgValue><ssdm name="add_ln859_59"/></StgValue>
</operation>

<operation id="2917" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2010 %add_ln859_61 = add i16 %add_ln859_58, i16 %add_ln859_55

]]></Node>
<StgValue><ssdm name="add_ln859_61"/></StgValue>
</operation>

<operation id="2918" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2012 %add_ln859_63 = add i15 %add_ln859_60, i15 %add_ln859_59

]]></Node>
<StgValue><ssdm name="add_ln859_63"/></StgValue>
</operation>

<operation id="2919" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:2021 %trunc_ln859_36 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_125, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_36"/></StgValue>
</operation>

<operation id="2920" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2022 %add_ln859_71 = add i16 %trunc_ln864_124, i16 %trunc_ln864_72

]]></Node>
<StgValue><ssdm name="add_ln859_71"/></StgValue>
</operation>

<operation id="2921" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2026 %add_ln859_73 = add i15 %trunc_ln859_36, i15 %trunc_ln859_35

]]></Node>
<StgValue><ssdm name="add_ln859_73"/></StgValue>
</operation>

<operation id="2922" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2055 %add_ln859_91 = add i16 %trunc_ln864_82, i16 %trunc_ln864_85

]]></Node>
<StgValue><ssdm name="add_ln859_91"/></StgValue>
</operation>

<operation id="2923" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2062 %add_ln859_95 = add i15 %trunc_ln859_49, i15 %trunc_ln859_48

]]></Node>
<StgValue><ssdm name="add_ln859_95"/></StgValue>
</operation>

<operation id="2924" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2064 %add_ln859_97 = add i16 %add_ln859_94, i16 %add_ln859_91

]]></Node>
<StgValue><ssdm name="add_ln859_97"/></StgValue>
</operation>

<operation id="2925" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2066 %add_ln859_99 = add i15 %add_ln859_96, i15 %add_ln859_95

]]></Node>
<StgValue><ssdm name="add_ln859_99"/></StgValue>
</operation>

<operation id="2926" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2073 %add_ln859_104 = add i16 %trunc_ln864_87, i16 %trunc_ln864_90

]]></Node>
<StgValue><ssdm name="add_ln859_104"/></StgValue>
</operation>

<operation id="2927" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2077 %add_ln859_106 = add i15 %trunc_ln859_54, i15 %trunc_ln859_53

]]></Node>
<StgValue><ssdm name="add_ln859_106"/></StgValue>
</operation>

<operation id="2928" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2079 %add_ln859_108 = add i16 %add_ln859_105, i16 %add_ln859_104

]]></Node>
<StgValue><ssdm name="add_ln859_108"/></StgValue>
</operation>

<operation id="2929" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2082 %add_ln859_109 = add i16 %trunc_ln864_91, i16 %trunc_ln864_94

]]></Node>
<StgValue><ssdm name="add_ln859_109"/></StgValue>
</operation>

<operation id="2930" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2089 %add_ln859_113 = add i15 %trunc_ln859_58, i15 %trunc_ln859_57

]]></Node>
<StgValue><ssdm name="add_ln859_113"/></StgValue>
</operation>

<operation id="2931" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2091 %add_ln859_115 = add i16 %add_ln859_112, i16 %add_ln859_109

]]></Node>
<StgValue><ssdm name="add_ln859_115"/></StgValue>
</operation>

<operation id="2932" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2092 %add_ln859_116 = add i15 %add_ln859_107, i15 %add_ln859_106

]]></Node>
<StgValue><ssdm name="add_ln859_116"/></StgValue>
</operation>

<operation id="2933" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2093 %add_ln859_117 = add i15 %add_ln859_114, i15 %add_ln859_113

]]></Node>
<StgValue><ssdm name="add_ln859_117"/></StgValue>
</operation>

<operation id="2934" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2106 %add_ln859_125 = add i16 %add_ln859_122, i16 %add_ln859_119

]]></Node>
<StgValue><ssdm name="add_ln859_125"/></StgValue>
</operation>

<operation id="2935" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2119 %add_ln859_133 = add i15 %add_ln859_124, i15 %add_ln859_123

]]></Node>
<StgValue><ssdm name="add_ln859_133"/></StgValue>
</operation>

<operation id="2936" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2121 %add_ln859_135 = add i16 %add_ln859_132, i16 %add_ln859_125

]]></Node>
<StgValue><ssdm name="add_ln859_135"/></StgValue>
</operation>

<operation id="2937" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2123 %add_ln859_137 = add i15 %add_ln859_134, i15 %add_ln859_133

]]></Node>
<StgValue><ssdm name="add_ln859_137"/></StgValue>
</operation>

<operation id="2938" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2204 %add_ln859_193 = add i16 %add_ln859_190, i16 %add_ln859_183

]]></Node>
<StgValue><ssdm name="add_ln859_193"/></StgValue>
</operation>

<operation id="2939" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2232 %add_ln859_211 = add i15 %add_ln859_192, i15 %add_ln859_191

]]></Node>
<StgValue><ssdm name="add_ln859_211"/></StgValue>
</operation>

<operation id="2940" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2234 %add_ln859_213 = add i16 %add_ln859_210, i16 %add_ln859_193

]]></Node>
<StgValue><ssdm name="add_ln859_213"/></StgValue>
</operation>

<operation id="2941" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2236 %add_ln859_215 = add i15 %add_ln859_212, i15 %add_ln859_211

]]></Node>
<StgValue><ssdm name="add_ln859_215"/></StgValue>
</operation>

<operation id="2942" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2315 %add_ln859_266 = add i16 %add_ln859_263, i16 %add_ln859_256

]]></Node>
<StgValue><ssdm name="add_ln859_266"/></StgValue>
</operation>

<operation id="2943" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2343 %add_ln859_284 = add i15 %add_ln859_265, i15 %add_ln859_264

]]></Node>
<StgValue><ssdm name="add_ln859_284"/></StgValue>
</operation>

<operation id="2944" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2345 %add_ln859_286 = add i16 %add_ln859_283, i16 %add_ln859_266

]]></Node>
<StgValue><ssdm name="add_ln859_286"/></StgValue>
</operation>

<operation id="2945" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2347 %add_ln859_288 = add i15 %add_ln859_285, i15 %add_ln859_284

]]></Node>
<StgValue><ssdm name="add_ln859_288"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="2946" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="15">
<![CDATA[
for.inc120:972 %zext_ln1317_8 = zext i15 %Y_buf_load

]]></Node>
<StgValue><ssdm name="zext_ln1317_8"/></StgValue>
</operation>

<operation id="2947" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1829 %mul_ln1316_134 = mul i29 %sext_ln1316_134, i29 %sext_ln42_134

]]></Node>
<StgValue><ssdm name="mul_ln1316_134"/></StgValue>
</operation>

<operation id="2948" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1830 %trunc_ln864_133 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_134, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_133"/></StgValue>
</operation>

<operation id="2949" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1836 %mul_ln1316_135 = mul i29 %sext_ln1316_135, i29 %sext_ln42_135

]]></Node>
<StgValue><ssdm name="mul_ln1316_135"/></StgValue>
</operation>

<operation id="2950" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1837 %trunc_ln864_134 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_135, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_134"/></StgValue>
</operation>

<operation id="2951" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1843 %mul_ln1316_136 = mul i29 %sext_ln1316_136, i29 %sext_ln42_136

]]></Node>
<StgValue><ssdm name="mul_ln1316_136"/></StgValue>
</operation>

<operation id="2952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1844 %trunc_ln864_135 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_136, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_135"/></StgValue>
</operation>

<operation id="2953" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1850 %mul_ln1316_137 = mul i29 %sext_ln1316_137, i29 %sext_ln42_137

]]></Node>
<StgValue><ssdm name="mul_ln1316_137"/></StgValue>
</operation>

<operation id="2954" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1851 %trunc_ln864_136 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_137, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_136"/></StgValue>
</operation>

<operation id="2955" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1857 %mul_ln1316_138 = mul i29 %sext_ln1316_138, i29 %sext_ln42_138

]]></Node>
<StgValue><ssdm name="mul_ln1316_138"/></StgValue>
</operation>

<operation id="2956" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1858 %trunc_ln864_137 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_138, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_137"/></StgValue>
</operation>

<operation id="2957" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1864 %mul_ln1316_139 = mul i29 %sext_ln1316_139, i29 %sext_ln42_139

]]></Node>
<StgValue><ssdm name="mul_ln1316_139"/></StgValue>
</operation>

<operation id="2958" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1865 %trunc_ln864_138 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_139, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_138"/></StgValue>
</operation>

<operation id="2959" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1870 %mul_ln1316_140 = mul i29 %sext_ln1316_140, i29 %sext_ln42_140

]]></Node>
<StgValue><ssdm name="mul_ln1316_140"/></StgValue>
</operation>

<operation id="2960" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1871 %trunc_ln864_139 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_140, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_139"/></StgValue>
</operation>

<operation id="2961" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1876 %mul_ln1316_141 = mul i29 %sext_ln1316_141, i29 %sext_ln42_141

]]></Node>
<StgValue><ssdm name="mul_ln1316_141"/></StgValue>
</operation>

<operation id="2962" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1877 %trunc_ln864_140 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_141, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_140"/></StgValue>
</operation>

<operation id="2963" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1883 %mul_ln1316_142 = mul i29 %sext_ln1316_142, i29 %sext_ln42_142

]]></Node>
<StgValue><ssdm name="mul_ln1316_142"/></StgValue>
</operation>

<operation id="2964" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1884 %trunc_ln864_141 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_142, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_141"/></StgValue>
</operation>

<operation id="2965" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1890 %mul_ln1316_143 = mul i29 %sext_ln1316_143, i29 %sext_ln42_143

]]></Node>
<StgValue><ssdm name="mul_ln1316_143"/></StgValue>
</operation>

<operation id="2966" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1891 %trunc_ln864_142 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_143, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_142"/></StgValue>
</operation>

<operation id="2967" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1897 %mul_ln1316_144 = mul i29 %sext_ln1316_144, i29 %sext_ln42_144

]]></Node>
<StgValue><ssdm name="mul_ln1316_144"/></StgValue>
</operation>

<operation id="2968" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1898 %trunc_ln864_143 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_144, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_143"/></StgValue>
</operation>

<operation id="2969" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc120:1904 %mul_ln1316_145 = mul i29 %sext_ln1316_145, i29 %sext_ln42_145

]]></Node>
<StgValue><ssdm name="mul_ln1316_145"/></StgValue>
</operation>

<operation id="2970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1905 %trunc_ln864_144 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1316_145, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_144"/></StgValue>
</operation>

<operation id="2971" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1913 %trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_144, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="2972" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1914 %add_ln859 = add i16 %zext_ln1317_8, i16 %trunc_ln864_143

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="2973" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1915 %trunc_ln859_1 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_143, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_1"/></StgValue>
</operation>

<operation id="2974" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1916 %trunc_ln859_2 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_145, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_2"/></StgValue>
</operation>

<operation id="2975" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1917 %add_ln859_1 = add i16 %trunc_ln864_144, i16 %trunc_ln864_142

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="2976" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1918 %add_ln859_2 = add i15 %Y_buf_load, i15 %trunc_ln5

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="2977" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1919 %add_ln859_3 = add i15 %trunc_ln859_2, i15 %trunc_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="2978" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1921 %trunc_ln859_3 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_141, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_3"/></StgValue>
</operation>

<operation id="2979" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1922 %trunc_ln859_4 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_142, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_4"/></StgValue>
</operation>

<operation id="2980" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1924 %trunc_ln859_5 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_138, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_5"/></StgValue>
</operation>

<operation id="2981" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1925 %trunc_ln859_6 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_136, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_6"/></StgValue>
</operation>

<operation id="2982" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1926 %add_ln859_6 = add i16 %trunc_ln864_135, i16 %trunc_ln864_137

]]></Node>
<StgValue><ssdm name="add_ln859_6"/></StgValue>
</operation>

<operation id="2983" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1927 %trunc_ln859_7 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_137, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_7"/></StgValue>
</operation>

<operation id="2984" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1928 %add_ln859_7 = add i15 %trunc_ln859_6, i15 %trunc_ln859_5

]]></Node>
<StgValue><ssdm name="add_ln859_7"/></StgValue>
</operation>

<operation id="2985" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1929 %add_ln859_8 = add i16 %add_ln859_6, i16 %trunc_ln864_136

]]></Node>
<StgValue><ssdm name="add_ln859_8"/></StgValue>
</operation>

<operation id="2986" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1931 %add_ln859_10 = add i15 %add_ln859_7, i15 %trunc_ln859_7

]]></Node>
<StgValue><ssdm name="add_ln859_10"/></StgValue>
</operation>

<operation id="2987" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1936 %trunc_ln859_8 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_139, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_8"/></StgValue>
</operation>

<operation id="2988" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1937 %trunc_ln859_9 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_140, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_9"/></StgValue>
</operation>

<operation id="2989" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1938 %add_ln859_15 = add i16 %trunc_ln864_139, i16 %trunc_ln864_138

]]></Node>
<StgValue><ssdm name="add_ln859_15"/></StgValue>
</operation>

<operation id="2990" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1942 %add_ln859_17 = add i15 %trunc_ln859_9, i15 %trunc_ln859_8

]]></Node>
<StgValue><ssdm name="add_ln859_17"/></StgValue>
</operation>

<operation id="2991" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1947 %add_ln859_20 = add i16 %trunc_ln864_129, i16 %trunc_ln864_128

]]></Node>
<StgValue><ssdm name="add_ln859_20"/></StgValue>
</operation>

<operation id="2992" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1954 %add_ln859_24 = add i15 %trunc_ln859_12, i15 %trunc_ln859_11

]]></Node>
<StgValue><ssdm name="add_ln859_24"/></StgValue>
</operation>

<operation id="2993" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1956 %add_ln859_26 = add i16 %add_ln859_23, i16 %add_ln859_20

]]></Node>
<StgValue><ssdm name="add_ln859_26"/></StgValue>
</operation>

<operation id="2994" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1958 %add_ln859_28 = add i15 %add_ln859_25, i15 %add_ln859_24

]]></Node>
<StgValue><ssdm name="add_ln859_28"/></StgValue>
</operation>

<operation id="2995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1963 %trunc_ln859_16 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_134, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_16"/></StgValue>
</operation>

<operation id="2996" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc120:1964 %trunc_ln859_17 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %mul_ln1316_135, i32 13, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln859_17"/></StgValue>
</operation>

<operation id="2997" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1965 %add_ln859_33 = add i16 %trunc_ln864_134, i16 %trunc_ln864_133

]]></Node>
<StgValue><ssdm name="add_ln859_33"/></StgValue>
</operation>

<operation id="2998" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1969 %add_ln859_35 = add i15 %trunc_ln859_17, i15 %trunc_ln859_16

]]></Node>
<StgValue><ssdm name="add_ln859_35"/></StgValue>
</operation>

<operation id="2999" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1971 %add_ln859_37 = add i16 %add_ln859_34, i16 %add_ln859_33

]]></Node>
<StgValue><ssdm name="add_ln859_37"/></StgValue>
</operation>

<operation id="3000" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1974 %add_ln859_38 = add i16 %trunc_ln864_111, i16 %trunc_ln864_110

]]></Node>
<StgValue><ssdm name="add_ln859_38"/></StgValue>
</operation>

<operation id="3001" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1981 %add_ln859_42 = add i15 %trunc_ln859_21, i15 %trunc_ln859_20

]]></Node>
<StgValue><ssdm name="add_ln859_42"/></StgValue>
</operation>

<operation id="3002" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1983 %add_ln859_44 = add i16 %add_ln859_41, i16 %add_ln859_38

]]></Node>
<StgValue><ssdm name="add_ln859_44"/></StgValue>
</operation>

<operation id="3003" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1984 %add_ln859_45 = add i15 %add_ln859_36, i15 %add_ln859_35

]]></Node>
<StgValue><ssdm name="add_ln859_45"/></StgValue>
</operation>

<operation id="3004" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1985 %add_ln859_46 = add i15 %add_ln859_43, i15 %add_ln859_42

]]></Node>
<StgValue><ssdm name="add_ln859_46"/></StgValue>
</operation>

<operation id="3005" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1998 %add_ln859_54 = add i16 %add_ln859_51, i16 %add_ln859_48

]]></Node>
<StgValue><ssdm name="add_ln859_54"/></StgValue>
</operation>

<operation id="3006" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2011 %add_ln859_62 = add i15 %add_ln859_53, i15 %add_ln859_52

]]></Node>
<StgValue><ssdm name="add_ln859_62"/></StgValue>
</operation>

<operation id="3007" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2013 %add_ln859_64 = add i16 %add_ln859_61, i16 %add_ln859_54

]]></Node>
<StgValue><ssdm name="add_ln859_64"/></StgValue>
</operation>

<operation id="3008" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2015 %add_ln859_66 = add i15 %add_ln859_63, i15 %add_ln859_62

]]></Node>
<StgValue><ssdm name="add_ln859_66"/></StgValue>
</operation>

<operation id="3009" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2028 %add_ln859_75 = add i16 %add_ln859_72, i16 %add_ln859_71

]]></Node>
<StgValue><ssdm name="add_ln859_75"/></StgValue>
</operation>

<operation id="3010" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2041 %add_ln859_83 = add i15 %add_ln859_74, i15 %add_ln859_73

]]></Node>
<StgValue><ssdm name="add_ln859_83"/></StgValue>
</operation>

<operation id="3011" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2043 %add_ln859_85 = add i16 %add_ln859_82, i16 %add_ln859_75

]]></Node>
<StgValue><ssdm name="add_ln859_85"/></StgValue>
</operation>

<operation id="3012" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2052 %add_ln859_90 = add i16 %add_ln859_87, i16 %add_ln859_86

]]></Node>
<StgValue><ssdm name="add_ln859_90"/></StgValue>
</operation>

<operation id="3013" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2065 %add_ln859_98 = add i15 %add_ln859_89, i15 %add_ln859_88

]]></Node>
<StgValue><ssdm name="add_ln859_98"/></StgValue>
</operation>

<operation id="3014" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2067 %add_ln859_100 = add i16 %add_ln859_97, i16 %add_ln859_90

]]></Node>
<StgValue><ssdm name="add_ln859_100"/></StgValue>
</operation>

<operation id="3015" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2068 %add_ln859_101 = add i15 %add_ln859_84, i15 %add_ln859_83

]]></Node>
<StgValue><ssdm name="add_ln859_101"/></StgValue>
</operation>

<operation id="3016" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2069 %add_ln859_102 = add i15 %add_ln859_99, i15 %add_ln859_98

]]></Node>
<StgValue><ssdm name="add_ln859_102"/></StgValue>
</operation>

<operation id="3017" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2094 %add_ln859_118 = add i16 %add_ln859_115, i16 %add_ln859_108

]]></Node>
<StgValue><ssdm name="add_ln859_118"/></StgValue>
</operation>

<operation id="3018" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2122 %add_ln859_136 = add i15 %add_ln859_117, i15 %add_ln859_116

]]></Node>
<StgValue><ssdm name="add_ln859_136"/></StgValue>
</operation>

<operation id="3019" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2124 %add_ln859_138 = add i16 %add_ln859_135, i16 %add_ln859_118

]]></Node>
<StgValue><ssdm name="add_ln859_138"/></StgValue>
</operation>

<operation id="3020" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2126 %add_ln859_140 = add i15 %add_ln859_137, i15 %add_ln859_136

]]></Node>
<StgValue><ssdm name="add_ln859_140"/></StgValue>
</operation>

<operation id="3021" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2291 %add_ln859_251 = add i16 %add_ln859_248, i16 %add_ln859_231

]]></Node>
<StgValue><ssdm name="add_ln859_251"/></StgValue>
</operation>

<operation id="3022" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2346 %add_ln859_287 = add i15 %add_ln859_250, i15 %add_ln859_249

]]></Node>
<StgValue><ssdm name="add_ln859_287"/></StgValue>
</operation>

<operation id="3023" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2348 %add_ln859_289 = add i16 %add_ln859_286, i16 %add_ln859_251

]]></Node>
<StgValue><ssdm name="add_ln859_289"/></StgValue>
</operation>

<operation id="3024" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2350 %add_ln859_291 = add i15 %add_ln859_288, i15 %add_ln859_287

]]></Node>
<StgValue><ssdm name="add_ln859_291"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="3025" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1920 %add_ln859_4 = add i16 %add_ln859_1, i16 %add_ln859

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="3026" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1923 %add_ln859_5 = add i16 %trunc_ln864_141, i16 %trunc_ln864_140

]]></Node>
<StgValue><ssdm name="add_ln859_5"/></StgValue>
</operation>

<operation id="3027" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1930 %add_ln859_9 = add i15 %trunc_ln859_4, i15 %trunc_ln859_3

]]></Node>
<StgValue><ssdm name="add_ln859_9"/></StgValue>
</operation>

<operation id="3028" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1932 %add_ln859_11 = add i16 %add_ln859_8, i16 %add_ln859_5

]]></Node>
<StgValue><ssdm name="add_ln859_11"/></StgValue>
</operation>

<operation id="3029" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1934 %add_ln859_13 = add i15 %add_ln859_10, i15 %add_ln859_9

]]></Node>
<StgValue><ssdm name="add_ln859_13"/></StgValue>
</operation>

<operation id="3030" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1935 %add_ln859_14 = add i16 %add_ln859_11, i16 %add_ln859_4

]]></Node>
<StgValue><ssdm name="add_ln859_14"/></StgValue>
</operation>

<operation id="3031" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1944 %add_ln859_19 = add i16 %add_ln859_16, i16 %add_ln859_15

]]></Node>
<StgValue><ssdm name="add_ln859_19"/></StgValue>
</operation>

<operation id="3032" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1957 %add_ln859_27 = add i15 %add_ln859_18, i15 %add_ln859_17

]]></Node>
<StgValue><ssdm name="add_ln859_27"/></StgValue>
</operation>

<operation id="3033" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1959 %add_ln859_29 = add i16 %add_ln859_26, i16 %add_ln859_19

]]></Node>
<StgValue><ssdm name="add_ln859_29"/></StgValue>
</operation>

<operation id="3034" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1961 %add_ln859_31 = add i15 %add_ln859_28, i15 %add_ln859_27

]]></Node>
<StgValue><ssdm name="add_ln859_31"/></StgValue>
</operation>

<operation id="3035" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1986 %add_ln859_47 = add i16 %add_ln859_44, i16 %add_ln859_37

]]></Node>
<StgValue><ssdm name="add_ln859_47"/></StgValue>
</operation>

<operation id="3036" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2014 %add_ln859_65 = add i15 %add_ln859_46, i15 %add_ln859_45

]]></Node>
<StgValue><ssdm name="add_ln859_65"/></StgValue>
</operation>

<operation id="3037" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2016 %add_ln859_67 = add i16 %add_ln859_64, i16 %add_ln859_47

]]></Node>
<StgValue><ssdm name="add_ln859_67"/></StgValue>
</operation>

<operation id="3038" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2018 %add_ln859_69 = add i15 %add_ln859_66, i15 %add_ln859_65

]]></Node>
<StgValue><ssdm name="add_ln859_69"/></StgValue>
</operation>

<operation id="3039" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2070 %add_ln859_103 = add i16 %add_ln859_100, i16 %add_ln859_85

]]></Node>
<StgValue><ssdm name="add_ln859_103"/></StgValue>
</operation>

<operation id="3040" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2125 %add_ln859_139 = add i15 %add_ln859_102, i15 %add_ln859_101

]]></Node>
<StgValue><ssdm name="add_ln859_139"/></StgValue>
</operation>

<operation id="3041" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2127 %add_ln859_141 = add i16 %add_ln859_138, i16 %add_ln859_103

]]></Node>
<StgValue><ssdm name="add_ln859_141"/></StgValue>
</operation>

<operation id="3042" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2129 %add_ln859_143 = add i15 %add_ln859_140, i15 %add_ln859_139

]]></Node>
<StgValue><ssdm name="add_ln859_143"/></StgValue>
</operation>

<operation id="3043" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2237 %add_ln859_216 = add i16 %add_ln859_213, i16 %add_ln859_178

]]></Node>
<StgValue><ssdm name="add_ln859_216"/></StgValue>
</operation>

<operation id="3044" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2349 %add_ln859_290 = add i15 %add_ln859_215, i15 %add_ln859_214

]]></Node>
<StgValue><ssdm name="add_ln859_290"/></StgValue>
</operation>

<operation id="3045" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2351 %add_ln859_292 = add i16 %add_ln859_289, i16 %add_ln859_216

]]></Node>
<StgValue><ssdm name="add_ln859_292"/></StgValue>
</operation>

<operation id="3046" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2353 %add_ln859_294 = add i15 %add_ln859_291, i15 %add_ln859_290

]]></Node>
<StgValue><ssdm name="add_ln859_294"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="3047" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1933 %add_ln859_12 = add i15 %add_ln859_3, i15 %add_ln859_2

]]></Node>
<StgValue><ssdm name="add_ln859_12"/></StgValue>
</operation>

<operation id="3048" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:1960 %add_ln859_30 = add i15 %add_ln859_13, i15 %add_ln859_12

]]></Node>
<StgValue><ssdm name="add_ln859_30"/></StgValue>
</operation>

<operation id="3049" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:1962 %add_ln859_32 = add i16 %add_ln859_29, i16 %add_ln859_14

]]></Node>
<StgValue><ssdm name="add_ln859_32"/></StgValue>
</operation>

<operation id="3050" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2017 %add_ln859_68 = add i15 %add_ln859_31, i15 %add_ln859_30

]]></Node>
<StgValue><ssdm name="add_ln859_68"/></StgValue>
</operation>

<operation id="3051" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2019 %add_ln859_70 = add i16 %add_ln859_67, i16 %add_ln859_32

]]></Node>
<StgValue><ssdm name="add_ln859_70"/></StgValue>
</operation>

<operation id="3052" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2128 %add_ln859_142 = add i15 %add_ln859_69, i15 %add_ln859_68

]]></Node>
<StgValue><ssdm name="add_ln859_142"/></StgValue>
</operation>

<operation id="3053" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2130 %add_ln859_144 = add i16 %add_ln859_141, i16 %add_ln859_70

]]></Node>
<StgValue><ssdm name="add_ln859_144"/></StgValue>
</operation>

<operation id="3054" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc120:2354 %add_ln859_146 = add i16 %add_ln859_292, i16 %add_ln859_144

]]></Node>
<StgValue><ssdm name="add_ln859_146"/></StgValue>
</operation>

<operation id="3055" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc120:2356 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln859_146, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="3056" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc120:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERNEL_HEIGHT_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3057" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc120:6 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="3058" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc120:779 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3059" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc120:913 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="3060" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc120:914 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="3061" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2352 %add_ln859_293 = add i15 %add_ln859_143, i15 %add_ln859_142

]]></Node>
<StgValue><ssdm name="add_ln859_293"/></StgValue>
</operation>

<operation id="3062" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc120:2355 %add_ln1696 = add i15 %add_ln859_294, i15 %add_ln859_293

]]></Node>
<StgValue><ssdm name="add_ln1696"/></StgValue>
</operation>

<operation id="3063" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc120:2357 %select_ln73 = select i1 %tmp_1, i15 0, i15 %add_ln1696

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="3064" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="15" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc120:2358 %store_ln73 = store i15 %select_ln73, i11 %Y_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="3065" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="0">
<![CDATA[
for.inc120:2369 %br_ln48 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
