
---------- Begin Simulation Statistics ----------
host_inst_rate                                 318695                       # Simulator instruction rate (inst/s)
host_mem_usage                                 391388                       # Number of bytes of host memory used
host_seconds                                    62.76                       # Real time elapsed on the host
host_tick_rate                              326070981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.020463                       # Number of seconds simulated
sim_ticks                                 20462923500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2929385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29289.390549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22392.605431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2779660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     4385354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.051111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               149725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             97511                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1169207500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53968.164392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 49680.008945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1065665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10065332500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.148945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              186505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           108245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3887957500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43913.633338                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.120728                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           39066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1715530000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4181555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42978.575677                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38759.944510                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3845325                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     14450686500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.080408                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                336230                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             205756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   5057165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990476                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.247416                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4181555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42978.575677                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38759.944510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3845325                       # number of overall hits
system.cpu.dcache.overall_miss_latency    14450686500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.080408                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               336230                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            205756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   5057165000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77276                       # number of replacements
system.cpu.dcache.sampled_refs                  78300                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.247416                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4002753                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500397956000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12703998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        62320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60577.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12703948                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3116000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               276172.782609                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12703998                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        62320                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60577.777778                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12703948                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3116000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078895                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.394373                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12703998                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        62320                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60577.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12703948                       # number of overall hits
system.cpu.icache.overall_miss_latency        3116000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.394373                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12703948                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 58832.007514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3562336887                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 60551                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60360.204646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 44377.488938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        18855                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            436525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.277226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7232                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       320938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.277226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7232                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       66483.256078                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  50760.170293                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          41688                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              702794500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.202281                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        10571                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         536535000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.202262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   10570                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60877.218538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45080.461533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3176208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2352028000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.017120                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78346                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        63995.927653                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   48167.228401                       # average overall mshr miss latency
system.l2.demand_hits                           60543                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1139319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.227236                       # miss rate for demand accesses
system.l2.demand_misses                         17803                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          857473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.227223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    17802                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.001804                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452414                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     29.562462                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7412.352560                       # Average occupied blocks per context
system.l2.overall_accesses                      78346                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       63995.927653                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  56408.942695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          60543                       # number of overall hits
system.l2.overall_miss_latency             1139319500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.227236                       # miss rate for overall accesses
system.l2.overall_misses                        17803                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4419809887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.000089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78353                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.687966                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         41657                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1924                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        62475                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            60551                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69111                       # number of replacements
system.l2.sampled_refs                          77337                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7441.915023                       # Cycle average of tags in use
system.l2.total_refs                             1324                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29434814                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1259989                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2454380                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       163575                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2137911                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2868723                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         257602                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519630                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10500798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.970703                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.061289                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7470719     71.14%     71.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       957855      9.12%     80.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       719262      6.85%     87.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       288700      2.75%     89.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       242090      2.31%     92.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        93357      0.89%     93.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       125806      1.20%     94.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        83379      0.79%     95.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519630      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10500798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193153                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212344                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       163564                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193153                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4675818                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.149121                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.149121                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1323431                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       465888                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     20121931                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5587384                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3571552                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       891294                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18430                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2992208                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2990607                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1601                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2328337                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2327156                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1181                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        663871                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            663451                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             420                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2868723                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2703670                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6405672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        50183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             20677990                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        499003                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.249645                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2703670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1517591                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.799461                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11392092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.815118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.939716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7690098     67.50%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         194163      1.70%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         202116      1.77%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         546893      4.80%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         466850      4.10%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         250372      2.20%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         431922      3.79%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         149300      1.31%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1460378     12.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11392092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 99119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1807471                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              270448                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.074055                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3064013                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           663871                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9287528                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11694959                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681428                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6328780                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.017731                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11708329                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       183883                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        584441                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2550901                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1651553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       765774                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14875459                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2400142                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       375205                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12342192                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       138243                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       891294                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       142894                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       616148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       276069                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       970634                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       133668                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       142065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.870230                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.870230                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4984163     39.19%     39.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35131      0.28%     39.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2287372     17.99%     57.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258743      2.03%     59.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106617      0.84%     60.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1497194     11.77%     72.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353175      2.78%     74.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2493956     19.61%     94.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       665929      5.24%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12717399                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       460995                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.036249                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15936      3.46%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4899      1.06%      4.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           33      0.01%      4.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       259870     56.37%     60.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       114886     24.92%     85.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     85.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        64563     14.01%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          808      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11392092                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.116336                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.585772                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6192482     54.36%     54.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1761265     15.46%     69.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1429473     12.55%     82.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       846387      7.43%     89.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       620891      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       277298      2.43%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       180960      1.59%     99.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        64475      0.57%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        18861      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11392092                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.106707                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14605011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12717399                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4604825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        75591                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4094842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2703678                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2703670                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       566427                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       153377                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2550901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       765774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               11491211                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1008237                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       147290                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5759282                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       116020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         2118                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29418917                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     19537459                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15792095                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3439265                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       891294                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       294013                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7779125                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       767077                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 11793                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
