Analysis & Synthesis report for Cinna-BoN-FPGA
Tue Aug 27 16:04:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CinnaBoNFPGA|ad9833if:UUT|current_node
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: ad9833if:UUT
 14. Port Connectivity Checks: "ad9833if:UUT"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 27 16:04:21 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Cinna-BoN-FPGA                              ;
; Top-level Entity Name           ; CinnaBoNFPGA                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 98                                          ;
; Total pins                      ; 8                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; CinnaBoNFPGA       ; Cinna-BoN-FPGA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library         ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+-----------------+
; embedded_system/synthesis/submodules/ad9833if.v ; yes             ; User Verilog HDL File  ; D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v ; embedded_system ;
; Cinna-BoN-FPGA.v                                ; yes             ; User Verilog HDL File  ; D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v                                ;                 ;
; ad9833if.v                                      ; yes             ; User Verilog HDL File  ; D:/Cinna-BoN-FPGA/ad9833if.v                                      ;                 ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 113         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 173         ;
;     -- 7 input functions                    ; 5           ;
;     -- 6 input functions                    ; 46          ;
;     -- 5 input functions                    ; 15          ;
;     -- 4 input functions                    ; 15          ;
;     -- <=3 input functions                  ; 92          ;
;                                             ;             ;
; Dedicated logic registers                   ; 98          ;
;                                             ;             ;
; I/O pins                                    ; 8           ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 98          ;
; Total fan-out                               ; 961         ;
; Average fan-out                             ; 3.35        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+--------------+--------------+
; |CinnaBoNFPGA              ; 173 (77)            ; 98 (61)                   ; 0                 ; 0          ; 8    ; 0            ; |CinnaBoNFPGA              ; CinnaBoNFPGA ; work         ;
;    |ad9833if:UUT|          ; 96 (96)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |CinnaBoNFPGA|ad9833if:UUT ; ad9833if     ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CinnaBoNFPGA|ad9833if:UUT|current_node                                                                                                                                                                                                     ;
+--------------------------------+----------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+-------------------+
; Name                           ; current_node.CLEANUP ; current_node.SEND_COMPLETE ; current_node.FSYNC_WAIT_LOW_1 ; current_node.FSYNC_WAIT_HIGH_1 ; current_node.WORD_TRANSFER_1 ; current_node.START_FSYNC ; current_node.START_SCLK ; current_node.0000 ;
+--------------------------------+----------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+-------------------+
; current_node.0000              ; 0                    ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 0                 ;
; current_node.START_SCLK        ; 0                    ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 1                       ; 1                 ;
; current_node.START_FSYNC       ; 0                    ; 0                          ; 0                             ; 0                              ; 0                            ; 1                        ; 0                       ; 1                 ;
; current_node.WORD_TRANSFER_1   ; 0                    ; 0                          ; 0                             ; 0                              ; 1                            ; 0                        ; 0                       ; 1                 ;
; current_node.FSYNC_WAIT_HIGH_1 ; 0                    ; 0                          ; 0                             ; 1                              ; 0                            ; 0                        ; 0                       ; 1                 ;
; current_node.FSYNC_WAIT_LOW_1  ; 0                    ; 0                          ; 1                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                 ;
; current_node.SEND_COMPLETE     ; 0                    ; 1                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                 ;
; current_node.CLEANUP           ; 1                    ; 0                          ; 0                             ; 0                              ; 0                            ; 0                        ; 0                       ; 1                 ;
+--------------------------------+----------------------+----------------------------+-------------------------------+--------------------------------+------------------------------+--------------------------+-------------------------+-------------------+


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+---------------------------------------+----------------------+
; Register name                         ; Reason for Removal   ;
+---------------------------------------+----------------------+
; freq[0]                               ; Merged with led~reg0 ;
; ad9833if:UUT|current_node~10          ; Lost fanout          ;
; ad9833if:UUT|current_node~11          ; Lost fanout          ;
; ad9833if:UUT|current_node~12          ; Lost fanout          ;
; ad9833if:UUT|current_node~13          ; Lost fanout          ;
; Total Number of Removed Registers = 5 ;                      ;
+---------------------------------------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 75    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; led~reg0                               ; 4       ;
; freq[3]                                ; 2       ;
; freq[1]                                ; 2       ;
; freq[2]                                ; 2       ;
; clk_ctr[0]                             ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CinnaBoNFPGA|ad9833if:UUT|clk_ctr[11] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CinnaBoNFPGA|ad9833if:UUT|bit_ctr     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |CinnaBoNFPGA|ad9833if:UUT|Selector2   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |CinnaBoNFPGA|ad9833if:UUT|Selector1   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |CinnaBoNFPGA|ad9833if:UUT|Selector7   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad9833if:UUT ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; CLKS_PER_BIT   ; 250   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ad9833if:UUT"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; control[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; control[12..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; control[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; send_complete   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 98                          ;
;     ENA               ; 28                          ;
;     ENA SCLR          ; 47                          ;
;     plain             ; 23                          ;
; arriav_lcell_comb     ; 174                         ;
;     arith             ; 76                          ;
;         1 data inputs ; 76                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 93                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 15                          ;
;         6 data inputs ; 46                          ;
; boundary_port         ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Aug 27 16:04:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v
    Info (12023): Found entity 1: embedded_system File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv
    Info (12023): Found entity 1: embedded_system_irq_mapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_003 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_002 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v
    Info (12023): Found entity 1: embedded_system_onchip_memory2_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_register_bank_a_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: embedded_system_nios2_qsys_0_register_bank_b_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: embedded_system_nios2_qsys_0_nios2_oci_debug File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: embedded_system_nios2_qsys_0_ociram_sp_ram_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: embedded_system_nios2_qsys_0_nios2_ocimem File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: embedded_system_nios2_qsys_0_nios2_avalon_reg File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: embedded_system_nios2_qsys_0_nios2_oci_break File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: embedded_system_nios2_qsys_0_nios2_oci_xbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_dbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: embedded_system_nios2_qsys_0_nios2_oci_itrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: embedded_system_nios2_qsys_0_nios2_oci_td_mode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: embedded_system_nios2_qsys_0_nios2_oci_dtrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_pib File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_im File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: embedded_system_nios2_qsys_0_nios2_performance_monitors File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: embedded_system_nios2_qsys_0_nios2_oci File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: embedded_system_nios2_qsys_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v
    Info (12023): Found entity 1: CinnaBoNFPGA File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer File: D:/Cinna-BoN-FPGA/debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevled.v
    Info (12023): Found entity 1: SevLedDecoder File: D:/Cinna-BoN-FPGA/sevled.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seqblinker.v
    Info (12023): Found entity 1: SeqBlinker File: D:/Cinna-BoN-FPGA/SeqBlinker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uartrxr.v
    Info (12023): Found entity 1: UartRxr File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uarttxr.v
    Info (12023): Found entity 1: UartTxr File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adcreceiver.v
    Info (12023): Found entity 1: AdcReceiver File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9767if.v
    Info (12023): Found entity 1: ad9767if File: D:/Cinna-BoN-FPGA/ad9767if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sinerom.v
    Info (12023): Found entity 1: sinerom File: D:/Cinna-BoN-FPGA/sinerom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ad9767sine.v
    Info (12023): Found entity 1: ad9767sine File: D:/Cinna-BoN-FPGA/ad9767sine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/ad9833_avalon.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 27
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1617
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1619
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1777
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2607
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(16): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(17): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(18): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(19): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module "UartRxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module "UartTxr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module "AdcReceiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 43
Info (12127): Elaborating entity "CinnaBoNFPGA" for the top level hierarchy
Info (12128): Elaborating entity "ad9833if" for hierarchy "ad9833if:UUT" File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 31
Warning (10230): Verilog HDL assignment warning at ad9833if.v(64): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 64
Warning (10230): Verilog HDL assignment warning at ad9833if.v(77): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 77
Warning (10230): Verilog HDL assignment warning at ad9833if.v(103): truncated value with size 32 to match size of target (6) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 103
Warning (10230): Verilog HDL assignment warning at ad9833if.v(106): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 106
Warning (10230): Verilog HDL assignment warning at ad9833if.v(124): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 124
Warning (10230): Verilog HDL assignment warning at ad9833if.v(134): truncated value with size 32 to match size of target (3) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 134
Warning (10230): Verilog HDL assignment warning at ad9833if.v(138): truncated value with size 32 to match size of target (16) File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 138
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "embedded_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "embedded_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "embedded_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "embedded_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "embedded_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "embedded_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "embedded_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "embedded_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "embedded_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "embedded_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "embedded_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 99 assignments for entity "embedded_system_nios2_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "embedded_system_onchip_memory2_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 174 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 691 megabytes
    Info: Processing ended: Tue Aug 27 16:04:21 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg.


