# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Simple_Controller.srcs/sources_1/new/MAC.v" \
"../../../../Simple_Controller.srcs/sources_1/new/ctrl_fsm.v" \
"../../../../Simple_Controller.srcs/sources_1/new/single_port_bram.v" \
"../../../../Simple_Controller.srcs/sources_1/new/top.v" \
"../../../../Simple_Controller.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
