$date
	Fri Apr 28 22:04:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ x $end
$scope module sd $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var wire 1 ' x $end
$var wire 1 ! z $end
$var reg 4 ( next_state [3:0] $end
$var reg 4 ) state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b1 (
0'
x&
0%
0$
x#
0"
x!
$end
#1
0!
b1 )
0#
0&
#2
1"
1%
#3
1#
1&
#4
0"
0%
#6
b10 )
b10 (
1"
1%
1$
1'
#8
0"
0%
#10
1"
1%
#12
0"
0%
#14
b11 )
b1 (
1"
1%
0$
0'
#16
0"
0%
#18
1!
b100 )
b10 (
1"
1%
1$
1'
#20
0"
0%
#22
0!
b11 )
b1 (
1"
1%
0$
0'
#24
0"
0%
#26
1!
b100 )
b10 (
1"
1%
1$
1'
#28
0"
0%
#30
0!
b11 )
b1 (
1"
1%
0$
0'
#32
0"
0%
#34
1!
b100 )
b10 (
1"
1%
1$
1'
#36
0"
0%
#38
0!
b11 )
b1 (
1"
1%
0$
0'
#40
0"
0%
#42
1!
b100 )
b10 (
1"
1%
1$
1'
#44
0"
0%
#46
0!
b11 )
b1 (
1"
1%
0$
0'
#48
0"
0%
#50
b1 )
1"
1%
#52
0"
0%
#54
1"
1%
#56
0"
0%
