INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Programs_extra/Github/Verilog_essentials/state_machine/state_machine.srcs/sources_1/new/state_machine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Programs_extra/Github/Verilog_essentials/state_machine/state_machine.srcs/sim_verilog/new/tb_state_machine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_state_machine
