-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_D_drain_IO_L2_out_0_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_D_drain_D_drain_IO_L2_out_1_x1206_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n : IN STD_LOGIC;
    fifo_D_drain_D_drain_IO_L2_out_1_x1206_read : OUT STD_LOGIC;
    fifo_D_drain_D_drain_IO_L2_out_0_x1205_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n : IN STD_LOGIC;
    fifo_D_drain_D_drain_IO_L2_out_0_x1205_write : OUT STD_LOGIC;
    fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n : IN STD_LOGIC;
    fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_read : OUT STD_LOGIC );
end;


architecture behav of top_D_drain_IO_L2_out_0_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal fifo_D_drain_D_drain_IO_L2_out_0_x1205_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n : STD_LOGIC;
    signal add_ln691_fu_210_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_reg_347 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_807_fu_222_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_807_reg_355 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_i_i100_cast_fu_242_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_i_i100_cast_reg_363 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln890_661_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c3_15_fu_254_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c3_15_reg_371 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln26172_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26172_reg_379 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26167_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_809_fu_275_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_809_reg_383 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln691_808_fu_287_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_808_reg_391 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_812_fu_299_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_812_reg_399 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln691_813_fu_311_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln691_813_reg_407 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln691_810_fu_323_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_810_reg_415 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln691_811_fu_335_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln691_811_reg_423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal c0_V_reg_111 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal c1_V_reg_122 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c3_reg_133 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_662_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_663_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c4_V_13_reg_144 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_665_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c4_V_reg_155 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_664_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c5_V_13_reg_166 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_667_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c6_V_77_reg_177 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal c5_V_reg_188 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_666_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c6_V_reg_199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state11 : BOOLEAN;
    signal p_shl_fu_234_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln886_fu_260_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_216_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    c0_V_reg_111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_V_reg_111 <= ap_const_lv3_0;
            elsif (((icmp_ln890_661_fu_228_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_V_reg_111 <= add_ln691_reg_347;
            end if; 
        end if;
    end process;

    c1_V_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_216_p2 = ap_const_lv1_0))) then 
                c1_V_reg_122 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and ((icmp_ln886_fu_264_p2 = ap_const_lv1_1) or (icmp_ln26167_fu_248_p2 = ap_const_lv1_1)))) then 
                c1_V_reg_122 <= add_ln691_807_reg_355;
            end if; 
        end if;
    end process;

    c3_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln26172_reg_379 = ap_const_lv1_1) and (icmp_ln890_662_fu_293_p2 = ap_const_lv1_1)) or ((icmp_ln26172_reg_379 = ap_const_lv1_0) and (icmp_ln890_663_fu_281_p2 = ap_const_lv1_1))))) then 
                c3_reg_133 <= c3_15_reg_371;
            elsif (((icmp_ln890_661_fu_228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c3_reg_133 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    c4_V_13_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln886_fu_264_p2 = ap_const_lv1_0) and (icmp_ln26167_fu_248_p2 = ap_const_lv1_0) and (icmp_ln26172_fu_269_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c4_V_13_reg_144 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_665_fu_305_p2 = ap_const_lv1_1))) then 
                c4_V_13_reg_144 <= add_ln691_809_reg_383;
            end if; 
        end if;
    end process;

    c4_V_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln886_fu_264_p2 = ap_const_lv1_0) and (icmp_ln26167_fu_248_p2 = ap_const_lv1_0) and (icmp_ln26172_fu_269_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c4_V_reg_155 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln890_664_fu_329_p2 = ap_const_lv1_1))) then 
                c4_V_reg_155 <= add_ln691_808_reg_391;
            end if; 
        end if;
    end process;

    c5_V_13_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26172_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_663_fu_281_p2 = ap_const_lv1_0))) then 
                c5_V_13_reg_166 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_667_fu_317_p2 = ap_const_lv1_1))) then 
                c5_V_13_reg_166 <= add_ln691_812_reg_399;
            end if; 
        end if;
    end process;

    c5_V_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26172_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_662_fu_293_p2 = ap_const_lv1_0))) then 
                c5_V_reg_188 <= ap_const_lv5_0;
            elsif (((icmp_ln890_666_fu_341_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                c5_V_reg_188 <= add_ln691_810_reg_415;
            end if; 
        end if;
    end process;

    c6_V_77_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_665_fu_305_p2 = ap_const_lv1_0))) then 
                c6_V_77_reg_177 <= ap_const_lv2_0;
            elsif ((not(((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                c6_V_77_reg_177 <= add_ln691_813_reg_407;
            end if; 
        end if;
    end process;

    c6_V_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln890_664_fu_329_p2 = ap_const_lv1_0))) then 
                c6_V_reg_199 <= ap_const_lv2_0;
            elsif ((not(((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                c6_V_reg_199 <= add_ln691_811_reg_423;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_661_fu_228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    add_i_i100_cast_reg_363(5 downto 3) <= add_i_i100_cast_fu_242_p2(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln691_807_reg_355 <= add_ln691_807_fu_222_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26172_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln691_808_reg_391 <= add_ln691_808_fu_287_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26172_reg_379 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln691_809_reg_383 <= add_ln691_809_fu_275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln691_810_reg_415 <= add_ln691_810_fu_323_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln691_811_reg_423 <= add_ln691_811_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln691_812_reg_399 <= add_ln691_812_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln691_813_reg_407 <= add_ln691_813_fu_311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln691_reg_347 <= add_ln691_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c3_15_reg_371 <= c3_15_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln886_fu_264_p2 = ap_const_lv1_0) and (icmp_ln26167_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln26172_reg_379 <= icmp_ln26172_fu_269_p2;
            end if;
        end if;
    end process;
    add_i_i100_cast_reg_363(2 downto 0) <= "001";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln890_661_fu_228_p2, ap_CS_fsm_state4, icmp_ln26172_reg_379, icmp_ln26167_fu_248_p2, icmp_ln886_fu_264_p2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state10, icmp_ln890_fu_216_p2, icmp_ln890_662_fu_293_p2, icmp_ln890_663_fu_281_p2, icmp_ln890_665_fu_305_p2, icmp_ln890_664_fu_329_p2, icmp_ln890_667_fu_317_p2, icmp_ln890_666_fu_341_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_216_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln890_661_fu_228_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((icmp_ln886_fu_264_p2 = ap_const_lv1_1) or (icmp_ln26167_fu_248_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln26172_reg_379 = ap_const_lv1_1) and (icmp_ln890_662_fu_293_p2 = ap_const_lv1_1)) or ((icmp_ln26172_reg_379 = ap_const_lv1_0) and (icmp_ln890_663_fu_281_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln26172_reg_379 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_662_fu_293_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_665_fu_305_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_667_fu_317_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln890_664_fu_329_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln890_666_fu_341_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_i_i100_cast_fu_242_p2 <= std_logic_vector(signed(ap_const_lv6_29) - signed(p_shl_fu_234_p3));
    add_ln691_807_fu_222_p2 <= std_logic_vector(unsigned(c1_V_reg_122) + unsigned(ap_const_lv3_1));
    add_ln691_808_fu_287_p2 <= std_logic_vector(unsigned(c4_V_reg_155) + unsigned(ap_const_lv3_1));
    add_ln691_809_fu_275_p2 <= std_logic_vector(unsigned(c4_V_13_reg_144) + unsigned(ap_const_lv3_1));
    add_ln691_810_fu_323_p2 <= std_logic_vector(unsigned(c5_V_reg_188) + unsigned(ap_const_lv5_1));
    add_ln691_811_fu_335_p2 <= std_logic_vector(unsigned(c6_V_reg_199) + unsigned(ap_const_lv2_1));
    add_ln691_812_fu_299_p2 <= std_logic_vector(unsigned(c5_V_13_reg_166) + unsigned(ap_const_lv5_1));
    add_ln691_813_fu_311_p2 <= std_logic_vector(unsigned(c6_V_77_reg_177) + unsigned(ap_const_lv2_1));
    add_ln691_fu_210_p2 <= std_logic_vector(unsigned(c0_V_reg_111) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state11_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n)
    begin
                ap_block_state11 <= ((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n)
    begin
                ap_block_state8 <= ((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln890_fu_216_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_216_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln890_fu_216_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_216_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c3_15_fu_254_p2 <= std_logic_vector(unsigned(c3_reg_133) + unsigned(ap_const_lv4_1));

    fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n <= fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n;
        else 
            fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_read_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n, ap_CS_fsm_state11)
    begin
        if ((not(((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_read <= ap_const_logic_1;
        else 
            fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L2_out_0_x1205_blk_n_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_blk_n <= fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n;
        else 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L2_out_0_x1205_din_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_1_x1206_dout, fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_dout, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((not(((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_din <= fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_dout;
        elsif ((not(((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_din <= fifo_D_drain_D_drain_IO_L2_out_1_x1206_dout;
        else 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L2_out_0_x1205_write_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if (((not(((fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_write <= ap_const_logic_1;
        else 
            fifo_D_drain_D_drain_IO_L2_out_0_x1205_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n <= fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n;
        else 
            fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L2_out_1_x1206_read_assign_proc : process(fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n, fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n, ap_CS_fsm_state8)
    begin
        if ((not(((fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n = ap_const_logic_0) or (fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fifo_D_drain_D_drain_IO_L2_out_1_x1206_read <= ap_const_logic_1;
        else 
            fifo_D_drain_D_drain_IO_L2_out_1_x1206_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln26167_fu_248_p2 <= "1" when (c3_reg_133 = ap_const_lv4_8) else "0";
    icmp_ln26172_fu_269_p2 <= "1" when (c3_reg_133 = ap_const_lv4_0) else "0";
    icmp_ln886_fu_264_p2 <= "1" when (unsigned(zext_ln886_fu_260_p1) > unsigned(add_i_i100_cast_reg_363)) else "0";
    icmp_ln890_661_fu_228_p2 <= "1" when (c1_V_reg_122 = ap_const_lv3_6) else "0";
    icmp_ln890_662_fu_293_p2 <= "1" when (c4_V_reg_155 = ap_const_lv3_4) else "0";
    icmp_ln890_663_fu_281_p2 <= "1" when (c4_V_13_reg_144 = ap_const_lv3_4) else "0";
    icmp_ln890_664_fu_329_p2 <= "1" when (c5_V_reg_188 = ap_const_lv5_10) else "0";
    icmp_ln890_665_fu_305_p2 <= "1" when (c5_V_13_reg_166 = ap_const_lv5_10) else "0";
    icmp_ln890_666_fu_341_p2 <= "1" when (c6_V_reg_199 = ap_const_lv2_2) else "0";
    icmp_ln890_667_fu_317_p2 <= "1" when (c6_V_77_reg_177 = ap_const_lv2_2) else "0";
    icmp_ln890_fu_216_p2 <= "1" when (c0_V_reg_111 = ap_const_lv3_4) else "0";
    p_shl_fu_234_p3 <= (c1_V_reg_122 & ap_const_lv3_0);
    zext_ln886_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c3_reg_133),6));
end behav;
