Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan  9 08:27:33 2025
| Host         : denisa-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PMod_ESP32_wrapper_timing_summary_routed.rpt -pb PMod_ESP32_wrapper_timing_summary_routed.pb -rpx PMod_ESP32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PMod_ESP32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.399        0.000                      0                 2888        0.055        0.000                      0                 2888        9.020        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.399        0.000                      0                 2765        0.055        0.000                      0                 2765        9.020        0.000                       0                  1343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.446        0.000                      0                  123        0.501        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.300ns  (logic 10.840ns (59.235%)  route 7.460ns (40.765%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.912    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.246 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__2/O[1]
                         net (fo=1, routed)           0.000    21.246    PMod_ESP32_i/Top_0/U0/servo/p_0_in[16]
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y90         FDCE (Setup_fdce_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.194ns  (logic 10.734ns (58.998%)  route 7.460ns (41.002%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.912    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.140 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    21.140    PMod_ESP32_i/Top_0/U0/servo/p_0_in[17]
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y90         FDCE (Setup_fdce_C_D)        0.046    22.629    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]
  -------------------------------------------------------------------
                         required time                         22.629    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 10.729ns (58.987%)  route 7.460ns (41.013%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.912 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.912    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.135 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__2/O[0]
                         net (fo=1, routed)           0.000    21.135    PMod_ESP32_i/Top_0/U0/servo/p_0_in[15]
    SLICE_X43Y90         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y90         FDPE (Setup_fdpe_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.135    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 10.726ns (58.980%)  route 7.460ns (41.020%))
  Logic Levels:           24  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.132 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/O[1]
                         net (fo=1, routed)           0.000    21.132    PMod_ESP32_i/Top_0/U0/servo/p_0_in[12]
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[12]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.132    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.165ns  (logic 10.705ns (58.932%)  route 7.460ns (41.068%))
  Logic Levels:           24  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.111 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/O[3]
                         net (fo=1, routed)           0.000    21.111    PMod_ESP32_i/Top_0/U0/servo/p_0_in[14]
    SLICE_X43Y89         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y89         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[14]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y89         FDPE (Setup_fdpe_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[14]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.091ns  (logic 10.631ns (58.764%)  route 7.460ns (41.236%))
  Logic Levels:           24  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.037 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/O[2]
                         net (fo=1, routed)           0.000    21.037    PMod_ESP32_i/Top_0/U0/servo/p_0_in[13]
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[13]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.037    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.075ns  (logic 10.615ns (58.728%)  route 7.460ns (41.272%))
  Logic Levels:           24  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.798 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.798    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.021 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__1/O[0]
                         net (fo=1, routed)           0.000    21.021    PMod_ESP32_i/Top_0/U0/servo/p_0_in[11]
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.477    22.656    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y89         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[11]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y89         FDCE (Setup_fdce_C_D)        0.062    22.645    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[11]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -21.021    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.072ns  (logic 10.612ns (58.721%)  route 7.460ns (41.279%))
  Logic Levels:           23  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.018 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/O[1]
                         net (fo=1, routed)           0.000    21.018    PMod_ESP32_i/Top_0/U0/servo/p_0_in[8]
    SLICE_X43Y88         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.476    22.655    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y88         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[8]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X43Y88         FDPE (Setup_fdpe_C_D)        0.062    22.644    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[8]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -21.018    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.591ns (58.673%)  route 7.460ns (41.327%))
  Logic Levels:           23  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.997 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/O[3]
                         net (fo=1, routed)           0.000    20.997    PMod_ESP32_i/Top_0/U0/servo/p_0_in[10]
    SLICE_X43Y88         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.476    22.655    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y88         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[10]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X43Y88         FDCE (Setup_fdce_C_D)        0.062    22.644    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -20.997    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.977ns  (logic 10.517ns (58.503%)  route 7.460ns (41.497%))
  Logic Levels:           23  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.652     2.946    PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  PMod_ESP32_i/axi_gpio_position/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.998     4.462    PMod_ESP32_i/Top_0/U0/servo/position[6]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      3.841     8.303 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle2/P[9]
                         net (fo=11, routed)          1.244     9.547    PMod_ESP32_i/Top_0/U0/servo/duty_cycle2_n_96
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     9.700 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1/O
                         net (fo=2, routed)           0.708    10.408    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_1_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.331    10.739 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.739    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.115 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.115    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__1_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.232 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.232    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__2_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.349 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.349    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.466 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.466    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__4_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.583 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.583    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__5_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.906 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6/O[1]
                         net (fo=13, routed)          0.851    12.757    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__8_carry__6_n_6
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.306    13.063 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.063    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_i_4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.595 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.709    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__74_carry__3_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.980 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9/CO[0]
                         net (fo=8, routed)           0.467    14.448    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_9_n_3
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.367    14.815 f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10/O
                         net (fo=2, routed)           0.982    15.796    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_10_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I0_O)        0.352    16.148 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2/O
                         net (fo=2, routed)           0.587    16.735    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.332    17.067 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6/O
                         net (fo=1, routed)           0.000    17.067    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_i_6_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.465 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.465    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.687 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4/O[0]
                         net (fo=18, routed)          0.656    18.343    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__170_carry__4_n_7
    SLICE_X37Y89         LUT4 (Prop_lut4_I2_O)        0.299    18.642 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.642    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.043 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4/CO[3]
                         net (fo=17, routed)          0.966    20.010    PMod_ESP32_i/Top_0/U0/servo/duty_cycle1__232_carry__4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124    20.134 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.134    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_i_3_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.684 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.684    PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.923 r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle0_carry__0/O[2]
                         net (fo=1, routed)           0.000    20.923    PMod_ESP32_i/Top_0/U0/servo/p_0_in[9]
    SLICE_X43Y88         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.476    22.655    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y88         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[9]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X43Y88         FDPE (Setup_fdpe_C_D)        0.062    22.644    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[9]
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -20.923    
  -------------------------------------------------------------------
                         slack                                  1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.245     1.279    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.245     1.279    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.245     1.279    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/ip2bus_wrack_i_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.245     1.279    PMod_ESP32_i/axi_gpio_reset/U0/I_SLAVE_ATTACHMENT/rst
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/ip2bus_wrack_i_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.458%)  route 0.246ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.246     1.279    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X43Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.458%)  route 0.246ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.246     1.279    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X43Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.559     0.895    PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.149    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y96         SRLC32E                                      r  PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.825     1.191    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.556     0.892    PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y94         FDRE                                         r  PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  PMod_ESP32_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.116     1.149    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y93         SRLC32E                                      r  PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.824     1.190    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    PMod_ESP32_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.123%)  route 0.249ns (63.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.249     1.283    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X44Y100        FDSE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y100        FDSE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.123%)  route 0.249ns (63.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=24, routed)          0.249     1.283    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X44Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.911     1.277    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    PMod_ESP32_i/axi_gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         20.000      16.000     XADC_X0Y0       PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y48    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y48    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C          n/a            1.000         20.000      19.000     SLICE_X44Y87    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         20.000      19.000     SLICE_X43Y88    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[10]/C
Min Period        n/a     FDCE/C          n/a            1.000         20.000      19.000     SLICE_X43Y89    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[11]/C
Min Period        n/a     FDCE/C          n/a            1.000         20.000      19.000     SLICE_X43Y89    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[12]/C
Min Period        n/a     FDCE/C          n/a            1.000         20.000      19.000     SLICE_X43Y89    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[13]/C
Min Period        n/a     FDPE/C          n/a            1.000         20.000      19.000     SLICE_X43Y89    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y90    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y90    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y90    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y90    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X46Y94    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.446ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/AR[0]
    SLICE_X55Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/s_axi_aclk
    SLICE_X55Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/den_o_reg/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X55Y120        FDCE (Recov_fdce_C_CLR)     -0.613    22.110    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.446    

Slack (MET) :             13.446ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/mode_change_sig_reset_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/AR[0]
    SLICE_X55Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/mode_change_sig_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/s_axi_aclk
    SLICE_X55Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/mode_change_sig_reset_reg/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X55Y120        FDCE (Recov_fdce_C_CLR)     -0.613    22.110    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/mode_change_sig_reset_reg
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.446    

Slack (MET) :             13.446ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/mode_change_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/m_axis_reset
    SLICE_X55Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/mode_change_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X55Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/mode_change_reg/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X55Y120        FDCE (Recov_fdce_C_CLR)     -0.613    22.110    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/mode_change_reg
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.446    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.569    22.154    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[3]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.569    22.154    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.569    22.154    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.532ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.527    22.196    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.532    

Slack (MET) :             13.532ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[2]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.527    22.196    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.532    

Slack (MET) :             13.532ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.637ns (11.528%)  route 4.889ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         3.082     8.664    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y120        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y120        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X54Y120        FDCE (Recov_fdce_C_CLR)     -0.527    22.196    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 13.532    

Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.637ns (12.334%)  route 4.528ns (87.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         2.721     8.303    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X57Y121        FDCE                                         f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.699    22.878    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X57Y121        FDCE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X57Y121        FDCE (Recov_fdce_C_CLR)     -0.613    22.110    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 13.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.315%)  route 0.282ns (66.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.282     1.316    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X45Y91         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.823     1.189    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X45Y91         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[31]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X45Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.287     1.320    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X44Y91         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.823     1.189    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X44Y91         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.610%)  route 0.320ns (69.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.320     1.353    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y87         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y87         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[3]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X43Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.610%)  route 0.320ns (69.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.320     1.353    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y87         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y87         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[5]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X43Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.610%)  route 0.320ns (69.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.320     1.353    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y87         FDPE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y87         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[4]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X43Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     0.827    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[6]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.610%)  route 0.320ns (69.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.320     1.353    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y87         FDPE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y87         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[6]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X43Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     0.827    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.779%)  route 0.406ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.406     1.440    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y90         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.823     1.189    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.779%)  route 0.406ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.406     1.440    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y90         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.823     1.189    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.779%)  route 0.406ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.406     1.440    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X43Y90         FDPE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.823     1.189    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X43Y90         FDPE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.466%)  route 0.413ns (74.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.557     0.893    PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  PMod_ESP32_i/axi_gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.413     1.446    PMod_ESP32_i/Top_0/U0/servo/rst
    SLICE_X44Y87         FDCE                                         f  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X44Y87         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[0]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X44Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    PMod_ESP32_i/Top_0/U0/servo/duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.635    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.573ns (28.771%)  route 3.896ns (71.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  rx_IBUF_inst/O
                         net (fo=1, routed)           3.896     5.469    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y81         FDRE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.469     2.648    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y81         FDRE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.370ns  (logic 0.124ns (9.050%)  route 1.246ns (90.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.246     1.246    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.124     1.370 r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.370    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y87         FDRE                                         r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.474     2.653    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y87         FDRE                                         r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.045ns (7.961%)  route 0.520ns (92.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.520     0.520    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.565 r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.565    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y87         FDRE                                         r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.820     1.186    PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y87         FDRE                                         r  PMod_ESP32_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.340ns (15.906%)  route 1.800ns (84.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.800     2.140    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y81         FDRE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.815     1.181    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y81         FDRE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 0.637ns (13.474%)  route 4.091ns (86.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.844     3.138    PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y102        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.807     5.463    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.119     5.582 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         2.284     7.866    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/AR[0]
    RAMB18_X3Y48         FIFO18E1                                     f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.729     2.909    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.184ns (13.423%)  route 1.187ns (86.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.636     0.972    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X48Y107        FDRE                                         r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.173     1.286    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X48Y107        LUT3 (Prop_lut3_I0_O)        0.043     1.329 f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.014     2.343    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/AR[0]
    RAMB18_X3Y48         FIFO18E1                                     f  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.958     1.324    PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  PMod_ESP32_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.078ns (42.980%)  route 5.410ns (57.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.650     2.944    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y93         FDSE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDSE (Prop_fdse_C_Q)         0.456     3.400 r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.410     8.810    tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.622    12.432 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.432    tx
    W8                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 4.039ns (56.509%)  route 3.109ns (43.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        1.650     2.944    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X44Y91         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/Q
                         net (fo=1, routed)           3.109     6.509    pwm_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    10.092 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.092    pwm_out
    T14                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.425ns (58.520%)  route 1.010ns (41.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.555     0.891    PMod_ESP32_i/Top_0/U0/servo/clk
    SLICE_X44Y91         FDCE                                         r  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  PMod_ESP32_i/Top_0/U0/servo/pwm_out_int_reg/Q
                         net (fo=1, routed)           1.010     2.041    pwm_out_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.325 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    pwm_out
    T14                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.463ns (40.807%)  route 2.122ns (59.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PMod_ESP32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PMod_ESP32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PMod_ESP32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1343, routed)        0.555     0.891    PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y93         FDSE                                         r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  PMod_ESP32_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.122     3.154    tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.322     4.476 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.476    tx
    W8                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





