<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3157" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3157{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3157{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3157{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_3157{left:711px;bottom:1051px;letter-spacing:0.24px;}
#t5_3157{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t6_3157{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3157{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t8_3157{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3157{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ta_3157{left:69px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3157{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tc_3157{left:69px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3157{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3157{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3157{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3157{left:69px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#th_3157{left:69px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_3157{left:69px;bottom:753px;}
#tj_3157{left:95px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_3157{left:69px;bottom:730px;}
#tl_3157{left:95px;bottom:733px;letter-spacing:-0.28px;word-spacing:-0.38px;}
#tm_3157{left:69px;bottom:707px;}
#tn_3157{left:95px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#to_3157{left:69px;bottom:684px;}
#tp_3157{left:95px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tq_3157{left:69px;bottom:661px;}
#tr_3157{left:95px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3157{left:69px;bottom:638px;}
#tt_3157{left:95px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3157{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tv_3157{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3157{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3157{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3157{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3157{left:69px;bottom:474px;letter-spacing:0.14px;}
#t10_3157{left:150px;bottom:474px;letter-spacing:0.2px;word-spacing:0.03px;}
#t11_3157{left:69px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3157{left:69px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3157{left:69px;bottom:415px;letter-spacing:-0.08px;word-spacing:-0.63px;}
#t14_3157{left:69px;bottom:399px;letter-spacing:-0.07px;word-spacing:-0.74px;}
#t15_3157{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3157{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3157{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t18_3157{left:69px;bottom:324px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t19_3157{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_3157{left:69px;bottom:281px;}
#t1b_3157{left:95px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1c_3157{left:69px;bottom:258px;}
#t1d_3157{left:95px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3157{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3157{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3157{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3157{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3157{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3157{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3157" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3157Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3157" style="-webkit-user-select: none;"><object width="935" height="1210" data="3157/3157.svg" type="image/svg+xml" id="pdf3157" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3157" class="t s1_3157">Vol. 3A </span><span id="t2_3157" class="t s1_3157">5-1 </span>
<span id="t3_3157" class="t s2_3157">CHAPTER 5 </span>
<span id="t4_3157" class="t s2_3157">PROTECTION </span>
<span id="t5_3157" class="t s3_3157">In protected mode, the Intel 64 and IA-32 architectures provide a protection mechanism that operates at both the </span>
<span id="t6_3157" class="t s3_3157">segment level and the page level. This protection mechanism provides the ability to limit access to certain </span>
<span id="t7_3157" class="t s3_3157">segments or pages based on privilege levels (four privilege levels for segments and two privilege levels for pages). </span>
<span id="t8_3157" class="t s3_3157">For example, critical operating-system code and data can be protected by placing them in more privileged </span>
<span id="t9_3157" class="t s3_3157">segments than those that contain applications code. The processor’s protection mechanism will then prevent appli- </span>
<span id="ta_3157" class="t s3_3157">cation code from accessing the operating-system code and data in any but a controlled, defined manner. </span>
<span id="tb_3157" class="t s3_3157">Segment and page protection can be used at all stages of software development to assist in localizing and detecting </span>
<span id="tc_3157" class="t s3_3157">design problems and bugs. It can also be incorporated into end-products to offer added robustness to operating </span>
<span id="td_3157" class="t s3_3157">systems, utilities software, and applications software. </span>
<span id="te_3157" class="t s3_3157">When the protection mechanism is used, each memory reference is checked to verify that it satisfies various </span>
<span id="tf_3157" class="t s3_3157">protection checks. All checks are made before the memory cycle is started; any violation results in an exception. </span>
<span id="tg_3157" class="t s3_3157">Because checks are performed in parallel with address translation, there is no performance penalty. The protection </span>
<span id="th_3157" class="t s3_3157">checks that are performed fall into the following categories: </span>
<span id="ti_3157" class="t s4_3157">• </span><span id="tj_3157" class="t s3_3157">Limit checks. </span>
<span id="tk_3157" class="t s4_3157">• </span><span id="tl_3157" class="t s3_3157">Type checks. </span>
<span id="tm_3157" class="t s4_3157">• </span><span id="tn_3157" class="t s3_3157">Privilege level checks. </span>
<span id="to_3157" class="t s4_3157">• </span><span id="tp_3157" class="t s3_3157">Restriction of addressable domain. </span>
<span id="tq_3157" class="t s4_3157">• </span><span id="tr_3157" class="t s3_3157">Restriction of procedure entry-points. </span>
<span id="ts_3157" class="t s4_3157">• </span><span id="tt_3157" class="t s3_3157">Restriction of instruction set. </span>
<span id="tu_3157" class="t s3_3157">All protection violation results in an exception being generated. See Chapter 1, “Interrupt and Exception Handling,” </span>
<span id="tv_3157" class="t s3_3157">for an explanation of the exception mechanism. This chapter describes the protection mechanism and the viola- </span>
<span id="tw_3157" class="t s3_3157">tions which lead to exceptions. </span>
<span id="tx_3157" class="t s3_3157">The following sections describe the protection mechanism available in protected mode. See Chapter 21, “8086 </span>
<span id="ty_3157" class="t s3_3157">Emulation,” for information on protection in real-address and virtual-8086 mode. </span>
<span id="tz_3157" class="t s5_3157">5.1 </span><span id="t10_3157" class="t s5_3157">ENABLING AND DISABLING SEGMENT AND PAGE PROTECTION </span>
<span id="t11_3157" class="t s3_3157">Setting the PE flag in register CR0 causes the processor to switch to protected mode, which in turn enables the </span>
<span id="t12_3157" class="t s3_3157">segment-protection mechanism. Once in protected mode, there is no control bit for turning the protection mecha- </span>
<span id="t13_3157" class="t s3_3157">nism on or off. The part of the segment-protection mechanism that is based on privilege levels can essentially be </span>
<span id="t14_3157" class="t s3_3157">disabled while still in protected mode by assigning a privilege level of 0 (most privileged) to all segment selectors </span>
<span id="t15_3157" class="t s3_3157">and segment descriptors. This action disables the privilege level protection barriers between segments, but other </span>
<span id="t16_3157" class="t s3_3157">protection checks such as limit checking and type checking are still carried out. </span>
<span id="t17_3157" class="t s3_3157">Page-level protection is automatically enabled when paging is enabled (by setting the PG flag in register CR0). Here </span>
<span id="t18_3157" class="t s3_3157">again there is no mode bit for turning off page-level protection once paging is enabled. However, page-level protec- </span>
<span id="t19_3157" class="t s3_3157">tion can be disabled by performing the following operations: </span>
<span id="t1a_3157" class="t s4_3157">• </span><span id="t1b_3157" class="t s3_3157">Clear the WP flag in control register CR0. </span>
<span id="t1c_3157" class="t s4_3157">• </span><span id="t1d_3157" class="t s3_3157">Set the read/write (R/W) and user/supervisor (U/S) flags for each page-directory and page-table entry. </span>
<span id="t1e_3157" class="t s3_3157">This action makes each page a writable, user page, which in effect disables page-level protection. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
