==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'adders.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 360.652 ; gain = 13.375 ; free physical = 502 ; free virtual = 4740
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 360.652 ; gain = 13.375 ; free physical = 500 ; free virtual = 4740
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 360.652 ; gain = 13.375 ; free physical = 495 ; free virtual = 4740
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 360.652 ; gain = 13.375 ; free physical = 495 ; free virtual = 4740
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 488.648 ; gain = 141.371 ; free physical = 475 ; free virtual = 4721
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 488.648 ; gain = 141.371 ; free physical = 482 ; free virtual = 4728
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'adders' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adders'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.53ns) of 'add' operation ('tmp1', adders.c:63) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-21] Estimated clock period (1.527ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in3' (0 ns)
	'add' operation ('tmp1', adders.c:63) (1.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.31 seconds; current allocated memory: 58.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 58.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adders'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'adders/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adders/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adders/in3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'adders' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'adders_add_32ns_32ns_32_2_1' to 'adders_add_32ns_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'adders_add_32ns_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adders'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 59.172 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'adders_add_32ns_3bkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 488.648 ; gain = 141.371 ; free physical = 472 ; free virtual = 4723
INFO: [SYSC 207-301] Generating SystemC RTL for adders.
INFO: [VHDL 208-304] Generating VHDL RTL for adders.
INFO: [VLOG 209-307] Generating Verilog RTL for adders.
INFO: [HLS 200-112] Total elapsed time: 14.15 seconds; peak allocated memory: 59.172 MB.
