// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2023-2025 Arm Ltd.
 *
 * There are four PLLs: one for the little cluster (cores 0-3: PLL1), one for
 * the "big" cluster (cores 4-7: PLL3), one for the DSU interconnect (probably
 * its SCLK, driving the L3 cache: PLL2), and one undocumented "backup" PLL0,
 * which can be used to drive either or both clusters, while the original PLLs
 * are re-programmed (and re-lock).
 * PLL[123] are the same, with a multiplier, a predivider, and two separate
 * divider fields. For PLL1 till PLL3 there is an additional shift field, in
 * the mux clock - although that applies only to the PLL, not the other sources.
 * The two clusters and the DSU are connected to a mux clock each, selecting
 * from various sources, including the PLL-PERIPH0-600M clock, again useful
 * during DVFS operations:
 *
 *                           PLL-PERI0-600M (from the main CCU)
 *                               |
 *                       +-------+-----------+
 *                      /         \           \
 *            +------+ /  +------+ \  +------+ \  +------+
 *            | PLL1 | |  | PLL0 | |  | PLL3 | |  | PLL2 |
 *            +------+ |  +------+ |  +------+ |  +------+
 *                \    |     ^     |    /      |     /
 *                DIV  |    / \    |  DIV      |   DIV      (plus 24MHz,
 *                  \  |   /   \   |  /        \   /              32KHz,
 *                +---------+ +---------+   +---------+           16MHz,
 *                 \ CPU-L /   \ CPU-B /     \  DSU  /       for each mux)
 *                  \     /     \     /       \     /
 *                   +---+       +---+         +---+
 *                     |           |             |
 *             +-------+-----------+-----DSU-----+----+
 *             |   +---+---+   +---+---+              |
 *             |   | cores |   | cores |              |
 *             |   |  0-3  |   |  4-7  | +------------+
 *             |   +-------+   +-------+ |  L3 cache  |
 *             +-------------------------+------------+
 */

#include <linux/clk-provider.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/platform_device.h>

#include "ccu_common.h"
#include "ccu_reset.h"

#include "ccu_div.h"
#include "ccu_gate.h"
#include "ccu_mp.h"
#include "ccu_nm.h"
#include "ccu_mult.h"

#include <dt-bindings/clock/sun55i-a523-cpu-ccu.h>
#include "ccu-sun55i-a523-cpu.h"

/*
 * The 24 MHz oscillator, the root of most of the clock tree.
 * .fw_name is the string used in the DT "clock-names" property, used to
 * identify the corresponding clock in the "clocks" property.
 */
static const struct clk_parent_data osc24M[] = {
	{ .fw_name = "hosc" }
};

/*
 * Undocumented PLL, mux-able to both clusters, usable as an interim PLL
 * during DVFS clock rate changes. Bits [23:16] and [4:2] are RAZ/WI, which
 * looks like the DDR or VIDEO PLLs, and not like the other CPU PLLs.
 * Bits [1:0] are not dividers, as they don't have any effect on the frequency.
 */
#define SUN55I_A523_PLL_CPU_0_REG		0x00

static struct ccu_mult pll_cpu_0_clk = {
	.enable	= BIT(27),
	.lock	= BIT(28),
	.mult	= _SUNXI_CCU_MULT(8, 8),
	.common	= {
		.reg		= 0x00,
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("pll-cpu-0", osc24M,
							   &ccu_mult_ops,
							   CLK_SET_RATE_UNGATE),
	},
};
static const struct clk_parent_data pll_cpu_0_hws[] = {
	{ .hw = &pll_cpu_0_clk.common.hw },
};

/*
 * The PLLs are input * N / P / (M0 * M1). Model them as NM, by ignoring the
 * predivider P and the only 2-bit wide M0, and fixing them to 1 in probe().
 * Using NKMP wouldn't be better, because the "P" in there is a shift.
 * The actual enable bit is bit 31, which we set once in probe, along with
 * some other control bits, as the manual recommends to not touch them
 * during runtime.
 */
#define SUN55I_A523_PLL_CPU_L_REG		0x04
static struct ccu_nm pll_cpu_l_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 20, 108),
	.m		= _SUNXI_CCU_DIV(0, 3),		/* M1 */
	.common		= {
		.reg		= 0x04,
		.update_bits	= BIT(26),
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("pll-cpu-l", osc24M,
							   &ccu_nm_ops,
							   CLK_SET_RATE_UNGATE |
							   CLK_IS_CRITICAL),
	},
};
static const struct clk_parent_data pll_cpu_l_hws[] = {
	{ .hw = &pll_cpu_l_clk.common.hw },
};

#define SUN55I_A523_PLL_CPU_DSU_REG		0x08
static struct ccu_nm pll_cpu_dsu_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 20, 108),
	.m		= _SUNXI_CCU_DIV(0, 3),		/* M1 */
	.common		= {
		.reg		= 0x08,
		.update_bits	= BIT(26),
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("pll-cpu-dsu", osc24M,
							   &ccu_nm_ops,
							   CLK_SET_RATE_UNGATE |
							   CLK_IS_CRITICAL),
	},
};
static const struct clk_parent_data pll_cpu_dsu_hws[] = {
	{ .hw = &pll_cpu_dsu_clk.common.hw },
};

#define SUN55I_A523_PLL_CPU_B_REG		0x0c
static struct ccu_nm pll_cpu_b_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 20, 108),
	.m		= _SUNXI_CCU_DIV(0, 3),		/* M1 */
	.common		= {
		.reg		= 0x0c,
		.update_bits	= BIT(26),
		.hw.init	= CLK_HW_INIT_PARENTS_DATA("pll-cpu-b", osc24M,
							   &ccu_nm_ops,
							   CLK_SET_RATE_UNGATE |
							   CLK_IS_CRITICAL),
	},
};
static const struct clk_parent_data pll_cpu_b_hws[] = {
	{ .hw = &pll_cpu_b_clk.common.hw },
};

/*
 * These are just the divider parts of the CPU clocks, even when the mux
 * field is in the same register. As the divider only applied to the CPU
 * clocks, this has to be handled separately.
 */
static SUNXI_CCU_P_DATA(pll_cpu_l_div_clk, "pll-cpu-l-div",
			pll_cpu_l_hws, 0x60,
			16, 2,				/* P */
			CLK_SET_RATE_PARENT);
static SUNXI_CCU_P_DATA(pll_cpu_b_div_clk, "pll-cpu-b-div",
			pll_cpu_b_hws, 0x064,
			16, 2,				/* P */
			CLK_SET_RATE_PARENT);
static SUNXI_CCU_P_DATA(pll_cpu_dsu_div_clk, "pll-cpu-dsu-div",
			pll_cpu_dsu_hws, 0x06c,
			16, 2,				/* P */
			CLK_SET_RATE_PARENT);

static const struct clk_parent_data cpu_l_parents[] = {
	{ .fw_name = "hosc" },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_cpu_l_div_clk.common.hw },
	{ .fw_name = "pll-periph0-600m" },
	{ .hw = &pll_cpu_0_clk.common.hw },
};

static SUNXI_CCU_MUX_DATA(cpu_l_clk, "cpu-l", cpu_l_parents, 0x60,
			  24, 3,		/* mux */
			  CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);

static const struct clk_parent_data cpu_b_parents[] = {
	{ .fw_name = "hosc" },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_cpu_b_div_clk.common.hw },
	{ .fw_name = "pll-periph0-600m" },
	{ .hw = &pll_cpu_0_clk.common.hw },
};

static SUNXI_CCU_MUX_DATA(cpu_b_clk, "cpu-b", cpu_b_parents, 0x64,
			  24, 3,		/* mux */
			  CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);

/*
 * Register 0x68 holds gate bits for the two cluster clocks and the DSU.
 * We leave them alone in the kernel, that's something for TF-A or the SCP.
 */

static const struct clk_parent_data cpu_dsu_parents[] = {
	{ .fw_name = "hosc" },
	{ .fw_name = "losc" },
	{ .fw_name = "iosc" },
	{ .hw = &pll_cpu_dsu_div_clk.common.hw },
	{ .fw_name = "pll-periph0-2x" },
	{ .fw_name = "pll-periph0-600m" },
};

static SUNXI_CCU_MUX_DATA(cpu_dsu_clk, "cpu-dsu", cpu_dsu_parents, 0x6c,
			  24, 3,		/* mux */
			  CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);

static struct ccu_common *sun55i_a523_cpu_ccu_clks[] = {
	&pll_cpu_0_clk.common,
	&pll_cpu_l_clk.common,
	&pll_cpu_b_clk.common,
	&pll_cpu_dsu_clk.common,
	&pll_cpu_l_div_clk.common,
	&pll_cpu_b_div_clk.common,
	&pll_cpu_dsu_div_clk.common,
	&cpu_l_clk.common,
	&cpu_b_clk.common,
	&cpu_dsu_clk.common,
};

static struct clk_hw_onecell_data sun55i_a523_cpu_hw_clks = {
	.hws	= {
		[CLK_PLL_CPU_0]		= &pll_cpu_0_clk.common.hw,
		[CLK_PLL_CPU_L]		= &pll_cpu_l_clk.common.hw,
		[CLK_PLL_CPU_DSU]	= &pll_cpu_dsu_clk.common.hw,
		[CLK_PLL_CPU_B]		= &pll_cpu_b_clk.common.hw,
		[CLK_DIV_CPU_L]		= &pll_cpu_l_div_clk.common.hw,
		[CLK_DIV_CPU_DSU]	= &pll_cpu_dsu_div_clk.common.hw,
		[CLK_DIV_CPU_B]		= &pll_cpu_b_div_clk.common.hw,
		[CLK_CPU_L]		= &cpu_l_clk.common.hw,
		[CLK_CPU_DSU]		= &cpu_dsu_clk.common.hw,
		[CLK_CPU_B]		= &cpu_b_clk.common.hw,
	},
	.num	= CLK_NUMBER,
};

static const struct sunxi_ccu_desc sun55i_a523_cpu_ccu_desc = {
	.ccu_clks	= sun55i_a523_cpu_ccu_clks,
	.num_ccu_clks	= ARRAY_SIZE(sun55i_a523_cpu_ccu_clks),

	.hw_clks	= &sun55i_a523_cpu_hw_clks,
};

static const u32 pll_regs[] = {
	SUN55I_A523_PLL_CPU_0_REG,
	SUN55I_A523_PLL_CPU_L_REG,
	SUN55I_A523_PLL_CPU_DSU_REG,
	SUN55I_A523_PLL_CPU_B_REG,
};

static struct ccu_mux_nb sun55i_a523_cpu_l_nb = {
	.common		= &cpu_l_clk.common,
	.cm		= &cpu_l_clk.mux,
	.delay_us	= 1, /* manual doesn't really say */
	.bypass_index	= 4, /* PLL_PERI0@600MHz, as recommended by manual */
};
static struct ccu_mux_nb sun55i_a523_cpu_b_nb = {
	.common		= &cpu_b_clk.common,
	.cm		= &cpu_b_clk.mux,
	.delay_us	= 1, /* manual doesn't really say */
	.bypass_index	= 4, /* PLL_PERI0@600MHz, as recommended by manual */
};
static struct ccu_mux_nb sun55i_a523_cpu_dsu_nb = {
	.common		= &cpu_dsu_clk.common,
	.cm		= &cpu_dsu_clk.mux,
	.delay_us	= 1, /* manual doesn't really say */
	.bypass_index	= 5, /* PLL_PERI0@600MHz, as recommended by manual */
};

static int sun55i_a523_start_pll(void __iomem *reg)
{
	u32 val = readl(reg);

	/* check if the bootloader had the PLL already running and locked */
	if ((val & GENMASK(31, 28)) == GENMASK(31, 28)) {
		/* If the dividers are already set to 1 (encoded as 0) ... */
		if (!(val & GENMASK(21, 16)))
			return 0;

		/*
		 * The PLL is already running, but the P and M0 dividers are
		 * not programmed to 1, which we assume in our formula above.
		 * If we just clear them, the frequency jumps up by at least
		 * a factor of 2, probably crashing the system.
		 * So we need TODO:
		 * - remux the consumer (a different register!)
		 * - gate the PLL
		 * - set the factor to match M0==P==1
		 * - ungate the PLL
		 * - wait for the PLL to lock
		 * - remux
		 * For now just be a diva: U-Boot does the right thing already.
		 */
		return -EEXIST;
	}

	/* set the enable, the LDO and the lock bits, and clear dividers */
	val |= BIT(31) | BIT(30) | BIT(29) | BIT(26);
	val &= ~GENMASK(21, 16); /* covering PLL_P and PLL_M0 */
	writel(val, reg);

	/* wait for the lock bit */
	return readl_relaxed_poll_timeout(reg, val, val & BIT(28), 100, 70000);
}

static int sun55i_a523_cpu_ccu_probe(struct platform_device *pdev)
{
	const struct sunxi_ccu_desc *desc;
	void __iomem *reg;
	int i, ret;

	desc = of_device_get_match_data(&pdev->dev);
	if (!desc)
		return -EINVAL;

	reg = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(reg))
		return PTR_ERR(reg);

	/*
	 * The user manual recommends to keep the PLLs running, and just
	 * gate their output if they are not needed, to avoid interference
	 * with other PLLs, since they share a power domain.
	 * To comply with this, we use this output gate as the CCF enable bit,
	 * so we need to enable all PLLs here.
	 */
	for (i = 0; i < ARRAY_SIZE(pll_regs); i++) {
		ret = sun55i_a523_start_pll(reg + pll_regs[i]);
		if (ret)
			return ret;
	}

	ret = devm_sunxi_ccu_probe(&pdev->dev, reg, desc);
	if (ret)
		return ret;

	/* Reparent CPUs/DSU during PLL rate changes */
	ccu_mux_notifier_register(pll_cpu_l_clk.common.hw.clk,
				  &sun55i_a523_cpu_l_nb);
	ccu_mux_notifier_register(pll_cpu_b_clk.common.hw.clk,
				  &sun55i_a523_cpu_b_nb);
	ccu_mux_notifier_register(pll_cpu_dsu_clk.common.hw.clk,
				  &sun55i_a523_cpu_dsu_nb);

	return ret;
}

static const struct of_device_id sun55i_a523_cpu_ccu_ids[] = {
	{
		.compatible = "allwinner,sun55i-a523-cpu-ccu",
		.data = &sun55i_a523_cpu_ccu_desc,
	},
	{ }
};
MODULE_DEVICE_TABLE(of, sun55i_a523_cpu_ccu_ids);

static struct platform_driver sun55i_a523_cpu_ccu_driver = {
	.probe	= sun55i_a523_cpu_ccu_probe,
	.driver	= {
		.name			= "sun55i-a523-cpu-ccu",
		.suppress_bind_attrs	= true,
		.of_match_table		= sun55i_a523_cpu_ccu_ids,
	},
};
module_platform_driver(sun55i_a523_cpu_ccu_driver);

MODULE_IMPORT_NS("SUNXI_CCU");
MODULE_LICENSE("GPL");
