# Vectorgates
### Solution
```Verilog
module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);
	assign out_or_bitwise = a | b;
    assign out_or_logical = a || b;
    assign out_not = {~b, ~a};
endmodule
```
[code](14.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/14/result.PNG)
