
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012f0 <.init>:
  4012f0:	stp	x29, x30, [sp, #-16]!
  4012f4:	mov	x29, sp
  4012f8:	bl	4016e0 <ferror@plt+0x60>
  4012fc:	ldp	x29, x30, [sp], #16
  401300:	ret

Disassembly of section .plt:

0000000000401310 <mbrtowc@plt-0x20>:
  401310:	stp	x16, x30, [sp, #-16]!
  401314:	adrp	x16, 414000 <ferror@plt+0x12980>
  401318:	ldr	x17, [x16, #4088]
  40131c:	add	x16, x16, #0xff8
  401320:	br	x17
  401324:	nop
  401328:	nop
  40132c:	nop

0000000000401330 <mbrtowc@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13980>
  401334:	ldr	x17, [x16]
  401338:	add	x16, x16, #0x0
  40133c:	br	x17

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13980>
  401344:	ldr	x17, [x16, #8]
  401348:	add	x16, x16, #0x8
  40134c:	br	x17

0000000000401350 <memmove@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13980>
  401354:	ldr	x17, [x16, #16]
  401358:	add	x16, x16, #0x10
  40135c:	br	x17

0000000000401360 <strtoul@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13980>
  401364:	ldr	x17, [x16, #24]
  401368:	add	x16, x16, #0x18
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13980>
  401374:	ldr	x17, [x16, #32]
  401378:	add	x16, x16, #0x20
  40137c:	br	x17

0000000000401380 <fputs@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13980>
  401384:	ldr	x17, [x16, #40]
  401388:	add	x16, x16, #0x28
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13980>
  401394:	ldr	x17, [x16, #48]
  401398:	add	x16, x16, #0x30
  40139c:	br	x17

00000000004013a0 <error@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013a4:	ldr	x17, [x16, #56]
  4013a8:	add	x16, x16, #0x38
  4013ac:	br	x17

00000000004013b0 <strnlen@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013b4:	ldr	x17, [x16, #64]
  4013b8:	add	x16, x16, #0x40
  4013bc:	br	x17

00000000004013c0 <iconv_close@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013c4:	ldr	x17, [x16, #72]
  4013c8:	add	x16, x16, #0x48
  4013cc:	br	x17

00000000004013d0 <sprintf@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013d4:	ldr	x17, [x16, #80]
  4013d8:	add	x16, x16, #0x50
  4013dc:	br	x17

00000000004013e0 <__cxa_atexit@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013e4:	ldr	x17, [x16, #88]
  4013e8:	add	x16, x16, #0x58
  4013ec:	br	x17

00000000004013f0 <fputc@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4013f4:	ldr	x17, [x16, #96]
  4013f8:	add	x16, x16, #0x60
  4013fc:	br	x17

0000000000401400 <iswcntrl@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13980>
  401404:	ldr	x17, [x16, #104]
  401408:	add	x16, x16, #0x68
  40140c:	br	x17

0000000000401410 <fclose@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13980>
  401414:	ldr	x17, [x16, #112]
  401418:	add	x16, x16, #0x70
  40141c:	br	x17

0000000000401420 <iswspace@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13980>
  401424:	ldr	x17, [x16, #120]
  401428:	add	x16, x16, #0x78
  40142c:	br	x17

0000000000401430 <nl_langinfo@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13980>
  401434:	ldr	x17, [x16, #128]
  401438:	add	x16, x16, #0x80
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13980>
  401444:	ldr	x17, [x16, #136]
  401448:	add	x16, x16, #0x88
  40144c:	br	x17

0000000000401450 <wcwidth@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13980>
  401454:	ldr	x17, [x16, #144]
  401458:	add	x16, x16, #0x90
  40145c:	br	x17

0000000000401460 <strncmp@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13980>
  401464:	ldr	x17, [x16, #152]
  401468:	add	x16, x16, #0x98
  40146c:	br	x17

0000000000401470 <bindtextdomain@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13980>
  401474:	ldr	x17, [x16, #160]
  401478:	add	x16, x16, #0xa0
  40147c:	br	x17

0000000000401480 <__libc_start_main@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13980>
  401484:	ldr	x17, [x16, #168]
  401488:	add	x16, x16, #0xa8
  40148c:	br	x17

0000000000401490 <memset@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13980>
  401494:	ldr	x17, [x16, #176]
  401498:	add	x16, x16, #0xb0
  40149c:	br	x17

00000000004014a0 <calloc@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014a4:	ldr	x17, [x16, #184]
  4014a8:	add	x16, x16, #0xb8
  4014ac:	br	x17

00000000004014b0 <bcmp@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014b4:	ldr	x17, [x16, #192]
  4014b8:	add	x16, x16, #0xc0
  4014bc:	br	x17

00000000004014c0 <realloc@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014c4:	ldr	x17, [x16, #200]
  4014c8:	add	x16, x16, #0xc8
  4014cc:	br	x17

00000000004014d0 <strdup@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014d4:	ldr	x17, [x16, #208]
  4014d8:	add	x16, x16, #0xd0
  4014dc:	br	x17

00000000004014e0 <strrchr@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014e4:	ldr	x17, [x16, #216]
  4014e8:	add	x16, x16, #0xd8
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4014f4:	ldr	x17, [x16, #224]
  4014f8:	add	x16, x16, #0xe0
  4014fc:	br	x17

0000000000401500 <abort@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13980>
  401504:	ldr	x17, [x16, #232]
  401508:	add	x16, x16, #0xe8
  40150c:	br	x17

0000000000401510 <mbsinit@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13980>
  401514:	ldr	x17, [x16, #240]
  401518:	add	x16, x16, #0xf0
  40151c:	br	x17

0000000000401520 <textdomain@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13980>
  401524:	ldr	x17, [x16, #248]
  401528:	add	x16, x16, #0xf8
  40152c:	br	x17

0000000000401530 <getopt_long@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13980>
  401534:	ldr	x17, [x16, #256]
  401538:	add	x16, x16, #0x100
  40153c:	br	x17

0000000000401540 <strcmp@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13980>
  401544:	ldr	x17, [x16, #264]
  401548:	add	x16, x16, #0x108
  40154c:	br	x17

0000000000401550 <basename@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13980>
  401554:	ldr	x17, [x16, #272]
  401558:	add	x16, x16, #0x110
  40155c:	br	x17

0000000000401560 <iconv@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13980>
  401564:	ldr	x17, [x16, #280]
  401568:	add	x16, x16, #0x118
  40156c:	br	x17

0000000000401570 <__ctype_b_loc@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13980>
  401574:	ldr	x17, [x16, #288]
  401578:	add	x16, x16, #0x120
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13980>
  401584:	ldr	x17, [x16, #296]
  401588:	add	x16, x16, #0x128
  40158c:	br	x17

0000000000401590 <__ctype_get_mb_cur_max@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13980>
  401594:	ldr	x17, [x16, #304]
  401598:	add	x16, x16, #0x130
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015a4:	ldr	x17, [x16, #312]
  4015a8:	add	x16, x16, #0x138
  4015ac:	br	x17

00000000004015b0 <dcngettext@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015b4:	ldr	x17, [x16, #320]
  4015b8:	add	x16, x16, #0x140
  4015bc:	br	x17

00000000004015c0 <fflush@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015c4:	ldr	x17, [x16, #328]
  4015c8:	add	x16, x16, #0x148
  4015cc:	br	x17

00000000004015d0 <iconv_open@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015d4:	ldr	x17, [x16, #336]
  4015d8:	add	x16, x16, #0x150
  4015dc:	br	x17

00000000004015e0 <memchr@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015e4:	ldr	x17, [x16, #344]
  4015e8:	add	x16, x16, #0x158
  4015ec:	br	x17

00000000004015f0 <iswalnum@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13980>
  4015f4:	ldr	x17, [x16, #352]
  4015f8:	add	x16, x16, #0x160
  4015fc:	br	x17

0000000000401600 <dcgettext@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13980>
  401604:	ldr	x17, [x16, #360]
  401608:	add	x16, x16, #0x168
  40160c:	br	x17

0000000000401610 <printf@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13980>
  401614:	ldr	x17, [x16, #368]
  401618:	add	x16, x16, #0x170
  40161c:	br	x17

0000000000401620 <__assert_fail@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13980>
  401624:	ldr	x17, [x16, #376]
  401628:	add	x16, x16, #0x178
  40162c:	br	x17

0000000000401630 <__errno_location@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13980>
  401634:	ldr	x17, [x16, #384]
  401638:	add	x16, x16, #0x180
  40163c:	br	x17

0000000000401640 <getenv@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13980>
  401644:	ldr	x17, [x16, #392]
  401648:	add	x16, x16, #0x188
  40164c:	br	x17

0000000000401650 <putchar@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13980>
  401654:	ldr	x17, [x16, #400]
  401658:	add	x16, x16, #0x190
  40165c:	br	x17

0000000000401660 <fprintf@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13980>
  401664:	ldr	x17, [x16, #408]
  401668:	add	x16, x16, #0x198
  40166c:	br	x17

0000000000401670 <setlocale@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13980>
  401674:	ldr	x17, [x16, #416]
  401678:	add	x16, x16, #0x1a0
  40167c:	br	x17

0000000000401680 <ferror@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13980>
  401684:	ldr	x17, [x16, #424]
  401688:	add	x16, x16, #0x1a8
  40168c:	br	x17

Disassembly of section .text:

0000000000401690 <.text>:
  401690:	mov	x29, #0x0                   	// #0
  401694:	mov	x30, #0x0                   	// #0
  401698:	mov	x5, x0
  40169c:	ldr	x1, [sp]
  4016a0:	add	x2, sp, #0x8
  4016a4:	mov	x6, sp
  4016a8:	movz	x0, #0x0, lsl #48
  4016ac:	movk	x0, #0x0, lsl #32
  4016b0:	movk	x0, #0x40, lsl #16
  4016b4:	movk	x0, #0x179c
  4016b8:	movz	x3, #0x0, lsl #48
  4016bc:	movk	x3, #0x0, lsl #32
  4016c0:	movk	x3, #0x40, lsl #16
  4016c4:	movk	x3, #0x4198
  4016c8:	movz	x4, #0x0, lsl #48
  4016cc:	movk	x4, #0x0, lsl #32
  4016d0:	movk	x4, #0x40, lsl #16
  4016d4:	movk	x4, #0x4218
  4016d8:	bl	401480 <__libc_start_main@plt>
  4016dc:	bl	401500 <abort@plt>
  4016e0:	adrp	x0, 414000 <ferror@plt+0x12980>
  4016e4:	ldr	x0, [x0, #4064]
  4016e8:	cbz	x0, 4016f0 <ferror@plt+0x70>
  4016ec:	b	4014f0 <__gmon_start__@plt>
  4016f0:	ret
  4016f4:	nop
  4016f8:	adrp	x0, 415000 <ferror@plt+0x13980>
  4016fc:	add	x0, x0, #0x1c8
  401700:	adrp	x1, 415000 <ferror@plt+0x13980>
  401704:	add	x1, x1, #0x1c8
  401708:	cmp	x1, x0
  40170c:	b.eq	401724 <ferror@plt+0xa4>  // b.none
  401710:	adrp	x1, 404000 <ferror@plt+0x2980>
  401714:	ldr	x1, [x1, #584]
  401718:	cbz	x1, 401724 <ferror@plt+0xa4>
  40171c:	mov	x16, x1
  401720:	br	x16
  401724:	ret
  401728:	adrp	x0, 415000 <ferror@plt+0x13980>
  40172c:	add	x0, x0, #0x1c8
  401730:	adrp	x1, 415000 <ferror@plt+0x13980>
  401734:	add	x1, x1, #0x1c8
  401738:	sub	x1, x1, x0
  40173c:	lsr	x2, x1, #63
  401740:	add	x1, x2, x1, asr #3
  401744:	cmp	xzr, x1, asr #1
  401748:	asr	x1, x1, #1
  40174c:	b.eq	401764 <ferror@plt+0xe4>  // b.none
  401750:	adrp	x2, 404000 <ferror@plt+0x2980>
  401754:	ldr	x2, [x2, #592]
  401758:	cbz	x2, 401764 <ferror@plt+0xe4>
  40175c:	mov	x16, x2
  401760:	br	x16
  401764:	ret
  401768:	stp	x29, x30, [sp, #-32]!
  40176c:	mov	x29, sp
  401770:	str	x19, [sp, #16]
  401774:	adrp	x19, 415000 <ferror@plt+0x13980>
  401778:	ldrb	w0, [x19, #504]
  40177c:	cbnz	w0, 40178c <ferror@plt+0x10c>
  401780:	bl	4016f8 <ferror@plt+0x78>
  401784:	mov	w0, #0x1                   	// #1
  401788:	strb	w0, [x19, #504]
  40178c:	ldr	x19, [sp, #16]
  401790:	ldp	x29, x30, [sp], #32
  401794:	ret
  401798:	b	401728 <ferror@plt+0xa8>
  40179c:	sub	sp, sp, #0x80
  4017a0:	stp	x22, x21, [sp, #96]
  4017a4:	mov	w22, w0
  4017a8:	adrp	x0, 404000 <ferror@plt+0x2980>
  4017ac:	add	x0, x0, #0x308
  4017b0:	stp	x29, x30, [sp, #32]
  4017b4:	stp	x28, x27, [sp, #48]
  4017b8:	stp	x26, x25, [sp, #64]
  4017bc:	stp	x24, x23, [sp, #80]
  4017c0:	stp	x20, x19, [sp, #112]
  4017c4:	add	x29, sp, #0x20
  4017c8:	mov	x23, x1
  4017cc:	bl	401640 <getenv@plt>
  4017d0:	mov	x21, x0
  4017d4:	adrp	x0, 404000 <ferror@plt+0x2980>
  4017d8:	add	x0, x0, #0x313
  4017dc:	bl	401640 <getenv@plt>
  4017e0:	adrp	x8, 415000 <ferror@plt+0x13980>
  4017e4:	strb	wzr, [x8, #508]
  4017e8:	ldr	x8, [x23]
  4017ec:	str	x0, [sp, #8]
  4017f0:	mov	x0, x8
  4017f4:	bl	4021ac <ferror@plt+0xb2c>
  4017f8:	adrp	x1, 404000 <ferror@plt+0x2980>
  4017fc:	add	x1, x1, #0x734
  401800:	mov	w0, #0x6                   	// #6
  401804:	bl	401670 <setlocale@plt>
  401808:	adrp	x19, 404000 <ferror@plt+0x2980>
  40180c:	add	x19, x19, #0x321
  401810:	adrp	x1, 404000 <ferror@plt+0x2980>
  401814:	add	x1, x1, #0x331
  401818:	mov	x0, x19
  40181c:	bl	401470 <bindtextdomain@plt>
  401820:	mov	x0, x19
  401824:	bl	401520 <textdomain@plt>
  401828:	adrp	x0, 401000 <mbrtowc@plt-0x330>
  40182c:	add	x0, x0, #0xfec
  401830:	bl	404220 <ferror@plt+0x2ba0>
  401834:	adrp	x24, 404000 <ferror@plt+0x2980>
  401838:	adrp	x25, 404000 <ferror@plt+0x2980>
  40183c:	adrp	x19, 404000 <ferror@plt+0x2980>
  401840:	mov	w27, wzr
  401844:	mov	w28, wzr
  401848:	str	xzr, [sp, #16]
  40184c:	add	x24, x24, #0x343
  401850:	add	x25, x25, #0x268
  401854:	add	x19, x19, #0x258
  401858:	adrp	x26, 415000 <ferror@plt+0x13980>
  40185c:	mov	w20, #0x1                   	// #1
  401860:	mov	w0, w22
  401864:	mov	x1, x23
  401868:	mov	x2, x24
  40186c:	mov	x3, x25
  401870:	mov	x4, xzr
  401874:	bl	401530 <getopt_long@plt>
  401878:	cmp	w0, #0x55
  40187c:	b.le	4018a8 <ferror@plt+0x228>
  401880:	sub	w8, w0, #0x63
  401884:	cmp	w8, #0x5
  401888:	b.hi	4018b8 <ferror@plt+0x238>  // b.pmore
  40188c:	adr	x9, 40189c <ferror@plt+0x21c>
  401890:	ldrb	w10, [x19, x8]
  401894:	add	x9, x9, x10, lsl #2
  401898:	br	x9
  40189c:	ldr	x8, [x26, #472]
  4018a0:	str	x8, [sp, #16]
  4018a4:	b	401860 <ferror@plt+0x1e0>
  4018a8:	cbz	w0, 401860 <ferror@plt+0x1e0>
  4018ac:	cmp	w0, #0x45
  4018b0:	b.eq	401860 <ferror@plt+0x1e0>  // b.none
  4018b4:	b	4018e4 <ferror@plt+0x264>
  4018b8:	cmp	w0, #0x56
  4018bc:	b.ne	401988 <ferror@plt+0x308>  // b.any
  4018c0:	mov	w28, #0x1                   	// #1
  4018c4:	b	401860 <ferror@plt+0x1e0>
  4018c8:	mov	w27, #0x1                   	// #1
  4018cc:	b	401860 <ferror@plt+0x1e0>
  4018d0:	ldr	x21, [x26, #472]
  4018d4:	b	401860 <ferror@plt+0x1e0>
  4018d8:	adrp	x8, 415000 <ferror@plt+0x13980>
  4018dc:	strb	w20, [x8, #508]
  4018e0:	b	401860 <ferror@plt+0x1e0>
  4018e4:	cmn	w0, #0x1
  4018e8:	b.ne	401988 <ferror@plt+0x308>  // b.any
  4018ec:	tbz	w28, #0, 40197c <ferror@plt+0x2fc>
  4018f0:	adrp	x8, 415000 <ferror@plt+0x13980>
  4018f4:	ldr	x0, [x8, #512]
  4018f8:	bl	401550 <basename@plt>
  4018fc:	mov	x1, x0
  401900:	adrp	x0, 404000 <ferror@plt+0x2980>
  401904:	adrp	x2, 404000 <ferror@plt+0x2980>
  401908:	adrp	x3, 404000 <ferror@plt+0x2980>
  40190c:	add	x0, x0, #0x34d
  401910:	add	x2, x2, #0x321
  401914:	add	x3, x3, #0x35d
  401918:	bl	401610 <printf@plt>
  40191c:	adrp	x1, 404000 <ferror@plt+0x2980>
  401920:	add	x1, x1, #0x364
  401924:	mov	w2, #0x5                   	// #5
  401928:	mov	x0, xzr
  40192c:	bl	401600 <dcgettext@plt>
  401930:	adrp	x1, 404000 <ferror@plt+0x2980>
  401934:	adrp	x2, 404000 <ferror@plt+0x2980>
  401938:	add	x1, x1, #0x43e
  40193c:	add	x2, x2, #0x453
  401940:	bl	401610 <printf@plt>
  401944:	adrp	x1, 404000 <ferror@plt+0x2980>
  401948:	add	x1, x1, #0x475
  40194c:	mov	w2, #0x5                   	// #5
  401950:	mov	x0, xzr
  401954:	bl	401600 <dcgettext@plt>
  401958:	mov	x19, x0
  40195c:	adrp	x0, 404000 <ferror@plt+0x2980>
  401960:	add	x0, x0, #0x485
  401964:	bl	402250 <ferror@plt+0xbd0>
  401968:	mov	x1, x0
  40196c:	mov	x0, x19
  401970:	bl	401610 <printf@plt>
  401974:	mov	w0, wzr
  401978:	bl	401390 <exit@plt>
  40197c:	tbz	w27, #0, 401990 <ferror@plt+0x310>
  401980:	mov	w0, wzr
  401984:	bl	401b14 <ferror@plt+0x494>
  401988:	mov	w0, #0x1                   	// #1
  40198c:	bl	401b14 <ferror@plt+0x494>
  401990:	adrp	x19, 415000 <ferror@plt+0x13980>
  401994:	ldr	w8, [x19, #480]
  401998:	sub	w9, w22, w8
  40199c:	cmp	w9, #0x3
  4019a0:	b.cs	4019d0 <ferror@plt+0x350>  // b.hs, b.nlast
  4019a4:	adrp	x1, 404000 <ferror@plt+0x2980>
  4019a8:	add	x1, x1, #0x4a7
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	mov	x0, xzr
  4019b4:	bl	401600 <dcgettext@plt>
  4019b8:	mov	x2, x0
  4019bc:	mov	w0, #0x1                   	// #1
  4019c0:	mov	w1, wzr
  4019c4:	bl	4013a0 <error@plt>
  4019c8:	ldr	w8, [x19, #480]
  4019cc:	b	401a14 <ferror@plt+0x394>
  4019d0:	b.eq	401a14 <ferror@plt+0x394>  // b.none
  4019d4:	cmp	w9, #0x4
  4019d8:	b.eq	401a04 <ferror@plt+0x384>  // b.none
  4019dc:	adrp	x1, 404000 <ferror@plt+0x2980>
  4019e0:	add	x1, x1, #0x494
  4019e4:	mov	w2, #0x5                   	// #5
  4019e8:	mov	x0, xzr
  4019ec:	bl	401600 <dcgettext@plt>
  4019f0:	mov	x2, x0
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	mov	w1, wzr
  4019fc:	bl	4013a0 <error@plt>
  401a00:	ldr	w8, [x19, #480]
  401a04:	add	w9, w8, #0x1
  401a08:	str	w9, [x19, #480]
  401a0c:	ldr	x21, [x23, w8, sxtw #3]
  401a10:	mov	w8, w9
  401a14:	add	x9, x23, w8, sxtw #3
  401a18:	ldp	x24, x23, [x9]
  401a1c:	add	w8, w8, #0x3
  401a20:	cmp	w8, w22
  401a24:	str	w8, [x19, #480]
  401a28:	b.ne	401ac0 <ferror@plt+0x440>  // b.any
  401a2c:	ldr	x25, [x9, #16]
  401a30:	bl	401630 <__errno_location@plt>
  401a34:	mov	x22, x0
  401a38:	str	wzr, [x0]
  401a3c:	sub	x1, x29, #0x8
  401a40:	mov	w2, #0xa                   	// #10
  401a44:	mov	x0, x25
  401a48:	bl	401360 <strtoul@plt>
  401a4c:	ldr	w8, [x22]
  401a50:	cbnz	w8, 401a6c <ferror@plt+0x3ec>
  401a54:	ldrb	w8, [x25]
  401a58:	cbz	w8, 401a6c <ferror@plt+0x3ec>
  401a5c:	ldur	x8, [x29, #-8]
  401a60:	mov	x22, x0
  401a64:	ldrb	w8, [x8]
  401a68:	cbz	w8, 401a70 <ferror@plt+0x3f0>
  401a6c:	mov	w22, #0x63                  	// #99
  401a70:	adrp	x8, 415000 <ferror@plt+0x13980>
  401a74:	ldrb	w8, [x8, #508]
  401a78:	cmp	w8, #0x1
  401a7c:	b.ne	401a98 <ferror@plt+0x418>  // b.any
  401a80:	mov	x0, x24
  401a84:	bl	401d20 <ferror@plt+0x6a0>
  401a88:	mov	x24, x0
  401a8c:	mov	x0, x23
  401a90:	bl	401d20 <ferror@plt+0x6a0>
  401a94:	mov	x23, x0
  401a98:	ldp	x1, x19, [sp, #8]
  401a9c:	cbz	x21, 401aa8 <ferror@plt+0x428>
  401aa0:	ldrb	w8, [x21]
  401aa4:	cbnz	w8, 401ac4 <ferror@plt+0x444>
  401aa8:	cmp	x22, #0x1
  401aac:	csel	x0, x24, x23, eq  // eq = none
  401ab0:	adrp	x8, 415000 <ferror@plt+0x13980>
  401ab4:	ldr	x1, [x8, #488]
  401ab8:	bl	401380 <fputs@plt>
  401abc:	b	401974 <ferror@plt+0x2f4>
  401ac0:	bl	401500 <abort@plt>
  401ac4:	cbz	x1, 401ad8 <ferror@plt+0x458>
  401ac8:	ldrb	w8, [x1]
  401acc:	cbz	w8, 401ad8 <ferror@plt+0x458>
  401ad0:	mov	x0, x21
  401ad4:	bl	401470 <bindtextdomain@plt>
  401ad8:	cbnz	x19, 401af8 <ferror@plt+0x478>
  401adc:	mov	w4, #0x5                   	// #5
  401ae0:	mov	x0, x21
  401ae4:	mov	x1, x24
  401ae8:	mov	x2, x23
  401aec:	mov	x3, x22
  401af0:	bl	4015b0 <dcngettext@plt>
  401af4:	b	401ab0 <ferror@plt+0x430>
  401af8:	mov	x0, x21
  401afc:	mov	x1, x19
  401b00:	mov	x2, x24
  401b04:	mov	x3, x23
  401b08:	mov	x4, x22
  401b0c:	bl	401f14 <ferror@plt+0x894>
  401b10:	b	401ab0 <ferror@plt+0x430>
  401b14:	stp	x29, x30, [sp, #-32]!
  401b18:	stp	x20, x19, [sp, #16]
  401b1c:	mov	w19, w0
  401b20:	mov	x29, sp
  401b24:	cbnz	w0, 401ce8 <ferror@plt+0x668>
  401b28:	adrp	x1, 404000 <ferror@plt+0x2980>
  401b2c:	add	x1, x1, #0x4fc
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, xzr
  401b38:	bl	401600 <dcgettext@plt>
  401b3c:	adrp	x8, 415000 <ferror@plt+0x13980>
  401b40:	ldr	x1, [x8, #512]
  401b44:	bl	401610 <printf@plt>
  401b48:	mov	w0, #0xa                   	// #10
  401b4c:	bl	401650 <putchar@plt>
  401b50:	adrp	x1, 404000 <ferror@plt+0x2980>
  401b54:	add	x1, x1, #0x536
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401600 <dcgettext@plt>
  401b64:	bl	401610 <printf@plt>
  401b68:	mov	w0, #0xa                   	// #10
  401b6c:	bl	401650 <putchar@plt>
  401b70:	adrp	x1, 404000 <ferror@plt+0x2980>
  401b74:	add	x1, x1, #0x59c
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401600 <dcgettext@plt>
  401b84:	bl	401610 <printf@plt>
  401b88:	adrp	x1, 404000 <ferror@plt+0x2980>
  401b8c:	add	x1, x1, #0x5e5
  401b90:	mov	w2, #0x5                   	// #5
  401b94:	mov	x0, xzr
  401b98:	bl	401600 <dcgettext@plt>
  401b9c:	bl	401610 <printf@plt>
  401ba0:	adrp	x1, 404000 <ferror@plt+0x2980>
  401ba4:	add	x1, x1, #0x61c
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	mov	x0, xzr
  401bb0:	bl	401600 <dcgettext@plt>
  401bb4:	bl	401610 <printf@plt>
  401bb8:	adrp	x1, 404000 <ferror@plt+0x2980>
  401bbc:	add	x1, x1, #0x663
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, xzr
  401bc8:	bl	401600 <dcgettext@plt>
  401bcc:	bl	401610 <printf@plt>
  401bd0:	adrp	x1, 404000 <ferror@plt+0x2980>
  401bd4:	add	x1, x1, #0x69c
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	401600 <dcgettext@plt>
  401be4:	bl	401610 <printf@plt>
  401be8:	adrp	x1, 404000 <ferror@plt+0x2980>
  401bec:	add	x1, x1, #0x6e5
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401600 <dcgettext@plt>
  401bfc:	bl	401610 <printf@plt>
  401c00:	adrp	x1, 404000 <ferror@plt+0x2980>
  401c04:	add	x1, x1, #0x735
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, xzr
  401c10:	bl	401600 <dcgettext@plt>
  401c14:	bl	401610 <printf@plt>
  401c18:	mov	w0, #0xa                   	// #10
  401c1c:	bl	401650 <putchar@plt>
  401c20:	adrp	x1, 404000 <ferror@plt+0x2980>
  401c24:	add	x1, x1, #0x782
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, xzr
  401c30:	bl	401600 <dcgettext@plt>
  401c34:	bl	401610 <printf@plt>
  401c38:	adrp	x1, 404000 <ferror@plt+0x2980>
  401c3c:	add	x1, x1, #0x797
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	mov	x0, xzr
  401c48:	bl	401600 <dcgettext@plt>
  401c4c:	bl	401610 <printf@plt>
  401c50:	adrp	x1, 404000 <ferror@plt+0x2980>
  401c54:	add	x1, x1, #0x7cf
  401c58:	mov	w2, #0x5                   	// #5
  401c5c:	mov	x0, xzr
  401c60:	bl	401600 <dcgettext@plt>
  401c64:	bl	401610 <printf@plt>
  401c68:	mov	w0, #0xa                   	// #10
  401c6c:	bl	401650 <putchar@plt>
  401c70:	adrp	x1, 404000 <ferror@plt+0x2980>
  401c74:	add	x1, x1, #0x811
  401c78:	mov	w2, #0x5                   	// #5
  401c7c:	mov	x0, xzr
  401c80:	bl	401600 <dcgettext@plt>
  401c84:	mov	x20, x0
  401c88:	adrp	x0, 404000 <ferror@plt+0x2980>
  401c8c:	add	x0, x0, #0x92b
  401c90:	bl	401640 <getenv@plt>
  401c94:	adrp	x8, 404000 <ferror@plt+0x2980>
  401c98:	adrp	x9, 404000 <ferror@plt+0x2980>
  401c9c:	add	x8, x8, #0x937
  401ca0:	add	x9, x9, #0x331
  401ca4:	cmp	x0, #0x0
  401ca8:	csel	x1, x9, x8, eq  // eq = none
  401cac:	mov	x0, x20
  401cb0:	bl	401610 <printf@plt>
  401cb4:	mov	w0, #0xa                   	// #10
  401cb8:	bl	401650 <putchar@plt>
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2980>
  401cc0:	add	x1, x1, #0x943
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	mov	x0, xzr
  401ccc:	bl	401600 <dcgettext@plt>
  401cd0:	adrp	x1, 404000 <ferror@plt+0x2980>
  401cd4:	adrp	x2, 404000 <ferror@plt+0x2980>
  401cd8:	add	x1, x1, #0x980
  401cdc:	add	x2, x2, #0x9aa
  401ce0:	bl	401610 <printf@plt>
  401ce4:	b	401d18 <ferror@plt+0x698>
  401ce8:	adrp	x8, 415000 <ferror@plt+0x13980>
  401cec:	ldr	x20, [x8, #464]
  401cf0:	adrp	x1, 404000 <ferror@plt+0x2980>
  401cf4:	add	x1, x1, #0x4d5
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	mov	x0, xzr
  401d00:	bl	401600 <dcgettext@plt>
  401d04:	adrp	x8, 415000 <ferror@plt+0x13980>
  401d08:	ldr	x2, [x8, #512]
  401d0c:	mov	x1, x0
  401d10:	mov	x0, x20
  401d14:	bl	401660 <fprintf@plt>
  401d18:	mov	w0, w19
  401d1c:	bl	401390 <exit@plt>
  401d20:	stp	x29, x30, [sp, #-48]!
  401d24:	stp	x20, x19, [sp, #32]
  401d28:	adrp	x19, 404000 <ferror@plt+0x2980>
  401d2c:	stp	x22, x21, [sp, #16]
  401d30:	mov	x20, x0
  401d34:	add	x19, x19, #0x9be
  401d38:	mov	x22, x0
  401d3c:	mov	x29, sp
  401d40:	ldrb	w8, [x22]
  401d44:	mov	x21, x22
  401d48:	cmp	w8, #0x5c
  401d4c:	b.eq	401d5c <ferror@plt+0x6dc>  // b.none
  401d50:	cbz	w8, 401ef4 <ferror@plt+0x874>
  401d54:	add	x22, x21, #0x1
  401d58:	b	401d40 <ferror@plt+0x6c0>
  401d5c:	mov	x22, x21
  401d60:	ldrb	w1, [x22, #1]!
  401d64:	cbz	w1, 401ef4 <ferror@plt+0x874>
  401d68:	mov	w2, #0x12                  	// #18
  401d6c:	mov	x0, x19
  401d70:	bl	4015e0 <memchr@plt>
  401d74:	cbz	x0, 401d40 <ferror@plt+0x6c0>
  401d78:	mov	x0, x20
  401d7c:	bl	401370 <strlen@plt>
  401d80:	bl	4029b0 <ferror@plt+0x1330>
  401d84:	sub	x2, x21, x20
  401d88:	mov	x1, x20
  401d8c:	mov	x19, x0
  401d90:	add	x22, x0, x2
  401d94:	bl	401340 <memcpy@plt>
  401d98:	adrp	x12, 404000 <ferror@plt+0x2980>
  401d9c:	mov	w8, #0x5c                  	// #92
  401da0:	mov	w9, #0x7                   	// #7
  401da4:	mov	w10, #0x8                   	// #8
  401da8:	mov	w11, #0xc                   	// #12
  401dac:	add	x12, x12, #0x25e
  401db0:	mov	w13, #0xa                   	// #10
  401db4:	mov	w14, #0xd                   	// #13
  401db8:	mov	w15, #0x9                   	// #9
  401dbc:	mov	w16, #0xb                   	// #11
  401dc0:	mov	x17, x21
  401dc4:	ldrb	w0, [x17, #1]!
  401dc8:	cmp	w0, #0x60
  401dcc:	b.gt	401e1c <ferror@plt+0x79c>
  401dd0:	sub	w18, w0, #0x30
  401dd4:	cmp	w18, #0x8
  401dd8:	b.cs	401e7c <ferror@plt+0x7fc>  // b.hs, b.nlast
  401ddc:	mov	x17, x21
  401de0:	ldrb	w1, [x17, #2]!
  401de4:	and	w0, w1, #0xf8
  401de8:	cmp	w0, #0x30
  401dec:	b.ne	401e4c <ferror@plt+0x7cc>  // b.any
  401df0:	mov	x17, x21
  401df4:	ldrb	w0, [x17, #3]!
  401df8:	add	w18, w1, w18, lsl #3
  401dfc:	sub	w18, w18, #0x30
  401e00:	and	w1, w0, #0xf8
  401e04:	cmp	w1, #0x30
  401e08:	b.ne	401e4c <ferror@plt+0x7cc>  // b.any
  401e0c:	add	w17, w0, w18, lsl #3
  401e10:	add	x21, x21, #0x4
  401e14:	sub	w18, w17, #0x30
  401e18:	b	401e50 <ferror@plt+0x7d0>
  401e1c:	cmp	w0, #0x6d
  401e20:	b.le	401e58 <ferror@plt+0x7d8>
  401e24:	sub	w18, w0, #0x6e
  401e28:	cmp	w18, #0x8
  401e2c:	b.hi	401ecc <ferror@plt+0x84c>  // b.pmore
  401e30:	adr	x0, 401e40 <ferror@plt+0x7c0>
  401e34:	ldrb	w1, [x12, x18]
  401e38:	add	x0, x0, x1, lsl #2
  401e3c:	br	x0
  401e40:	strb	w13, [x22], #1
  401e44:	add	x21, x21, #0x2
  401e48:	b	401ee0 <ferror@plt+0x860>
  401e4c:	mov	x21, x17
  401e50:	strb	w18, [x22]
  401e54:	b	401ee0 <ferror@plt+0x860>
  401e58:	cmp	w0, #0x61
  401e5c:	b.eq	401eb4 <ferror@plt+0x834>  // b.none
  401e60:	cmp	w0, #0x62
  401e64:	b.eq	401ec0 <ferror@plt+0x840>  // b.none
  401e68:	cmp	w0, #0x66
  401e6c:	b.ne	401ecc <ferror@plt+0x84c>  // b.any
  401e70:	strb	w11, [x22], #1
  401e74:	add	x21, x21, #0x2
  401e78:	b	401ee0 <ferror@plt+0x860>
  401e7c:	cmp	w0, #0x5c
  401e80:	b.ne	401ecc <ferror@plt+0x84c>  // b.any
  401e84:	strb	w8, [x22]
  401e88:	add	x21, x21, #0x2
  401e8c:	b	401ee0 <ferror@plt+0x860>
  401e90:	strb	w14, [x22], #1
  401e94:	add	x21, x21, #0x2
  401e98:	b	401ee0 <ferror@plt+0x860>
  401e9c:	strb	w15, [x22], #1
  401ea0:	add	x21, x21, #0x2
  401ea4:	b	401ee0 <ferror@plt+0x860>
  401ea8:	strb	w16, [x22], #1
  401eac:	add	x21, x21, #0x2
  401eb0:	b	401ee0 <ferror@plt+0x860>
  401eb4:	strb	w9, [x22], #1
  401eb8:	add	x21, x21, #0x2
  401ebc:	b	401ee0 <ferror@plt+0x860>
  401ec0:	strb	w10, [x22], #1
  401ec4:	add	x21, x21, #0x2
  401ec8:	b	401ee0 <ferror@plt+0x860>
  401ecc:	mov	x21, x17
  401ed0:	strb	w8, [x22]
  401ed4:	b	401ee0 <ferror@plt+0x860>
  401ed8:	add	x21, x21, #0x1
  401edc:	strb	w17, [x22], #1
  401ee0:	ldrb	w17, [x21]
  401ee4:	cbz	w17, 401efc <ferror@plt+0x87c>
  401ee8:	cmp	w17, #0x5c
  401eec:	b.ne	401ed8 <ferror@plt+0x858>  // b.any
  401ef0:	b	401dc0 <ferror@plt+0x740>
  401ef4:	mov	x19, x20
  401ef8:	b	401f00 <ferror@plt+0x880>
  401efc:	strb	wzr, [x22]
  401f00:	mov	x0, x19
  401f04:	ldp	x20, x19, [sp, #32]
  401f08:	ldp	x22, x21, [sp, #16]
  401f0c:	ldp	x29, x30, [sp], #48
  401f10:	ret
  401f14:	stp	x29, x30, [sp, #-96]!
  401f18:	stp	x24, x23, [sp, #48]
  401f1c:	mov	x23, x0
  401f20:	mov	x0, x1
  401f24:	str	x27, [sp, #16]
  401f28:	stp	x26, x25, [sp, #32]
  401f2c:	stp	x22, x21, [sp, #64]
  401f30:	stp	x20, x19, [sp, #80]
  401f34:	mov	x29, sp
  401f38:	mov	x19, x4
  401f3c:	mov	x20, x3
  401f40:	mov	x21, x2
  401f44:	mov	x22, x1
  401f48:	bl	401370 <strlen@plt>
  401f4c:	mov	x24, x0
  401f50:	add	x27, x0, #0x1
  401f54:	mov	x0, x21
  401f58:	bl	401370 <strlen@plt>
  401f5c:	add	x25, x0, #0x1
  401f60:	add	x8, x25, x27
  401f64:	add	x8, x8, #0xf
  401f68:	and	x8, x8, #0xfffffffffffffff0
  401f6c:	mov	x9, sp
  401f70:	sub	x26, x9, x8
  401f74:	mov	sp, x26
  401f78:	mov	x0, x26
  401f7c:	mov	x1, x22
  401f80:	mov	x2, x24
  401f84:	bl	401340 <memcpy@plt>
  401f88:	mov	w8, #0x4                   	// #4
  401f8c:	add	x0, x26, x27
  401f90:	mov	x1, x21
  401f94:	mov	x2, x25
  401f98:	strb	w8, [x26, x24]
  401f9c:	bl	401340 <memcpy@plt>
  401fa0:	mov	w4, #0x5                   	// #5
  401fa4:	mov	x0, x23
  401fa8:	mov	x1, x26
  401fac:	mov	x2, x20
  401fb0:	mov	x3, x19
  401fb4:	bl	4015b0 <dcngettext@plt>
  401fb8:	cmp	x19, #0x1
  401fbc:	csel	x8, x21, x20, eq  // eq = none
  401fc0:	cmp	x0, x20
  401fc4:	ccmp	x0, x26, #0x4, ne  // ne = any
  401fc8:	csel	x0, x8, x0, eq  // eq = none
  401fcc:	mov	sp, x29
  401fd0:	ldp	x20, x19, [sp, #80]
  401fd4:	ldp	x22, x21, [sp, #64]
  401fd8:	ldp	x24, x23, [sp, #48]
  401fdc:	ldp	x26, x25, [sp, #32]
  401fe0:	ldr	x27, [sp, #16]
  401fe4:	ldp	x29, x30, [sp], #96
  401fe8:	ret
  401fec:	stp	x29, x30, [sp, #-48]!
  401ff0:	adrp	x8, 415000 <ferror@plt+0x13980>
  401ff4:	ldr	x0, [x8, #488]
  401ff8:	str	x21, [sp, #16]
  401ffc:	stp	x20, x19, [sp, #32]
  402000:	mov	x29, sp
  402004:	bl	4021a4 <ferror@plt+0xb24>
  402008:	mov	w20, w0
  40200c:	bl	401630 <__errno_location@plt>
  402010:	mov	x19, x0
  402014:	cbz	w20, 402048 <ferror@plt+0x9c8>
  402018:	ldr	w20, [x19]
  40201c:	adrp	x1, 404000 <ferror@plt+0x2980>
  402020:	add	x1, x1, #0x9d3
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	bl	401600 <dcgettext@plt>
  402030:	adrp	x2, 404000 <ferror@plt+0x2980>
  402034:	mov	x3, x0
  402038:	add	x2, x2, #0x9d0
  40203c:	mov	w0, #0x1                   	// #1
  402040:	mov	w1, w20
  402044:	bl	4013a0 <error@plt>
  402048:	str	wzr, [x19]
  40204c:	adrp	x21, 415000 <ferror@plt+0x13980>
  402050:	ldr	x20, [x21, #464]
  402054:	mov	x0, x20
  402058:	bl	401680 <ferror@plt>
  40205c:	cbnz	w0, 402098 <ferror@plt+0xa18>
  402060:	mov	x0, x20
  402064:	bl	4015c0 <fflush@plt>
  402068:	ldr	x20, [x21, #464]
  40206c:	cbnz	w0, 402098 <ferror@plt+0xa18>
  402070:	mov	x0, x20
  402074:	bl	401410 <fclose@plt>
  402078:	cbz	w0, 402088 <ferror@plt+0xa08>
  40207c:	ldr	w8, [x19]
  402080:	cmp	w8, #0x9
  402084:	b.ne	4020a0 <ferror@plt+0xa20>  // b.any
  402088:	ldp	x20, x19, [sp, #32]
  40208c:	ldr	x21, [sp, #16]
  402090:	ldp	x29, x30, [sp], #48
  402094:	ret
  402098:	mov	x0, x20
  40209c:	bl	401410 <fclose@plt>
  4020a0:	mov	w0, #0x1                   	// #1
  4020a4:	bl	401390 <exit@plt>
  4020a8:	mov	w1, wzr
  4020ac:	b	4020b0 <ferror@plt+0xa30>
  4020b0:	stp	x29, x30, [sp, #-48]!
  4020b4:	adrp	x8, 415000 <ferror@plt+0x13980>
  4020b8:	ldr	x8, [x8, #488]
  4020bc:	str	x21, [sp, #16]
  4020c0:	stp	x20, x19, [sp, #32]
  4020c4:	mov	x20, x0
  4020c8:	cmp	x8, x0
  4020cc:	mov	w21, w1
  4020d0:	mov	x29, sp
  4020d4:	b.ne	4020f4 <ferror@plt+0xa74>  // b.any
  4020d8:	adrp	x8, 415000 <ferror@plt+0x13980>
  4020dc:	ldrb	w9, [x8, #509]
  4020e0:	tbz	w9, #0, 4020ec <ferror@plt+0xa6c>
  4020e4:	mov	w0, wzr
  4020e8:	b	402164 <ferror@plt+0xae4>
  4020ec:	mov	w9, #0x1                   	// #1
  4020f0:	strb	w9, [x8, #509]
  4020f4:	bl	401630 <__errno_location@plt>
  4020f8:	mov	x19, x0
  4020fc:	str	wzr, [x0]
  402100:	mov	x0, x20
  402104:	bl	401680 <ferror@plt>
  402108:	cbz	w0, 40213c <ferror@plt+0xabc>
  40210c:	mov	x0, x20
  402110:	bl	4015c0 <fflush@plt>
  402114:	cbnz	w0, 40214c <ferror@plt+0xacc>
  402118:	mov	x1, x20
  40211c:	bl	4013f0 <fputc@plt>
  402120:	cmn	w0, #0x1
  402124:	b.eq	40214c <ferror@plt+0xacc>  // b.none
  402128:	mov	x0, x20
  40212c:	bl	4015c0 <fflush@plt>
  402130:	cbnz	w0, 40214c <ferror@plt+0xacc>
  402134:	str	wzr, [x19]
  402138:	b	40214c <ferror@plt+0xacc>
  40213c:	tbz	w21, #0, 402174 <ferror@plt+0xaf4>
  402140:	mov	x0, x20
  402144:	bl	4015c0 <fflush@plt>
  402148:	cbz	w0, 402188 <ferror@plt+0xb08>
  40214c:	ldr	w21, [x19]
  402150:	mov	x0, x20
  402154:	bl	401410 <fclose@plt>
  402158:	str	w21, [x19]
  40215c:	cmp	w21, #0x20
  402160:	csetm	w0, ne  // ne = any
  402164:	ldp	x20, x19, [sp, #32]
  402168:	ldr	x21, [sp, #16]
  40216c:	ldp	x29, x30, [sp], #48
  402170:	ret
  402174:	mov	x0, x20
  402178:	bl	401410 <fclose@plt>
  40217c:	cbz	w0, 402164 <ferror@plt+0xae4>
  402180:	ldr	w21, [x19]
  402184:	b	40215c <ferror@plt+0xadc>
  402188:	mov	x0, x20
  40218c:	bl	401410 <fclose@plt>
  402190:	cbz	w0, 402164 <ferror@plt+0xae4>
  402194:	ldr	w21, [x19]
  402198:	cmp	w21, #0x9
  40219c:	b.eq	4020e4 <ferror@plt+0xa64>  // b.none
  4021a0:	b	40215c <ferror@plt+0xadc>
  4021a4:	mov	w1, #0x1                   	// #1
  4021a8:	b	4020b0 <ferror@plt+0xa30>
  4021ac:	stp	x29, x30, [sp, #-32]!
  4021b0:	stp	x20, x19, [sp, #16]
  4021b4:	mov	x29, sp
  4021b8:	cbz	x0, 402238 <ferror@plt+0xbb8>
  4021bc:	mov	w1, #0x2f                  	// #47
  4021c0:	mov	x19, x0
  4021c4:	bl	4014e0 <strrchr@plt>
  4021c8:	cmp	x0, #0x0
  4021cc:	csinc	x20, x19, x0, eq  // eq = none
  4021d0:	sub	x8, x20, x19
  4021d4:	cmp	x8, #0x7
  4021d8:	b.lt	40221c <ferror@plt+0xb9c>  // b.tstop
  4021dc:	adrp	x1, 404000 <ferror@plt+0x2980>
  4021e0:	sub	x0, x20, #0x7
  4021e4:	add	x1, x1, #0xa17
  4021e8:	mov	w2, #0x7                   	// #7
  4021ec:	bl	401460 <strncmp@plt>
  4021f0:	cbnz	w0, 40221c <ferror@plt+0xb9c>
  4021f4:	adrp	x1, 404000 <ferror@plt+0x2980>
  4021f8:	add	x1, x1, #0xa1f
  4021fc:	mov	w2, #0x3                   	// #3
  402200:	mov	x0, x20
  402204:	bl	401460 <strncmp@plt>
  402208:	mov	x19, x20
  40220c:	cbnz	w0, 40221c <ferror@plt+0xb9c>
  402210:	add	x19, x20, #0x3
  402214:	adrp	x8, 415000 <ferror@plt+0x13980>
  402218:	str	x19, [x8, #496]
  40221c:	adrp	x8, 415000 <ferror@plt+0x13980>
  402220:	adrp	x9, 415000 <ferror@plt+0x13980>
  402224:	str	x19, [x8, #512]
  402228:	str	x19, [x9, #456]
  40222c:	ldp	x20, x19, [sp, #16]
  402230:	ldp	x29, x30, [sp], #32
  402234:	ret
  402238:	adrp	x8, 415000 <ferror@plt+0x13980>
  40223c:	ldr	x1, [x8, #464]
  402240:	adrp	x0, 404000 <ferror@plt+0x2980>
  402244:	add	x0, x0, #0x9df
  402248:	bl	401380 <fputs@plt>
  40224c:	bl	401500 <abort@plt>
  402250:	stp	x29, x30, [sp, #-48]!
  402254:	stp	x20, x19, [sp, #32]
  402258:	mov	x19, x0
  40225c:	mov	w2, #0x5                   	// #5
  402260:	mov	x0, xzr
  402264:	mov	x1, x19
  402268:	str	x21, [sp, #16]
  40226c:	mov	x29, sp
  402270:	bl	401600 <dcgettext@plt>
  402274:	cmp	x0, x19
  402278:	b.eq	4022d0 <ferror@plt+0xc50>  // b.none
  40227c:	mov	x1, x19
  402280:	mov	x20, x0
  402284:	bl	4022e4 <ferror@plt+0xc64>
  402288:	tbz	w0, #0, 402294 <ferror@plt+0xc14>
  40228c:	mov	x19, x20
  402290:	b	4022d0 <ferror@plt+0xc50>
  402294:	mov	x0, x20
  402298:	bl	401370 <strlen@plt>
  40229c:	mov	x21, x0
  4022a0:	mov	x0, x19
  4022a4:	bl	401370 <strlen@plt>
  4022a8:	add	x8, x21, x0
  4022ac:	add	x0, x8, #0x4
  4022b0:	bl	4029b0 <ferror@plt+0x1330>
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2980>
  4022b8:	add	x1, x1, #0xa23
  4022bc:	mov	x2, x20
  4022c0:	mov	x3, x19
  4022c4:	mov	x21, x0
  4022c8:	bl	4013d0 <sprintf@plt>
  4022cc:	mov	x19, x21
  4022d0:	mov	x0, x19
  4022d4:	ldp	x20, x19, [sp, #32]
  4022d8:	ldr	x21, [sp, #16]
  4022dc:	ldp	x29, x30, [sp], #48
  4022e0:	ret
  4022e4:	sub	sp, sp, #0xb0
  4022e8:	mov	x8, x1
  4022ec:	stp	x22, x21, [sp, #144]
  4022f0:	mov	x21, x0
  4022f4:	mov	w1, #0x2                   	// #2
  4022f8:	mov	x0, x8
  4022fc:	stp	x29, x30, [sp, #128]
  402300:	stp	x20, x19, [sp, #160]
  402304:	add	x29, sp, #0x80
  402308:	bl	402728 <ferror@plt+0x10a8>
  40230c:	ldrb	w8, [x21]
  402310:	mov	x19, x0
  402314:	cbz	w8, 4024dc <ferror@plt+0xe5c>
  402318:	mov	x0, x21
  40231c:	mov	x1, x19
  402320:	bl	402e78 <ferror@plt+0x17f8>
  402324:	mov	x20, x0
  402328:	cbz	x0, 4024e0 <ferror@plt+0xe60>
  40232c:	bl	401590 <__ctype_get_mb_cur_max@plt>
  402330:	cmp	x0, #0x2
  402334:	b.cc	402394 <ferror@plt+0xd14>  // b.lo, b.ul, b.last
  402338:	cmp	x21, x20
  40233c:	str	x21, [sp, #80]
  402340:	strb	wzr, [sp, #64]
  402344:	stur	xzr, [sp, #68]
  402348:	strb	wzr, [sp, #76]
  40234c:	b.cs	4023b8 <ferror@plt+0xd38>  // b.hs, b.nlast
  402350:	add	x0, sp, #0x40
  402354:	bl	403744 <ferror@plt+0x20c4>
  402358:	ldrb	w8, [sp, #96]
  40235c:	ldr	w0, [sp, #100]
  402360:	cbz	w8, 402368 <ferror@plt+0xce8>
  402364:	cbz	w0, 402508 <ferror@plt+0xe88>
  402368:	ldp	x10, x9, [sp, #80]
  40236c:	strb	wzr, [sp, #76]
  402370:	add	x9, x10, x9
  402374:	cmp	x9, x20
  402378:	str	x9, [sp, #80]
  40237c:	b.cc	402350 <ferror@plt+0xcd0>  // b.lo, b.ul, b.last
  402380:	cbz	w8, 4023b8 <ferror@plt+0xd38>
  402384:	bl	4015f0 <iswalnum@plt>
  402388:	cmp	w0, #0x0
  40238c:	cset	w21, eq  // eq = none
  402390:	b	4023bc <ferror@plt+0xd3c>
  402394:	cmp	x21, x20
  402398:	b.cs	402490 <ferror@plt+0xe10>  // b.hs, b.nlast
  40239c:	bl	401570 <__ctype_b_loc@plt>
  4023a0:	ldr	x8, [x0]
  4023a4:	ldurb	w9, [x20, #-1]
  4023a8:	ldrh	w8, [x8, x9, lsl #1]
  4023ac:	tst	w8, #0x8
  4023b0:	cset	w21, eq  // eq = none
  4023b4:	b	402494 <ferror@plt+0xe14>
  4023b8:	mov	w21, #0x1                   	// #1
  4023bc:	str	x20, [sp, #80]
  4023c0:	strb	wzr, [sp, #64]
  4023c4:	stur	xzr, [sp, #68]
  4023c8:	strb	wzr, [sp, #76]
  4023cc:	str	x19, [sp, #16]
  4023d0:	strb	wzr, [sp]
  4023d4:	stur	xzr, [sp, #4]
  4023d8:	mov	x0, sp
  4023dc:	strb	wzr, [sp, #12]
  4023e0:	bl	403744 <ferror@plt+0x20c4>
  4023e4:	ldrb	w8, [sp, #32]
  4023e8:	cbz	w8, 4023f4 <ferror@plt+0xd74>
  4023ec:	ldr	w8, [sp, #36]
  4023f0:	cbz	w8, 40242c <ferror@plt+0xdac>
  4023f4:	add	x0, sp, #0x40
  4023f8:	bl	403744 <ferror@plt+0x20c4>
  4023fc:	ldrb	w8, [sp, #96]
  402400:	cbz	w8, 40240c <ferror@plt+0xd8c>
  402404:	ldr	w8, [sp, #100]
  402408:	cbz	w8, 402508 <ferror@plt+0xe88>
  40240c:	ldp	x9, x8, [sp, #80]
  402410:	ldp	x11, x10, [sp, #16]
  402414:	strb	wzr, [sp, #76]
  402418:	add	x8, x9, x8
  40241c:	add	x9, x11, x10
  402420:	str	x8, [sp, #80]
  402424:	str	x9, [sp, #16]
  402428:	b	4023d8 <ferror@plt+0xd58>
  40242c:	add	x0, sp, #0x40
  402430:	bl	403744 <ferror@plt+0x20c4>
  402434:	ldrb	w9, [sp, #96]
  402438:	mov	w8, #0x1                   	// #1
  40243c:	cbz	w9, 402454 <ferror@plt+0xdd4>
  402440:	ldr	w0, [sp, #100]
  402444:	cbz	w0, 402454 <ferror@plt+0xdd4>
  402448:	bl	4015f0 <iswalnum@plt>
  40244c:	cmp	w0, #0x0
  402450:	cset	w8, eq  // eq = none
  402454:	and	w8, w21, w8
  402458:	tbnz	w8, #0, 402500 <ferror@plt+0xe80>
  40245c:	add	x0, sp, #0x40
  402460:	str	x20, [sp, #80]
  402464:	strb	wzr, [sp, #64]
  402468:	stur	xzr, [sp, #68]
  40246c:	strb	wzr, [sp, #76]
  402470:	bl	403744 <ferror@plt+0x20c4>
  402474:	ldrb	w8, [sp, #96]
  402478:	cbz	w8, 402484 <ferror@plt+0xe04>
  40247c:	ldr	w8, [sp, #100]
  402480:	cbz	w8, 4024dc <ferror@plt+0xe5c>
  402484:	ldr	x8, [sp, #88]
  402488:	add	x21, x20, x8
  40248c:	b	4024d4 <ferror@plt+0xe54>
  402490:	mov	w21, #0x1                   	// #1
  402494:	mov	x0, x19
  402498:	bl	401370 <strlen@plt>
  40249c:	ldrb	w22, [x20, x0]
  4024a0:	cbz	x22, 4024bc <ferror@plt+0xe3c>
  4024a4:	bl	401570 <__ctype_b_loc@plt>
  4024a8:	ldr	x8, [x0]
  4024ac:	ldrh	w8, [x8, x22, lsl #1]
  4024b0:	tst	w8, #0x8
  4024b4:	cset	w8, eq  // eq = none
  4024b8:	b	4024c0 <ferror@plt+0xe40>
  4024bc:	mov	w8, #0x1                   	// #1
  4024c0:	and	w8, w21, w8
  4024c4:	tbnz	w8, #0, 402500 <ferror@plt+0xe80>
  4024c8:	ldrb	w8, [x20], #1
  4024cc:	cbz	w8, 4024dc <ferror@plt+0xe5c>
  4024d0:	mov	x21, x20
  4024d4:	ldrb	w8, [x21]
  4024d8:	cbnz	w8, 402318 <ferror@plt+0xc98>
  4024dc:	mov	w20, wzr
  4024e0:	mov	x0, x19
  4024e4:	bl	401580 <free@plt>
  4024e8:	mov	w0, w20
  4024ec:	ldp	x20, x19, [sp, #160]
  4024f0:	ldp	x22, x21, [sp, #144]
  4024f4:	ldp	x29, x30, [sp, #128]
  4024f8:	add	sp, sp, #0xb0
  4024fc:	ret
  402500:	mov	w20, #0x1                   	// #1
  402504:	b	4024e0 <ferror@plt+0xe60>
  402508:	bl	401500 <abort@plt>
  40250c:	stp	x29, x30, [sp, #-80]!
  402510:	stp	x22, x21, [sp, #48]
  402514:	mov	x22, x0
  402518:	stp	x20, x19, [sp, #64]
  40251c:	mov	x20, x1
  402520:	mov	w2, #0x5                   	// #5
  402524:	mov	x0, xzr
  402528:	mov	x1, x22
  40252c:	stp	x26, x25, [sp, #16]
  402530:	stp	x24, x23, [sp, #32]
  402534:	mov	x29, sp
  402538:	bl	401600 <dcgettext@plt>
  40253c:	mov	x19, x0
  402540:	bl	402c0c <ferror@plt+0x158c>
  402544:	adrp	x1, 404000 <ferror@plt+0x2980>
  402548:	add	x1, x1, #0xa2b
  40254c:	mov	x21, x0
  402550:	bl	402bb0 <ferror@plt+0x1530>
  402554:	cbz	w0, 4025fc <ferror@plt+0xf7c>
  402558:	adrp	x24, 404000 <ferror@plt+0x2980>
  40255c:	add	x24, x24, #0xa2b
  402560:	mov	x0, x20
  402564:	mov	x1, x24
  402568:	mov	x2, x21
  40256c:	bl	402b74 <ferror@plt+0x14f4>
  402570:	mov	x23, x0
  402574:	mov	x0, x21
  402578:	bl	401370 <strlen@plt>
  40257c:	mov	x25, x0
  402580:	add	x0, x0, #0xb
  402584:	bl	4029b0 <ferror@plt+0x1330>
  402588:	mov	x1, x21
  40258c:	mov	x2, x25
  402590:	mov	x26, x0
  402594:	bl	401340 <memcpy@plt>
  402598:	adrp	x8, 404000 <ferror@plt+0x2980>
  40259c:	add	x8, x8, #0xa31
  4025a0:	ldr	x8, [x8]
  4025a4:	mov	w10, #0x494c                	// #18764
  4025a8:	add	x9, x26, x25
  4025ac:	movk	w10, #0x54, lsl #16
  4025b0:	mov	x0, x20
  4025b4:	mov	x1, x24
  4025b8:	mov	x2, x26
  4025bc:	stur	w10, [x9, #7]
  4025c0:	str	x8, [x9]
  4025c4:	bl	402b74 <ferror@plt+0x14f4>
  4025c8:	mov	x20, x0
  4025cc:	mov	x0, x26
  4025d0:	bl	401580 <free@plt>
  4025d4:	cbz	x20, 4025f4 <ferror@plt+0xf74>
  4025d8:	mov	w1, #0x3f                  	// #63
  4025dc:	mov	x0, x20
  4025e0:	bl	4015a0 <strchr@plt>
  4025e4:	cbz	x0, 40260c <ferror@plt+0xf8c>
  4025e8:	mov	x0, x20
  4025ec:	bl	401580 <free@plt>
  4025f0:	mov	x20, xzr
  4025f4:	mov	x21, xzr
  4025f8:	b	402610 <ferror@plt+0xf90>
  4025fc:	mov	x21, xzr
  402600:	mov	x24, xzr
  402604:	mov	x23, x20
  402608:	b	402614 <ferror@plt+0xf94>
  40260c:	mov	x21, x20
  402610:	mov	x24, x23
  402614:	cmp	x20, #0x0
  402618:	csel	x8, x22, x20, eq  // eq = none
  40261c:	cmp	x23, #0x0
  402620:	mov	x0, x19
  402624:	mov	x1, x22
  402628:	csel	x25, x23, x8, ne  // ne = any
  40262c:	bl	401540 <strcmp@plt>
  402630:	cbz	w0, 402688 <ferror@plt+0x1008>
  402634:	mov	x0, x19
  402638:	mov	x1, x22
  40263c:	bl	4022e4 <ferror@plt+0xc64>
  402640:	tbnz	w0, #0, 40266c <ferror@plt+0xfec>
  402644:	cbz	x23, 402658 <ferror@plt+0xfd8>
  402648:	mov	x0, x19
  40264c:	mov	x1, x23
  402650:	bl	4022e4 <ferror@plt+0xc64>
  402654:	tbnz	w0, #0, 40266c <ferror@plt+0xfec>
  402658:	cbz	x20, 4026b8 <ferror@plt+0x1038>
  40265c:	mov	x0, x19
  402660:	mov	x1, x20
  402664:	bl	4022e4 <ferror@plt+0xc64>
  402668:	tbz	w0, #0, 4026b8 <ferror@plt+0x1038>
  40266c:	cbz	x24, 402678 <ferror@plt+0xff8>
  402670:	mov	x0, x24
  402674:	bl	401580 <free@plt>
  402678:	cbz	x21, 40270c <ferror@plt+0x108c>
  40267c:	mov	x0, x21
  402680:	bl	401580 <free@plt>
  402684:	b	40270c <ferror@plt+0x108c>
  402688:	cbz	x24, 40269c <ferror@plt+0x101c>
  40268c:	cmp	x24, x25
  402690:	b.eq	40269c <ferror@plt+0x101c>  // b.none
  402694:	mov	x0, x24
  402698:	bl	401580 <free@plt>
  40269c:	cbz	x21, 4026b0 <ferror@plt+0x1030>
  4026a0:	cmp	x21, x25
  4026a4:	b.eq	4026b0 <ferror@plt+0x1030>  // b.none
  4026a8:	mov	x0, x21
  4026ac:	bl	401580 <free@plt>
  4026b0:	mov	x19, x25
  4026b4:	b	40270c <ferror@plt+0x108c>
  4026b8:	mov	x0, x19
  4026bc:	bl	401370 <strlen@plt>
  4026c0:	mov	x20, x0
  4026c4:	mov	x0, x25
  4026c8:	bl	401370 <strlen@plt>
  4026cc:	add	x8, x20, x0
  4026d0:	add	x0, x8, #0x4
  4026d4:	bl	4029b0 <ferror@plt+0x1330>
  4026d8:	adrp	x1, 404000 <ferror@plt+0x2980>
  4026dc:	add	x1, x1, #0xa23
  4026e0:	mov	x2, x19
  4026e4:	mov	x3, x25
  4026e8:	mov	x20, x0
  4026ec:	bl	4013d0 <sprintf@plt>
  4026f0:	cbz	x24, 4026fc <ferror@plt+0x107c>
  4026f4:	mov	x0, x24
  4026f8:	bl	401580 <free@plt>
  4026fc:	cbz	x21, 402708 <ferror@plt+0x1088>
  402700:	mov	x0, x21
  402704:	bl	401580 <free@plt>
  402708:	mov	x19, x20
  40270c:	mov	x0, x19
  402710:	ldp	x20, x19, [sp, #64]
  402714:	ldp	x22, x21, [sp, #48]
  402718:	ldp	x24, x23, [sp, #32]
  40271c:	ldp	x26, x25, [sp, #16]
  402720:	ldp	x29, x30, [sp], #80
  402724:	ret
  402728:	sub	sp, sp, #0x80
  40272c:	stp	x29, x30, [sp, #80]
  402730:	stp	x22, x21, [sp, #96]
  402734:	stp	x20, x19, [sp, #112]
  402738:	add	x29, sp, #0x50
  40273c:	mov	w20, w1
  402740:	bl	4014d0 <strdup@plt>
  402744:	cbz	x0, 40296c <ferror@plt+0x12ec>
  402748:	mov	x19, x0
  40274c:	bl	401590 <__ctype_get_mb_cur_max@plt>
  402750:	cmp	x0, #0x2
  402754:	b.cc	4028cc <ferror@plt+0x124c>  // b.lo, b.ul, b.last
  402758:	cbz	w20, 4027e4 <ferror@plt+0x1164>
  40275c:	mov	x0, x19
  402760:	str	x19, [sp, #32]
  402764:	bl	401370 <strlen@plt>
  402768:	add	x8, x19, x0
  40276c:	cmp	x0, #0x1
  402770:	mov	x21, x19
  402774:	strb	wzr, [sp, #16]
  402778:	stur	xzr, [sp, #20]
  40277c:	str	x8, [sp, #8]
  402780:	strb	wzr, [sp, #28]
  402784:	b.lt	4027c4 <ferror@plt+0x1144>  // b.tstop
  402788:	add	x0, sp, #0x8
  40278c:	bl	402c48 <ferror@plt+0x15c8>
  402790:	ldrb	w8, [sp, #48]
  402794:	cbz	w8, 4027c0 <ferror@plt+0x1140>
  402798:	ldr	w0, [sp, #52]
  40279c:	bl	401420 <iswspace@plt>
  4027a0:	cbz	w0, 4027c0 <ferror@plt+0x1140>
  4027a4:	ldp	x9, x8, [sp, #32]
  4027a8:	ldr	x10, [sp, #8]
  4027ac:	strb	wzr, [sp, #28]
  4027b0:	add	x8, x9, x8
  4027b4:	cmp	x8, x10
  4027b8:	str	x8, [sp, #32]
  4027bc:	b.cc	402788 <ferror@plt+0x1108>  // b.lo, b.ul, b.last
  4027c0:	ldr	x21, [sp, #32]
  4027c4:	mov	x0, x21
  4027c8:	bl	401370 <strlen@plt>
  4027cc:	add	x2, x0, #0x1
  4027d0:	mov	x0, x19
  4027d4:	mov	x1, x21
  4027d8:	bl	401350 <memmove@plt>
  4027dc:	cmp	w20, #0x1
  4027e0:	b.eq	402954 <ferror@plt+0x12d4>  // b.none
  4027e4:	mov	x0, x19
  4027e8:	str	x19, [sp, #32]
  4027ec:	bl	401370 <strlen@plt>
  4027f0:	add	x8, x19, x0
  4027f4:	cmp	x0, #0x1
  4027f8:	strb	wzr, [sp, #16]
  4027fc:	stur	xzr, [sp, #20]
  402800:	str	x8, [sp, #8]
  402804:	strb	wzr, [sp, #28]
  402808:	b.lt	402954 <ferror@plt+0x12d4>  // b.tstop
  40280c:	mov	w21, wzr
  402810:	add	x0, sp, #0x8
  402814:	bl	402c48 <ferror@plt+0x15c8>
  402818:	cmp	w21, #0x1
  40281c:	b.eq	402840 <ferror@plt+0x11c0>  // b.none
  402820:	cbnz	w21, 402870 <ferror@plt+0x11f0>
  402824:	ldrb	w8, [sp, #48]
  402828:	cbz	w8, 40289c <ferror@plt+0x121c>
  40282c:	ldr	w0, [sp, #52]
  402830:	bl	401420 <iswspace@plt>
  402834:	cbz	w0, 40288c <ferror@plt+0x120c>
  402838:	mov	w21, wzr
  40283c:	b	4028a0 <ferror@plt+0x1220>
  402840:	ldrb	w8, [sp, #48]
  402844:	cbz	w8, 40289c <ferror@plt+0x121c>
  402848:	ldr	w0, [sp, #52]
  40284c:	bl	401420 <iswspace@plt>
  402850:	cbz	w0, 40289c <ferror@plt+0x121c>
  402854:	ldrb	w8, [sp, #48]
  402858:	cbz	w8, 40289c <ferror@plt+0x121c>
  40285c:	ldr	w0, [sp, #52]
  402860:	bl	401420 <iswspace@plt>
  402864:	cbz	w0, 40289c <ferror@plt+0x121c>
  402868:	ldr	x20, [sp, #32]
  40286c:	b	402884 <ferror@plt+0x1204>
  402870:	ldrb	w8, [sp, #48]
  402874:	cbz	w8, 40289c <ferror@plt+0x121c>
  402878:	ldr	w0, [sp, #52]
  40287c:	bl	401420 <iswspace@plt>
  402880:	cbz	w0, 40289c <ferror@plt+0x121c>
  402884:	mov	w21, #0x2                   	// #2
  402888:	b	4028a0 <ferror@plt+0x1220>
  40288c:	ldrb	w8, [sp, #48]
  402890:	cbz	w8, 40289c <ferror@plt+0x121c>
  402894:	ldr	w0, [sp, #52]
  402898:	bl	401420 <iswspace@plt>
  40289c:	mov	w21, #0x1                   	// #1
  4028a0:	ldp	x9, x8, [sp, #32]
  4028a4:	ldr	x10, [sp, #8]
  4028a8:	strb	wzr, [sp, #28]
  4028ac:	add	x8, x9, x8
  4028b0:	cmp	x8, x10
  4028b4:	str	x8, [sp, #32]
  4028b8:	b.cc	402810 <ferror@plt+0x1190>  // b.lo, b.ul, b.last
  4028bc:	cmp	w21, #0x2
  4028c0:	b.ne	402954 <ferror@plt+0x12d4>  // b.any
  4028c4:	strb	wzr, [x20]
  4028c8:	b	402954 <ferror@plt+0x12d4>
  4028cc:	cbz	w20, 40291c <ferror@plt+0x129c>
  4028d0:	ldrb	w22, [x19]
  4028d4:	mov	x21, x19
  4028d8:	cbz	w22, 4028fc <ferror@plt+0x127c>
  4028dc:	bl	401570 <__ctype_b_loc@plt>
  4028e0:	ldr	x8, [x0]
  4028e4:	mov	x21, x19
  4028e8:	and	x9, x22, #0xff
  4028ec:	ldrh	w9, [x8, x9, lsl #1]
  4028f0:	tbz	w9, #13, 4028fc <ferror@plt+0x127c>
  4028f4:	ldrb	w22, [x21, #1]!
  4028f8:	cbnz	w22, 4028e8 <ferror@plt+0x1268>
  4028fc:	mov	x0, x21
  402900:	bl	401370 <strlen@plt>
  402904:	add	x2, x0, #0x1
  402908:	mov	x0, x19
  40290c:	mov	x1, x21
  402910:	bl	401350 <memmove@plt>
  402914:	cmp	w20, #0x1
  402918:	b.eq	402954 <ferror@plt+0x12d4>  // b.none
  40291c:	mov	x0, x19
  402920:	bl	401370 <strlen@plt>
  402924:	add	x8, x19, x0
  402928:	sub	x20, x8, #0x1
  40292c:	cmp	x20, x19
  402930:	b.cc	402954 <ferror@plt+0x12d4>  // b.lo, b.ul, b.last
  402934:	bl	401570 <__ctype_b_loc@plt>
  402938:	ldr	x8, [x0]
  40293c:	ldrb	w9, [x20]
  402940:	ldrh	w8, [x8, x9, lsl #1]
  402944:	tbz	w8, #13, 402954 <ferror@plt+0x12d4>
  402948:	strb	wzr, [x20], #-1
  40294c:	cmp	x20, x19
  402950:	b.cs	402938 <ferror@plt+0x12b8>  // b.hs, b.nlast
  402954:	mov	x0, x19
  402958:	ldp	x20, x19, [sp, #112]
  40295c:	ldp	x22, x21, [sp, #96]
  402960:	ldp	x29, x30, [sp, #80]
  402964:	add	sp, sp, #0x80
  402968:	ret
  40296c:	bl	402970 <ferror@plt+0x12f0>
  402970:	stp	x29, x30, [sp, #-32]!
  402974:	adrp	x8, 415000 <ferror@plt+0x13980>
  402978:	str	x19, [sp, #16]
  40297c:	ldr	w19, [x8, #448]
  402980:	adrp	x1, 404000 <ferror@plt+0x2980>
  402984:	add	x1, x1, #0xa3c
  402988:	mov	w2, #0x5                   	// #5
  40298c:	mov	x0, xzr
  402990:	mov	x29, sp
  402994:	bl	401600 <dcgettext@plt>
  402998:	mov	x2, x0
  40299c:	mov	w0, w19
  4029a0:	mov	w1, wzr
  4029a4:	bl	4013a0 <error@plt>
  4029a8:	mov	w0, #0x1                   	// #1
  4029ac:	bl	401390 <exit@plt>
  4029b0:	stp	x29, x30, [sp, #-32]!
  4029b4:	str	x19, [sp, #16]
  4029b8:	mov	x29, sp
  4029bc:	mov	x19, x0
  4029c0:	bl	401440 <malloc@plt>
  4029c4:	cbz	x0, 4029d4 <ferror@plt+0x1354>
  4029c8:	ldr	x19, [sp, #16]
  4029cc:	ldp	x29, x30, [sp], #32
  4029d0:	ret
  4029d4:	mov	x0, x19
  4029d8:	ldr	x19, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #32
  4029e0:	b	4029e4 <ferror@plt+0x1364>
  4029e4:	stp	x29, x30, [sp, #-16]!
  4029e8:	mov	x29, sp
  4029ec:	cbnz	x0, 402a04 <ferror@plt+0x1384>
  4029f0:	mov	w0, #0x1                   	// #1
  4029f4:	bl	401440 <malloc@plt>
  4029f8:	cbz	x0, 402a04 <ferror@plt+0x1384>
  4029fc:	ldp	x29, x30, [sp], #16
  402a00:	ret
  402a04:	bl	402970 <ferror@plt+0x12f0>
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	umulh	x8, x1, x0
  402a10:	str	x19, [sp, #16]
  402a14:	mov	x29, sp
  402a18:	cbnz	x8, 402a48 <ferror@plt+0x13c8>
  402a1c:	mul	x19, x1, x0
  402a20:	mov	x0, x19
  402a24:	bl	401440 <malloc@plt>
  402a28:	cbz	x0, 402a38 <ferror@plt+0x13b8>
  402a2c:	ldr	x19, [sp, #16]
  402a30:	ldp	x29, x30, [sp], #32
  402a34:	ret
  402a38:	mov	x0, x19
  402a3c:	ldr	x19, [sp, #16]
  402a40:	ldp	x29, x30, [sp], #32
  402a44:	b	4029e4 <ferror@plt+0x1364>
  402a48:	bl	402970 <ferror@plt+0x12f0>
  402a4c:	stp	x29, x30, [sp, #-32]!
  402a50:	str	x19, [sp, #16]
  402a54:	mov	x29, sp
  402a58:	mov	x19, x0
  402a5c:	bl	401440 <malloc@plt>
  402a60:	cbnz	x0, 402a6c <ferror@plt+0x13ec>
  402a64:	mov	x0, x19
  402a68:	bl	4029e4 <ferror@plt+0x1364>
  402a6c:	mov	x2, x19
  402a70:	ldr	x19, [sp, #16]
  402a74:	mov	w1, wzr
  402a78:	ldp	x29, x30, [sp], #32
  402a7c:	b	401490 <memset@plt>
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	str	x19, [sp, #16]
  402a88:	mov	x29, sp
  402a8c:	mov	x19, x0
  402a90:	bl	4014a0 <calloc@plt>
  402a94:	cbz	x0, 402aa4 <ferror@plt+0x1424>
  402a98:	ldr	x19, [sp, #16]
  402a9c:	ldp	x29, x30, [sp], #32
  402aa0:	ret
  402aa4:	mov	x0, x19
  402aa8:	ldr	x19, [sp, #16]
  402aac:	ldp	x29, x30, [sp], #32
  402ab0:	b	4029e4 <ferror@plt+0x1364>
  402ab4:	stp	x29, x30, [sp, #-32]!
  402ab8:	str	x19, [sp, #16]
  402abc:	mov	x19, x1
  402ac0:	mov	x29, sp
  402ac4:	cbz	x0, 402ae0 <ferror@plt+0x1460>
  402ac8:	mov	x1, x19
  402acc:	bl	4014c0 <realloc@plt>
  402ad0:	cbz	x0, 402aec <ferror@plt+0x146c>
  402ad4:	ldr	x19, [sp, #16]
  402ad8:	ldp	x29, x30, [sp], #32
  402adc:	ret
  402ae0:	mov	x0, x19
  402ae4:	bl	401440 <malloc@plt>
  402ae8:	cbnz	x0, 402ad4 <ferror@plt+0x1454>
  402aec:	mov	x0, x19
  402af0:	ldr	x19, [sp, #16]
  402af4:	ldp	x29, x30, [sp], #32
  402af8:	b	4029e4 <ferror@plt+0x1364>
  402afc:	stp	x29, x30, [sp, #-32]!
  402b00:	str	x19, [sp, #16]
  402b04:	mov	x29, sp
  402b08:	bl	40396c <ferror@plt+0x22ec>
  402b0c:	mov	w19, w0
  402b10:	tbz	w0, #31, 402b24 <ferror@plt+0x14a4>
  402b14:	bl	401630 <__errno_location@plt>
  402b18:	ldr	w8, [x0]
  402b1c:	cmp	w8, #0xc
  402b20:	b.eq	402b34 <ferror@plt+0x14b4>  // b.none
  402b24:	mov	w0, w19
  402b28:	ldr	x19, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #32
  402b30:	ret
  402b34:	bl	402970 <ferror@plt+0x12f0>
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	str	x19, [sp, #16]
  402b40:	mov	x29, sp
  402b44:	bl	403b90 <ferror@plt+0x2510>
  402b48:	mov	x19, x0
  402b4c:	cbnz	x0, 402b60 <ferror@plt+0x14e0>
  402b50:	bl	401630 <__errno_location@plt>
  402b54:	ldr	w8, [x0]
  402b58:	cmp	w8, #0xc
  402b5c:	b.eq	402b70 <ferror@plt+0x14f0>  // b.none
  402b60:	mov	x0, x19
  402b64:	ldr	x19, [sp, #16]
  402b68:	ldp	x29, x30, [sp], #32
  402b6c:	ret
  402b70:	bl	402970 <ferror@plt+0x12f0>
  402b74:	stp	x29, x30, [sp, #-32]!
  402b78:	str	x19, [sp, #16]
  402b7c:	mov	x29, sp
  402b80:	bl	403ddc <ferror@plt+0x275c>
  402b84:	mov	x19, x0
  402b88:	cbnz	x0, 402b9c <ferror@plt+0x151c>
  402b8c:	bl	401630 <__errno_location@plt>
  402b90:	ldr	w8, [x0]
  402b94:	cmp	w8, #0xc
  402b98:	b.eq	402bac <ferror@plt+0x152c>  // b.none
  402b9c:	mov	x0, x19
  402ba0:	ldr	x19, [sp, #16]
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	bl	402970 <ferror@plt+0x12f0>
  402bb0:	cmp	x0, x1
  402bb4:	b.eq	402c04 <ferror@plt+0x1584>  // b.none
  402bb8:	ldrb	w8, [x0]
  402bbc:	ldrb	w9, [x1]
  402bc0:	sub	w10, w8, #0x41
  402bc4:	add	w11, w8, #0x20
  402bc8:	sub	w12, w9, #0x41
  402bcc:	cmp	w10, #0x1a
  402bd0:	add	w13, w9, #0x20
  402bd4:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402bd8:	cmp	w12, #0x1a
  402bdc:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402be0:	ands	w8, w8, #0xff
  402be4:	b.eq	402bf8 <ferror@plt+0x1578>  // b.none
  402be8:	add	x0, x0, #0x1
  402bec:	cmp	w8, w9, uxtb
  402bf0:	add	x1, x1, #0x1
  402bf4:	b.eq	402bb8 <ferror@plt+0x1538>  // b.none
  402bf8:	and	w9, w9, #0xff
  402bfc:	sub	w0, w8, w9
  402c00:	ret
  402c04:	mov	w0, wzr
  402c08:	ret
  402c0c:	stp	x29, x30, [sp, #-16]!
  402c10:	mov	w0, #0xe                   	// #14
  402c14:	mov	x29, sp
  402c18:	bl	401430 <nl_langinfo@plt>
  402c1c:	adrp	x8, 404000 <ferror@plt+0x2980>
  402c20:	add	x8, x8, #0x734
  402c24:	cmp	x0, #0x0
  402c28:	csel	x8, x8, x0, eq  // eq = none
  402c2c:	ldrb	w9, [x8]
  402c30:	adrp	x10, 404000 <ferror@plt+0x2980>
  402c34:	add	x10, x10, #0xa4d
  402c38:	cmp	w9, #0x0
  402c3c:	csel	x0, x10, x8, eq  // eq = none
  402c40:	ldp	x29, x30, [sp], #16
  402c44:	ret
  402c48:	stp	x29, x30, [sp, #-48]!
  402c4c:	stp	x22, x21, [sp, #16]
  402c50:	stp	x20, x19, [sp, #32]
  402c54:	ldrb	w8, [x0, #20]
  402c58:	mov	x29, sp
  402c5c:	cbnz	w8, 402d3c <ferror@plt+0x16bc>
  402c60:	ldrb	w8, [x0, #8]
  402c64:	ldr	x21, [x0, #24]
  402c68:	mov	x19, x0
  402c6c:	cbz	w8, 402cb0 <ferror@plt+0x1630>
  402c70:	ldr	x8, [x19]
  402c74:	add	x22, x19, #0x2c
  402c78:	add	x20, x19, #0xc
  402c7c:	mov	x0, x22
  402c80:	sub	x2, x8, x21
  402c84:	mov	x1, x21
  402c88:	mov	x3, x20
  402c8c:	bl	403ef4 <ferror@plt+0x2874>
  402c90:	cmn	x0, #0x2
  402c94:	str	x0, [x19, #32]
  402c98:	b.eq	402d20 <ferror@plt+0x16a0>  // b.none
  402c9c:	cbz	x0, 402ce8 <ferror@plt+0x1668>
  402ca0:	cmn	x0, #0x1
  402ca4:	b.ne	402d04 <ferror@plt+0x1684>  // b.any
  402ca8:	mov	w8, #0x1                   	// #1
  402cac:	b	402d2c <ferror@plt+0x16ac>
  402cb0:	ldrb	w8, [x21]
  402cb4:	adrp	x10, 404000 <ferror@plt+0x2980>
  402cb8:	add	x10, x10, #0xb10
  402cbc:	lsr	w9, w8, #3
  402cc0:	and	x9, x9, #0x1c
  402cc4:	ldr	w9, [x10, x9]
  402cc8:	lsr	w8, w9, w8
  402ccc:	tbz	w8, #0, 402d4c <ferror@plt+0x16cc>
  402cd0:	mov	w8, #0x1                   	// #1
  402cd4:	str	x8, [x19, #32]
  402cd8:	ldrb	w9, [x21]
  402cdc:	strb	w8, [x19, #40]
  402ce0:	str	w9, [x19, #44]
  402ce4:	b	402d34 <ferror@plt+0x16b4>
  402ce8:	ldr	x8, [x19, #24]
  402cec:	mov	w9, #0x1                   	// #1
  402cf0:	str	x9, [x19, #32]
  402cf4:	ldrb	w8, [x8]
  402cf8:	cbnz	w8, 402d64 <ferror@plt+0x16e4>
  402cfc:	ldr	w8, [x22]
  402d00:	cbnz	w8, 402d84 <ferror@plt+0x1704>
  402d04:	mov	w8, #0x1                   	// #1
  402d08:	mov	x0, x20
  402d0c:	strb	w8, [x19, #40]
  402d10:	bl	401510 <mbsinit@plt>
  402d14:	cbz	w0, 402d34 <ferror@plt+0x16b4>
  402d18:	strb	wzr, [x19, #8]
  402d1c:	b	402d34 <ferror@plt+0x16b4>
  402d20:	ldr	x8, [x19]
  402d24:	ldr	x9, [x19, #24]
  402d28:	sub	x8, x8, x9
  402d2c:	str	x8, [x19, #32]
  402d30:	strb	wzr, [x19, #40]
  402d34:	mov	w8, #0x1                   	// #1
  402d38:	strb	w8, [x19, #20]
  402d3c:	ldp	x20, x19, [sp, #32]
  402d40:	ldp	x22, x21, [sp, #16]
  402d44:	ldp	x29, x30, [sp], #48
  402d48:	ret
  402d4c:	add	x0, x19, #0xc
  402d50:	bl	401510 <mbsinit@plt>
  402d54:	cbz	w0, 402da4 <ferror@plt+0x1724>
  402d58:	mov	w8, #0x1                   	// #1
  402d5c:	strb	w8, [x19, #8]
  402d60:	b	402c70 <ferror@plt+0x15f0>
  402d64:	adrp	x0, 404000 <ferror@plt+0x2980>
  402d68:	adrp	x1, 404000 <ferror@plt+0x2980>
  402d6c:	adrp	x3, 404000 <ferror@plt+0x2980>
  402d70:	add	x0, x0, #0xaa3
  402d74:	add	x1, x1, #0xa6a
  402d78:	add	x3, x3, #0xa75
  402d7c:	mov	w2, #0xa9                  	// #169
  402d80:	bl	401620 <__assert_fail@plt>
  402d84:	adrp	x0, 404000 <ferror@plt+0x2980>
  402d88:	adrp	x1, 404000 <ferror@plt+0x2980>
  402d8c:	adrp	x3, 404000 <ferror@plt+0x2980>
  402d90:	add	x0, x0, #0xaba
  402d94:	add	x1, x1, #0xa6a
  402d98:	add	x3, x3, #0xa75
  402d9c:	mov	w2, #0xaa                  	// #170
  402da0:	bl	401620 <__assert_fail@plt>
  402da4:	adrp	x0, 404000 <ferror@plt+0x2980>
  402da8:	adrp	x1, 404000 <ferror@plt+0x2980>
  402dac:	adrp	x3, 404000 <ferror@plt+0x2980>
  402db0:	add	x0, x0, #0xa53
  402db4:	add	x1, x1, #0xa6a
  402db8:	add	x3, x3, #0xa75
  402dbc:	mov	w2, #0x8e                  	// #142
  402dc0:	bl	401620 <__assert_fail@plt>
  402dc4:	ldr	x8, [x0, #24]
  402dc8:	ldr	x9, [x0]
  402dcc:	add	x8, x8, x1
  402dd0:	add	x9, x9, x1
  402dd4:	str	x8, [x0, #24]
  402dd8:	str	x9, [x0]
  402ddc:	ret
  402de0:	stp	x29, x30, [sp, #-48]!
  402de4:	stp	x20, x19, [sp, #32]
  402de8:	ldr	x8, [x1]
  402dec:	mov	x19, x1
  402df0:	mov	x20, x0
  402df4:	str	x21, [sp, #16]
  402df8:	str	x8, [x0]
  402dfc:	ldrb	w8, [x1, #8]
  402e00:	mov	x29, sp
  402e04:	strb	w8, [x0, #8]
  402e08:	cbz	w8, 402e18 <ferror@plt+0x1798>
  402e0c:	ldur	x8, [x19, #12]
  402e10:	stur	x8, [x20, #12]
  402e14:	b	402e1c <ferror@plt+0x179c>
  402e18:	stur	xzr, [x20, #12]
  402e1c:	ldrb	w8, [x19, #20]
  402e20:	strb	w8, [x20, #20]
  402e24:	ldr	x1, [x19, #24]
  402e28:	add	x8, x19, #0x30
  402e2c:	cmp	x1, x8
  402e30:	b.ne	402e48 <ferror@plt+0x17c8>  // b.any
  402e34:	ldr	x2, [x19, #32]
  402e38:	add	x21, x20, #0x30
  402e3c:	mov	x0, x21
  402e40:	bl	401340 <memcpy@plt>
  402e44:	mov	x1, x21
  402e48:	str	x1, [x20, #24]
  402e4c:	ldr	x8, [x19, #32]
  402e50:	str	x8, [x20, #32]
  402e54:	ldrb	w8, [x19, #40]
  402e58:	strb	w8, [x20, #40]
  402e5c:	cbz	w8, 402e68 <ferror@plt+0x17e8>
  402e60:	ldr	w8, [x19, #44]
  402e64:	str	w8, [x20, #44]
  402e68:	ldp	x20, x19, [sp, #32]
  402e6c:	ldr	x21, [sp, #16]
  402e70:	ldp	x29, x30, [sp], #48
  402e74:	ret
  402e78:	sub	sp, sp, #0x1a0
  402e7c:	stp	x29, x30, [sp, #320]
  402e80:	stp	x28, x27, [sp, #336]
  402e84:	stp	x26, x25, [sp, #352]
  402e88:	stp	x24, x23, [sp, #368]
  402e8c:	stp	x22, x21, [sp, #384]
  402e90:	stp	x20, x19, [sp, #400]
  402e94:	add	x29, sp, #0x140
  402e98:	mov	x20, x1
  402e9c:	mov	x19, x0
  402ea0:	bl	401590 <__ctype_get_mb_cur_max@plt>
  402ea4:	cmp	x0, #0x2
  402ea8:	b.cc	403150 <ferror@plt+0x1ad0>  // b.lo, b.ul, b.last
  402eac:	add	x21, sp, #0x80
  402eb0:	sub	x0, x29, #0x40
  402eb4:	stur	x20, [x29, #-48]
  402eb8:	sturb	wzr, [x29, #-64]
  402ebc:	stur	xzr, [x21, #132]
  402ec0:	sturb	wzr, [x29, #-52]
  402ec4:	bl	403744 <ferror@plt+0x20c4>
  402ec8:	ldurb	w8, [x29, #-32]
  402ecc:	cbz	w8, 402ed8 <ferror@plt+0x1858>
  402ed0:	ldur	w8, [x29, #-28]
  402ed4:	cbz	w8, 403230 <ferror@plt+0x1bb0>
  402ed8:	add	x0, sp, #0x80
  402edc:	stur	x20, [x29, #-112]
  402ee0:	sturb	wzr, [x29, #-128]
  402ee4:	stur	xzr, [x21, #68]
  402ee8:	sturb	wzr, [x29, #-116]
  402eec:	str	x19, [sp, #144]
  402ef0:	strb	wzr, [sp, #128]
  402ef4:	stur	xzr, [x21, #4]
  402ef8:	strb	wzr, [sp, #140]
  402efc:	bl	403744 <ferror@plt+0x20c4>
  402f00:	ldrb	w8, [sp, #160]
  402f04:	cbz	w8, 402f14 <ferror@plt+0x1894>
  402f08:	ldr	w9, [sp, #164]
  402f0c:	mov	x8, xzr
  402f10:	cbz	w9, 40322c <ferror@plt+0x1bac>
  402f14:	mov	x26, xzr
  402f18:	mov	x27, xzr
  402f1c:	mov	x24, xzr
  402f20:	mov	w25, #0x1                   	// #1
  402f24:	add	x8, x24, x24, lsl #2
  402f28:	mov	x21, x27
  402f2c:	cmp	x27, x8
  402f30:	b.cc	402fb4 <ferror@plt+0x1934>  // b.lo, b.ul, b.last
  402f34:	tbz	w25, #0, 402fb4 <ferror@plt+0x1934>
  402f38:	cmp	x24, #0xa
  402f3c:	b.cc	402fb4 <ferror@plt+0x1934>  // b.lo, b.ul, b.last
  402f40:	cmp	x21, x26
  402f44:	b.eq	402f7c <ferror@plt+0x18fc>  // b.none
  402f48:	sub	x22, x26, x21
  402f4c:	sub	x0, x29, #0x80
  402f50:	bl	403744 <ferror@plt+0x20c4>
  402f54:	ldurb	w8, [x29, #-96]
  402f58:	cbz	w8, 402f64 <ferror@plt+0x18e4>
  402f5c:	ldur	w8, [x29, #-92]
  402f60:	cbz	w8, 402f7c <ferror@plt+0x18fc>
  402f64:	ldp	x9, x8, [x29, #-112]
  402f68:	adds	x22, x22, #0x1
  402f6c:	sturb	wzr, [x29, #-116]
  402f70:	add	x8, x9, x8
  402f74:	stur	x8, [x29, #-112]
  402f78:	b.cc	402f4c <ferror@plt+0x18cc>  // b.lo, b.ul, b.last
  402f7c:	sub	x0, x29, #0x80
  402f80:	bl	403744 <ferror@plt+0x20c4>
  402f84:	ldurb	w8, [x29, #-96]
  402f88:	cbz	w8, 402fb0 <ferror@plt+0x1930>
  402f8c:	ldur	w8, [x29, #-92]
  402f90:	mov	x26, x21
  402f94:	cbnz	w8, 402fb4 <ferror@plt+0x1934>
  402f98:	add	x2, sp, #0x40
  402f9c:	mov	x0, x19
  402fa0:	mov	x1, x20
  402fa4:	bl	403268 <ferror@plt+0x1be8>
  402fa8:	tbnz	w0, #0, 40325c <ferror@plt+0x1bdc>
  402fac:	mov	w25, wzr
  402fb0:	mov	x26, x21
  402fb4:	ldrb	w8, [sp, #160]
  402fb8:	add	x27, x21, #0x1
  402fbc:	cbz	w8, 402fdc <ferror@plt+0x195c>
  402fc0:	ldurb	w8, [x29, #-32]
  402fc4:	cbz	w8, 402fdc <ferror@plt+0x195c>
  402fc8:	ldr	w8, [sp, #164]
  402fcc:	ldur	w9, [x29, #-28]
  402fd0:	cmp	w8, w9
  402fd4:	b.ne	402ffc <ferror@plt+0x197c>  // b.any
  402fd8:	b	40302c <ferror@plt+0x19ac>
  402fdc:	ldr	x2, [sp, #152]
  402fe0:	ldur	x8, [x29, #-40]
  402fe4:	cmp	x2, x8
  402fe8:	b.ne	402ffc <ferror@plt+0x197c>  // b.any
  402fec:	ldr	x0, [sp, #144]
  402ff0:	ldur	x1, [x29, #-48]
  402ff4:	bl	4014b0 <bcmp@plt>
  402ff8:	cbz	w0, 40302c <ferror@plt+0x19ac>
  402ffc:	ldp	x9, x8, [sp, #144]
  403000:	add	x0, sp, #0x80
  403004:	add	x24, x24, #0x1
  403008:	strb	wzr, [sp, #140]
  40300c:	add	x8, x9, x8
  403010:	str	x8, [sp, #144]
  403014:	bl	403744 <ferror@plt+0x20c4>
  403018:	ldrb	w8, [sp, #160]
  40301c:	cbz	w8, 402f24 <ferror@plt+0x18a4>
  403020:	ldr	w8, [sp, #164]
  403024:	cbnz	w8, 402f24 <ferror@plt+0x18a4>
  403028:	b	403228 <ferror@plt+0x1ba8>
  40302c:	ldp	q0, q1, [sp, #144]
  403030:	ldr	q2, [sp, #128]
  403034:	mov	x0, sp
  403038:	str	x20, [sp, #16]
  40303c:	stp	q0, q1, [sp, #80]
  403040:	ldp	x9, x8, [sp, #80]
  403044:	ldr	q0, [sp, #176]
  403048:	strb	wzr, [sp]
  40304c:	stur	xzr, [sp, #4]
  403050:	add	x8, x9, x8
  403054:	str	q2, [sp, #64]
  403058:	str	q0, [sp, #112]
  40305c:	strb	wzr, [sp, #76]
  403060:	str	x8, [sp, #80]
  403064:	strb	wzr, [sp, #12]
  403068:	bl	403744 <ferror@plt+0x20c4>
  40306c:	ldrb	w8, [sp, #32]
  403070:	cbz	w8, 40307c <ferror@plt+0x19fc>
  403074:	ldr	w8, [sp, #36]
  403078:	cbz	w8, 403264 <ferror@plt+0x1be4>
  40307c:	ldp	x9, x8, [sp, #16]
  403080:	mov	x0, sp
  403084:	strb	wzr, [sp, #12]
  403088:	add	x8, x9, x8
  40308c:	str	x8, [sp, #16]
  403090:	bl	403744 <ferror@plt+0x20c4>
  403094:	ldrb	w8, [sp, #32]
  403098:	cbz	w8, 4030a4 <ferror@plt+0x1a24>
  40309c:	ldr	w8, [sp, #36]
  4030a0:	cbz	w8, 403148 <ferror@plt+0x1ac8>
  4030a4:	add	x27, x21, #0x2
  4030a8:	add	x0, sp, #0x40
  4030ac:	bl	403744 <ferror@plt+0x20c4>
  4030b0:	ldrb	w9, [sp, #96]
  4030b4:	ldr	w8, [sp, #100]
  4030b8:	cbz	w9, 4030c0 <ferror@plt+0x1a40>
  4030bc:	cbz	w8, 403228 <ferror@plt+0x1ba8>
  4030c0:	ldrb	w10, [sp, #32]
  4030c4:	cbz	w10, 4030e4 <ferror@plt+0x1a64>
  4030c8:	cbz	w9, 4030e4 <ferror@plt+0x1a64>
  4030cc:	ldr	w9, [sp, #36]
  4030d0:	cmp	w8, w9
  4030d4:	b.ne	402ffc <ferror@plt+0x197c>  // b.any
  4030d8:	ldp	x22, x8, [sp, #80]
  4030dc:	ldp	x23, x21, [sp, #16]
  4030e0:	b	403114 <ferror@plt+0x1a94>
  4030e4:	ldr	x21, [sp, #88]
  4030e8:	ldr	x8, [sp, #24]
  4030ec:	cmp	x21, x8
  4030f0:	b.ne	402ffc <ferror@plt+0x197c>  // b.any
  4030f4:	ldr	x22, [sp, #80]
  4030f8:	ldr	x23, [sp, #16]
  4030fc:	mov	x2, x21
  403100:	mov	x0, x22
  403104:	mov	x1, x23
  403108:	bl	4014b0 <bcmp@plt>
  40310c:	cbnz	w0, 402ffc <ferror@plt+0x197c>
  403110:	mov	x8, x21
  403114:	add	x8, x22, x8
  403118:	add	x9, x23, x21
  40311c:	mov	x0, sp
  403120:	strb	wzr, [sp, #76]
  403124:	str	x8, [sp, #80]
  403128:	str	x9, [sp, #16]
  40312c:	strb	wzr, [sp, #12]
  403130:	bl	403744 <ferror@plt+0x20c4>
  403134:	ldrb	w8, [sp, #32]
  403138:	add	x27, x27, #0x1
  40313c:	cbz	w8, 4030a8 <ferror@plt+0x1a28>
  403140:	ldr	w8, [sp, #36]
  403144:	cbnz	w8, 4030a8 <ferror@plt+0x1a28>
  403148:	ldr	x8, [sp, #144]
  40314c:	b	40322c <ferror@plt+0x1bac>
  403150:	ldrb	w22, [x20]
  403154:	cbz	w22, 403230 <ferror@plt+0x1bb0>
  403158:	ldrb	w27, [x19]
  40315c:	cbz	w27, 403220 <ferror@plt+0x1ba0>
  403160:	mov	x25, xzr
  403164:	mov	x23, xzr
  403168:	mov	x24, xzr
  40316c:	mov	w26, #0x1                   	// #1
  403170:	mov	x21, x20
  403174:	add	x8, x24, x24, lsl #2
  403178:	cmp	x23, x8
  40317c:	b.cc	4031d8 <ferror@plt+0x1b58>  // b.lo, b.ul, b.last
  403180:	tbz	w26, #0, 4031d8 <ferror@plt+0x1b58>
  403184:	cmp	x24, #0xa
  403188:	b.cc	4031d8 <ferror@plt+0x1b58>  // b.lo, b.ul, b.last
  40318c:	cbz	x21, 4031ac <ferror@plt+0x1b2c>
  403190:	sub	x1, x23, x25
  403194:	mov	x0, x21
  403198:	bl	4013b0 <strnlen@plt>
  40319c:	add	x21, x21, x0
  4031a0:	ldrb	w8, [x21]
  4031a4:	mov	x25, x23
  4031a8:	cbnz	w8, 4031d8 <ferror@plt+0x1b58>
  4031ac:	mov	x0, x20
  4031b0:	bl	401370 <strlen@plt>
  4031b4:	mov	x2, x0
  4031b8:	sub	x3, x29, #0x40
  4031bc:	mov	x0, x19
  4031c0:	mov	x1, x20
  4031c4:	bl	403608 <ferror@plt+0x1f88>
  4031c8:	tbnz	w0, #0, 403254 <ferror@plt+0x1bd4>
  4031cc:	ldrb	w27, [x19]
  4031d0:	mov	w26, wzr
  4031d4:	mov	x21, xzr
  4031d8:	cmp	w22, w27, uxtb
  4031dc:	b.ne	403208 <ferror@plt+0x1b88>  // b.any
  4031e0:	mov	w8, #0x1                   	// #1
  4031e4:	ldrb	w9, [x20, x8]
  4031e8:	cbz	w9, 403230 <ferror@plt+0x1bb0>
  4031ec:	ldrb	w10, [x19, x8]
  4031f0:	cbz	w10, 403220 <ferror@plt+0x1ba0>
  4031f4:	cmp	w10, w9
  4031f8:	add	x8, x8, #0x1
  4031fc:	b.eq	4031e4 <ferror@plt+0x1b64>  // b.none
  403200:	add	x23, x23, x8
  403204:	b	40320c <ferror@plt+0x1b8c>
  403208:	add	x23, x23, #0x1
  40320c:	ldrb	w27, [x19, #1]!
  403210:	mov	x0, xzr
  403214:	add	x24, x24, #0x1
  403218:	cbnz	w27, 403174 <ferror@plt+0x1af4>
  40321c:	b	403234 <ferror@plt+0x1bb4>
  403220:	mov	x0, xzr
  403224:	b	403234 <ferror@plt+0x1bb4>
  403228:	mov	x8, xzr
  40322c:	mov	x19, x8
  403230:	mov	x0, x19
  403234:	ldp	x20, x19, [sp, #400]
  403238:	ldp	x22, x21, [sp, #384]
  40323c:	ldp	x24, x23, [sp, #368]
  403240:	ldp	x26, x25, [sp, #352]
  403244:	ldp	x28, x27, [sp, #336]
  403248:	ldp	x29, x30, [sp, #320]
  40324c:	add	sp, sp, #0x1a0
  403250:	ret
  403254:	ldur	x0, [x29, #-64]
  403258:	b	403234 <ferror@plt+0x1bb4>
  40325c:	ldr	x8, [sp, #64]
  403260:	b	40322c <ferror@plt+0x1bac>
  403264:	bl	401500 <abort@plt>
  403268:	stp	x29, x30, [sp, #-96]!
  40326c:	stp	x28, x27, [sp, #16]
  403270:	stp	x26, x25, [sp, #32]
  403274:	stp	x24, x23, [sp, #48]
  403278:	stp	x22, x21, [sp, #64]
  40327c:	stp	x20, x19, [sp, #80]
  403280:	mov	x29, sp
  403284:	sub	sp, sp, #0x90
  403288:	mov	x19, x0
  40328c:	mov	x0, x1
  403290:	mov	x22, x2
  403294:	mov	x23, x1
  403298:	bl	4040f0 <ferror@plt+0x2a70>
  40329c:	mov	x8, #0x9249                	// #37449
  4032a0:	movk	x8, #0x4924, lsl #16
  4032a4:	movk	x8, #0x2492, lsl #32
  4032a8:	movk	x8, #0x249, lsl #48
  4032ac:	cmp	x0, x8
  4032b0:	b.hi	4035c8 <ferror@plt+0x1f48>  // b.pmore
  4032b4:	mov	w8, #0x38                  	// #56
  4032b8:	mov	x20, x0
  4032bc:	mul	x0, x0, x8
  4032c0:	cmp	x0, #0xfa0
  4032c4:	b.hi	4035bc <ferror@plt+0x1f3c>  // b.pmore
  4032c8:	add	x9, x0, #0x2e
  4032cc:	mov	x8, sp
  4032d0:	and	x9, x9, #0xfffffffffffffff0
  4032d4:	sub	x8, x8, x9
  4032d8:	mov	sp, x8
  4032dc:	add	x8, x8, #0x1f
  4032e0:	and	x21, x8, #0xffffffffffffffe0
  4032e4:	cbz	x21, 4035c8 <ferror@plt+0x1f48>
  4032e8:	mov	w8, #0x30                  	// #48
  4032ec:	sub	x0, x29, #0x40
  4032f0:	stur	x19, [x29, #-144]
  4032f4:	stur	x23, [x29, #-48]
  4032f8:	sturb	wzr, [x29, #-64]
  4032fc:	stur	xzr, [x29, #-60]
  403300:	madd	x25, x20, x8, x21
  403304:	sturb	wzr, [x29, #-52]
  403308:	sub	x19, x29, #0x40
  40330c:	bl	403744 <ferror@plt+0x20c4>
  403310:	ldurb	w8, [x29, #-32]
  403314:	cbz	w8, 403320 <ferror@plt+0x1ca0>
  403318:	ldur	w8, [x29, #-28]
  40331c:	cbz	w8, 403394 <ferror@plt+0x1d14>
  403320:	add	x23, x19, #0x28
  403324:	add	x24, x21, #0x18
  403328:	ldur	x8, [x29, #-48]
  40332c:	cmp	x8, x23
  403330:	b.ne	403348 <ferror@plt+0x1cc8>  // b.any
  403334:	ldur	x2, [x29, #-40]
  403338:	mov	x0, x24
  40333c:	mov	x1, x23
  403340:	bl	401340 <memcpy@plt>
  403344:	mov	x8, x24
  403348:	stur	x8, [x24, #-24]
  40334c:	ldur	x8, [x29, #-40]
  403350:	stur	x8, [x24, #-16]
  403354:	ldurb	w8, [x29, #-32]
  403358:	sturb	w8, [x24, #-8]
  40335c:	cbz	w8, 403368 <ferror@plt+0x1ce8>
  403360:	ldur	w8, [x29, #-28]
  403364:	stur	w8, [x24, #-4]
  403368:	ldp	x9, x8, [x29, #-48]
  40336c:	sub	x0, x29, #0x40
  403370:	sturb	wzr, [x29, #-52]
  403374:	add	x8, x9, x8
  403378:	stur	x8, [x29, #-48]
  40337c:	bl	403744 <ferror@plt+0x20c4>
  403380:	ldurb	w9, [x29, #-32]
  403384:	ldur	w8, [x29, #-28]
  403388:	add	x24, x24, #0x30
  40338c:	cbz	w9, 403328 <ferror@plt+0x1ca8>
  403390:	cbnz	w8, 403328 <ferror@plt+0x1ca8>
  403394:	mov	w8, #0x30                  	// #48
  403398:	mov	w9, #0x1                   	// #1
  40339c:	madd	x8, x20, x8, x21
  4033a0:	cmp	x20, #0x3
  4033a4:	stur	x22, [x29, #-136]
  4033a8:	str	x9, [x8, #8]
  4033ac:	b.cc	403454 <ferror@plt+0x1dd4>  // b.lo, b.ul, b.last
  4033b0:	mov	x23, xzr
  4033b4:	mov	w24, #0x2                   	// #2
  4033b8:	mov	w26, #0x30                  	// #48
  4033bc:	madd	x8, x24, x26, x21
  4033c0:	ldurb	w27, [x8, #-32]
  4033c4:	sub	x28, x8, #0x30
  4033c8:	sub	x19, x8, #0x1c
  4033cc:	sub	x22, x8, #0x28
  4033d0:	cbz	w27, 4033f8 <ferror@plt+0x1d78>
  4033d4:	madd	x8, x23, x26, x21
  4033d8:	ldrb	w8, [x8, #16]
  4033dc:	cbz	w8, 4033f8 <ferror@plt+0x1d78>
  4033e0:	madd	x9, x23, x26, x21
  4033e4:	ldr	w8, [x19]
  4033e8:	ldr	w9, [x9, #20]
  4033ec:	cmp	w8, w9
  4033f0:	b.ne	403420 <ferror@plt+0x1da0>  // b.any
  4033f4:	b	40343c <ferror@plt+0x1dbc>
  4033f8:	madd	x8, x23, x26, x21
  4033fc:	ldr	x2, [x22]
  403400:	ldr	x8, [x8, #8]
  403404:	cmp	x2, x8
  403408:	b.ne	403420 <ferror@plt+0x1da0>  // b.any
  40340c:	mul	x8, x23, x26
  403410:	ldr	x0, [x28]
  403414:	ldr	x1, [x21, x8]
  403418:	bl	4014b0 <bcmp@plt>
  40341c:	cbz	w0, 40343c <ferror@plt+0x1dbc>
  403420:	cbz	x23, 403434 <ferror@plt+0x1db4>
  403424:	ldr	x8, [x25, x23, lsl #3]
  403428:	sub	x23, x23, x8
  40342c:	cbnz	w27, 4033d4 <ferror@plt+0x1d54>
  403430:	b	4033f8 <ferror@plt+0x1d78>
  403434:	mov	x8, x24
  403438:	b	403444 <ferror@plt+0x1dc4>
  40343c:	add	x23, x23, #0x1
  403440:	sub	x8, x24, x23
  403444:	str	x8, [x25, x24, lsl #3]
  403448:	add	x24, x24, #0x1
  40344c:	cmp	x24, x20
  403450:	b.ne	4033bc <ferror@plt+0x1d3c>  // b.any
  403454:	ldp	x8, x27, [x29, #-144]
  403458:	sub	x0, x29, #0x80
  40345c:	str	xzr, [x27]
  403460:	stur	x8, [x29, #-48]
  403464:	sturb	wzr, [x29, #-64]
  403468:	stur	xzr, [x29, #-60]
  40346c:	sturb	wzr, [x29, #-52]
  403470:	stur	x8, [x29, #-112]
  403474:	sturb	wzr, [x29, #-128]
  403478:	stur	xzr, [x29, #-124]
  40347c:	sturb	wzr, [x29, #-116]
  403480:	bl	403744 <ferror@plt+0x20c4>
  403484:	ldurb	w10, [x29, #-96]
  403488:	ldur	w8, [x29, #-92]
  40348c:	cmp	w10, #0x0
  403490:	cset	w9, ne  // ne = any
  403494:	cbz	w10, 40349c <ferror@plt+0x1e1c>
  403498:	cbz	w8, 4035d8 <ferror@plt+0x1f58>
  40349c:	mov	x26, xzr
  4034a0:	mov	w24, #0x30                  	// #48
  4034a4:	madd	x10, x26, x24, x21
  4034a8:	ldrb	w10, [x10, #16]
  4034ac:	cbz	w10, 4034cc <ferror@plt+0x1e4c>
  4034b0:	tbz	w9, #0, 4034cc <ferror@plt+0x1e4c>
  4034b4:	madd	x9, x26, x24, x21
  4034b8:	ldr	w9, [x9, #20]
  4034bc:	cmp	w9, w8
  4034c0:	b.ne	4034fc <ferror@plt+0x1e7c>  // b.any
  4034c4:	ldp	x23, x22, [x29, #-112]
  4034c8:	b	403540 <ferror@plt+0x1ec0>
  4034cc:	madd	x8, x26, x24, x21
  4034d0:	ldr	x22, [x8, #8]
  4034d4:	ldur	x8, [x29, #-104]
  4034d8:	cmp	x22, x8
  4034dc:	b.ne	4034fc <ferror@plt+0x1e7c>  // b.any
  4034e0:	mul	x8, x26, x24
  4034e4:	ldur	x23, [x29, #-112]
  4034e8:	ldr	x0, [x21, x8]
  4034ec:	mov	x2, x22
  4034f0:	mov	x1, x23
  4034f4:	bl	4014b0 <bcmp@plt>
  4034f8:	cbz	w0, 403540 <ferror@plt+0x1ec0>
  4034fc:	cbz	x26, 40355c <ferror@plt+0x1edc>
  403500:	ldr	x19, [x25, x26, lsl #3]
  403504:	sub	x26, x26, x19
  403508:	cbz	x19, 403598 <ferror@plt+0x1f18>
  40350c:	sub	x0, x29, #0x40
  403510:	bl	403744 <ferror@plt+0x20c4>
  403514:	ldurb	w8, [x29, #-32]
  403518:	cbz	w8, 403524 <ferror@plt+0x1ea4>
  40351c:	ldur	w8, [x29, #-28]
  403520:	cbz	w8, 403604 <ferror@plt+0x1f84>
  403524:	ldp	x9, x8, [x29, #-48]
  403528:	subs	x19, x19, #0x1
  40352c:	sturb	wzr, [x29, #-52]
  403530:	add	x8, x9, x8
  403534:	stur	x8, [x29, #-48]
  403538:	b.ne	40350c <ferror@plt+0x1e8c>  // b.any
  40353c:	b	403598 <ferror@plt+0x1f18>
  403540:	add	x26, x26, #0x1
  403544:	add	x8, x23, x22
  403548:	cmp	x26, x20
  40354c:	stur	x8, [x29, #-112]
  403550:	sturb	wzr, [x29, #-116]
  403554:	b.ne	403598 <ferror@plt+0x1f18>  // b.any
  403558:	b	4035d0 <ferror@plt+0x1f50>
  40355c:	sub	x0, x29, #0x40
  403560:	bl	403744 <ferror@plt+0x20c4>
  403564:	ldurb	w8, [x29, #-32]
  403568:	cbz	w8, 403574 <ferror@plt+0x1ef4>
  40356c:	ldur	w8, [x29, #-28]
  403570:	cbz	w8, 403604 <ferror@plt+0x1f84>
  403574:	ldp	x9, x8, [x29, #-48]
  403578:	ldp	x11, x10, [x29, #-112]
  40357c:	mov	x26, xzr
  403580:	sturb	wzr, [x29, #-52]
  403584:	add	x8, x9, x8
  403588:	add	x9, x11, x10
  40358c:	stur	x8, [x29, #-48]
  403590:	stur	x9, [x29, #-112]
  403594:	sturb	wzr, [x29, #-116]
  403598:	sub	x0, x29, #0x80
  40359c:	bl	403744 <ferror@plt+0x20c4>
  4035a0:	ldurb	w10, [x29, #-96]
  4035a4:	ldur	w8, [x29, #-92]
  4035a8:	cmp	w10, #0x0
  4035ac:	cset	w9, ne  // ne = any
  4035b0:	cbz	w10, 4034a4 <ferror@plt+0x1e24>
  4035b4:	cbnz	w8, 4034a4 <ferror@plt+0x1e24>
  4035b8:	b	4035d8 <ferror@plt+0x1f58>
  4035bc:	bl	403fbc <ferror@plt+0x293c>
  4035c0:	mov	x21, x0
  4035c4:	cbnz	x21, 4032e8 <ferror@plt+0x1c68>
  4035c8:	mov	w0, wzr
  4035cc:	b	4035e4 <ferror@plt+0x1f64>
  4035d0:	ldur	x8, [x29, #-48]
  4035d4:	str	x8, [x27]
  4035d8:	mov	x0, x21
  4035dc:	bl	404000 <ferror@plt+0x2980>
  4035e0:	mov	w0, #0x1                   	// #1
  4035e4:	mov	sp, x29
  4035e8:	ldp	x20, x19, [sp, #80]
  4035ec:	ldp	x22, x21, [sp, #64]
  4035f0:	ldp	x24, x23, [sp, #48]
  4035f4:	ldp	x26, x25, [sp, #32]
  4035f8:	ldp	x28, x27, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #96
  403600:	ret
  403604:	bl	401500 <abort@plt>
  403608:	stp	x29, x30, [sp, #-48]!
  40360c:	lsr	x8, x2, #60
  403610:	stp	x22, x21, [sp, #16]
  403614:	stp	x20, x19, [sp, #32]
  403618:	mov	x29, sp
  40361c:	cbz	x8, 403628 <ferror@plt+0x1fa8>
  403620:	mov	w0, wzr
  403624:	b	403730 <ferror@plt+0x20b0>
  403628:	mov	x19, x3
  40362c:	mov	x20, x2
  403630:	mov	x21, x1
  403634:	mov	x22, x0
  403638:	cmp	x2, #0x1f4
  40363c:	lsl	x0, x2, #3
  403640:	b.hi	403668 <ferror@plt+0x1fe8>  // b.pmore
  403644:	add	x9, x0, #0x2e
  403648:	mov	x8, sp
  40364c:	and	x9, x9, #0xfffffffffffffff0
  403650:	sub	x8, x8, x9
  403654:	mov	sp, x8
  403658:	add	x8, x8, #0x1f
  40365c:	and	x0, x8, #0xffffffffffffffe0
  403660:	cbnz	x0, 403670 <ferror@plt+0x1ff0>
  403664:	b	403730 <ferror@plt+0x20b0>
  403668:	bl	403fbc <ferror@plt+0x293c>
  40366c:	cbz	x0, 403730 <ferror@plt+0x20b0>
  403670:	mov	w8, #0x1                   	// #1
  403674:	cmp	x20, #0x3
  403678:	str	x8, [x0, #8]
  40367c:	b.cc	4036cc <ferror@plt+0x204c>  // b.lo, b.ul, b.last
  403680:	mov	x8, xzr
  403684:	mov	w9, #0x2                   	// #2
  403688:	add	x10, x9, x21
  40368c:	ldurb	w10, [x10, #-1]
  403690:	ldrb	w11, [x21, x8]
  403694:	cmp	w10, w11
  403698:	b.eq	4036ac <ferror@plt+0x202c>  // b.none
  40369c:	cbz	x8, 4036b8 <ferror@plt+0x2038>
  4036a0:	ldr	x11, [x0, x8, lsl #3]
  4036a4:	sub	x8, x8, x11
  4036a8:	b	403690 <ferror@plt+0x2010>
  4036ac:	add	x8, x8, #0x1
  4036b0:	sub	x10, x9, x8
  4036b4:	b	4036bc <ferror@plt+0x203c>
  4036b8:	mov	x10, x9
  4036bc:	str	x10, [x0, x9, lsl #3]
  4036c0:	add	x9, x9, #0x1
  4036c4:	cmp	x9, x20
  4036c8:	b.ne	403688 <ferror@plt+0x2008>  // b.any
  4036cc:	str	xzr, [x19]
  4036d0:	ldrb	w10, [x22]
  4036d4:	cbz	w10, 403728 <ferror@plt+0x20a8>
  4036d8:	mov	x8, xzr
  4036dc:	mov	x9, x22
  4036e0:	ldrb	w11, [x21, x8]
  4036e4:	cmp	w11, w10, uxtb
  4036e8:	b.ne	4036fc <ferror@plt+0x207c>  // b.any
  4036ec:	add	x8, x8, #0x1
  4036f0:	cmp	x8, x20
  4036f4:	b.ne	403714 <ferror@plt+0x2094>  // b.any
  4036f8:	b	403724 <ferror@plt+0x20a4>
  4036fc:	cbz	x8, 403710 <ferror@plt+0x2090>
  403700:	ldr	x10, [x0, x8, lsl #3]
  403704:	add	x9, x9, x10
  403708:	sub	x8, x8, x10
  40370c:	b	403718 <ferror@plt+0x2098>
  403710:	add	x9, x9, #0x1
  403714:	add	x22, x22, #0x1
  403718:	ldrb	w10, [x22]
  40371c:	cbnz	w10, 4036e0 <ferror@plt+0x2060>
  403720:	b	403728 <ferror@plt+0x20a8>
  403724:	str	x9, [x19]
  403728:	bl	404000 <ferror@plt+0x2980>
  40372c:	mov	w0, #0x1                   	// #1
  403730:	mov	sp, x29
  403734:	ldp	x20, x19, [sp, #32]
  403738:	ldp	x22, x21, [sp, #16]
  40373c:	ldp	x29, x30, [sp], #48
  403740:	ret
  403744:	stp	x29, x30, [sp, #-48]!
  403748:	stp	x22, x21, [sp, #16]
  40374c:	stp	x20, x19, [sp, #32]
  403750:	ldrb	w8, [x0, #12]
  403754:	mov	x29, sp
  403758:	cbnz	w8, 403844 <ferror@plt+0x21c4>
  40375c:	ldrb	w8, [x0]
  403760:	ldr	x20, [x0, #16]
  403764:	mov	x19, x0
  403768:	cbz	w8, 4037bc <ferror@plt+0x213c>
  40376c:	add	x22, x19, #0x24
  403770:	bl	401590 <__ctype_get_mb_cur_max@plt>
  403774:	mov	x1, x0
  403778:	mov	x0, x20
  40377c:	bl	403ebc <ferror@plt+0x283c>
  403780:	add	x21, x19, #0x4
  403784:	mov	x2, x0
  403788:	mov	x0, x22
  40378c:	mov	x1, x20
  403790:	mov	x3, x21
  403794:	bl	403ef4 <ferror@plt+0x2874>
  403798:	cmn	x0, #0x2
  40379c:	str	x0, [x19, #24]
  4037a0:	b.eq	40382c <ferror@plt+0x21ac>  // b.none
  4037a4:	cbz	x0, 4037f4 <ferror@plt+0x2174>
  4037a8:	cmn	x0, #0x1
  4037ac:	b.ne	403810 <ferror@plt+0x2190>  // b.any
  4037b0:	mov	w8, #0x1                   	// #1
  4037b4:	str	x8, [x19, #24]
  4037b8:	b	403838 <ferror@plt+0x21b8>
  4037bc:	ldrb	w8, [x20]
  4037c0:	adrp	x10, 404000 <ferror@plt+0x2980>
  4037c4:	add	x10, x10, #0xb10
  4037c8:	lsr	w9, w8, #3
  4037cc:	and	x9, x9, #0x1c
  4037d0:	ldr	w9, [x10, x9]
  4037d4:	lsr	w8, w9, w8
  4037d8:	tbz	w8, #0, 403854 <ferror@plt+0x21d4>
  4037dc:	mov	w8, #0x1                   	// #1
  4037e0:	str	x8, [x19, #24]
  4037e4:	ldrb	w9, [x20]
  4037e8:	strb	w8, [x19, #32]
  4037ec:	str	w9, [x19, #36]
  4037f0:	b	40383c <ferror@plt+0x21bc>
  4037f4:	ldr	x8, [x19, #16]
  4037f8:	mov	w9, #0x1                   	// #1
  4037fc:	str	x9, [x19, #24]
  403800:	ldrb	w8, [x8]
  403804:	cbnz	w8, 40386c <ferror@plt+0x21ec>
  403808:	ldr	w8, [x22]
  40380c:	cbnz	w8, 40388c <ferror@plt+0x220c>
  403810:	mov	w8, #0x1                   	// #1
  403814:	mov	x0, x21
  403818:	strb	w8, [x19, #32]
  40381c:	bl	401510 <mbsinit@plt>
  403820:	cbz	w0, 40383c <ferror@plt+0x21bc>
  403824:	strb	wzr, [x19]
  403828:	b	40383c <ferror@plt+0x21bc>
  40382c:	ldr	x0, [x19, #16]
  403830:	bl	401370 <strlen@plt>
  403834:	str	x0, [x19, #24]
  403838:	strb	wzr, [x19, #32]
  40383c:	mov	w8, #0x1                   	// #1
  403840:	strb	w8, [x19, #12]
  403844:	ldp	x20, x19, [sp, #32]
  403848:	ldp	x22, x21, [sp, #16]
  40384c:	ldp	x29, x30, [sp], #48
  403850:	ret
  403854:	add	x0, x19, #0x4
  403858:	bl	401510 <mbsinit@plt>
  40385c:	cbz	w0, 4038ac <ferror@plt+0x222c>
  403860:	mov	w8, #0x1                   	// #1
  403864:	strb	w8, [x19]
  403868:	b	40376c <ferror@plt+0x20ec>
  40386c:	adrp	x0, 404000 <ferror@plt+0x2980>
  403870:	adrp	x1, 404000 <ferror@plt+0x2980>
  403874:	adrp	x3, 404000 <ferror@plt+0x2980>
  403878:	add	x0, x0, #0xaa3
  40387c:	add	x1, x1, #0xacc
  403880:	add	x3, x3, #0xad8
  403884:	mov	w2, #0xb2                  	// #178
  403888:	bl	401620 <__assert_fail@plt>
  40388c:	adrp	x0, 404000 <ferror@plt+0x2980>
  403890:	adrp	x1, 404000 <ferror@plt+0x2980>
  403894:	adrp	x3, 404000 <ferror@plt+0x2980>
  403898:	add	x0, x0, #0xaba
  40389c:	add	x1, x1, #0xacc
  4038a0:	add	x3, x3, #0xad8
  4038a4:	mov	w2, #0xb3                  	// #179
  4038a8:	bl	401620 <__assert_fail@plt>
  4038ac:	adrp	x0, 404000 <ferror@plt+0x2980>
  4038b0:	adrp	x1, 404000 <ferror@plt+0x2980>
  4038b4:	adrp	x3, 404000 <ferror@plt+0x2980>
  4038b8:	add	x0, x0, #0xa53
  4038bc:	add	x1, x1, #0xacc
  4038c0:	add	x3, x3, #0xad8
  4038c4:	mov	w2, #0x96                  	// #150
  4038c8:	bl	401620 <__assert_fail@plt>
  4038cc:	ldr	x8, [x0, #16]
  4038d0:	add	x8, x8, x1
  4038d4:	str	x8, [x0, #16]
  4038d8:	ret
  4038dc:	stp	x29, x30, [sp, #-48]!
  4038e0:	stp	x20, x19, [sp, #32]
  4038e4:	ldrb	w8, [x1]
  4038e8:	mov	x19, x1
  4038ec:	mov	x20, x0
  4038f0:	str	x21, [sp, #16]
  4038f4:	mov	x29, sp
  4038f8:	strb	w8, [x0]
  4038fc:	cbz	w8, 40390c <ferror@plt+0x228c>
  403900:	ldur	x8, [x19, #4]
  403904:	stur	x8, [x20, #4]
  403908:	b	403910 <ferror@plt+0x2290>
  40390c:	stur	xzr, [x20, #4]
  403910:	ldrb	w8, [x19, #12]
  403914:	strb	w8, [x20, #12]
  403918:	ldr	x1, [x19, #16]
  40391c:	add	x8, x19, #0x28
  403920:	cmp	x1, x8
  403924:	b.ne	40393c <ferror@plt+0x22bc>  // b.any
  403928:	ldr	x2, [x19, #24]
  40392c:	add	x21, x20, #0x28
  403930:	mov	x0, x21
  403934:	bl	401340 <memcpy@plt>
  403938:	mov	x1, x21
  40393c:	str	x1, [x20, #16]
  403940:	ldr	x8, [x19, #24]
  403944:	str	x8, [x20, #24]
  403948:	ldrb	w8, [x19, #32]
  40394c:	strb	w8, [x20, #32]
  403950:	cbz	w8, 40395c <ferror@plt+0x22dc>
  403954:	ldr	w8, [x19, #36]
  403958:	str	w8, [x20, #36]
  40395c:	ldp	x20, x19, [sp, #32]
  403960:	ldr	x21, [sp, #16]
  403964:	ldp	x29, x30, [sp], #48
  403968:	ret
  40396c:	stp	x29, x30, [sp, #-96]!
  403970:	stp	x28, x27, [sp, #16]
  403974:	stp	x26, x25, [sp, #32]
  403978:	stp	x24, x23, [sp, #48]
  40397c:	stp	x22, x21, [sp, #64]
  403980:	stp	x20, x19, [sp, #80]
  403984:	mov	x29, sp
  403988:	sub	sp, sp, #0x1, lsl #12
  40398c:	sub	sp, sp, #0x20
  403990:	mov	x20, x4
  403994:	mov	x19, x3
  403998:	mov	x21, x2
  40399c:	mov	x22, x1
  4039a0:	mov	x23, x0
  4039a4:	mov	x0, x2
  4039a8:	mov	x1, xzr
  4039ac:	mov	x2, xzr
  4039b0:	mov	x3, xzr
  4039b4:	mov	x4, xzr
  4039b8:	bl	401560 <iconv@plt>
  4039bc:	mov	x24, xzr
  4039c0:	stp	x22, x23, [sp, #16]
  4039c4:	cbz	x22, 403a24 <ferror@plt+0x23a4>
  4039c8:	add	x25, sp, #0x20
  4039cc:	mov	w26, #0x1000                	// #4096
  4039d0:	add	x1, sp, #0x18
  4039d4:	add	x2, sp, #0x10
  4039d8:	add	x3, sp, #0x8
  4039dc:	mov	x4, sp
  4039e0:	mov	x0, x21
  4039e4:	stp	x26, x25, [sp]
  4039e8:	bl	401560 <iconv@plt>
  4039ec:	cmn	x0, #0x1
  4039f0:	b.ne	403a04 <ferror@plt+0x2384>  // b.any
  4039f4:	bl	401630 <__errno_location@plt>
  4039f8:	ldr	w8, [x0]
  4039fc:	cmp	w8, #0x7
  403a00:	b.ne	403a1c <ferror@plt+0x239c>  // b.any
  403a04:	ldp	x8, x9, [sp, #8]
  403a08:	add	x27, sp, #0x20
  403a0c:	sub	x10, x24, x27
  403a10:	add	x24, x10, x8
  403a14:	cbnz	x9, 4039d0 <ferror@plt+0x2350>
  403a18:	b	403a28 <ferror@plt+0x23a8>
  403a1c:	cmp	w8, #0x16
  403a20:	b.ne	403b64 <ferror@plt+0x24e4>  // b.any
  403a24:	add	x27, sp, #0x20
  403a28:	add	x8, sp, #0x20
  403a2c:	mov	w9, #0x1000                	// #4096
  403a30:	add	x3, sp, #0x8
  403a34:	mov	x4, sp
  403a38:	mov	x0, x21
  403a3c:	mov	x1, xzr
  403a40:	mov	x2, xzr
  403a44:	stp	x9, x8, [sp]
  403a48:	bl	401560 <iconv@plt>
  403a4c:	ldr	x8, [sp, #8]
  403a50:	cmn	x0, #0x1
  403a54:	sub	x8, x8, x27
  403a58:	csel	x8, xzr, x8, eq  // eq = none
  403a5c:	b.eq	403b68 <ferror@plt+0x24e8>  // b.none
  403a60:	add	x25, x8, x24
  403a64:	cbz	x25, 403adc <ferror@plt+0x245c>
  403a68:	ldr	x24, [x19]
  403a6c:	cbz	x24, 403a7c <ferror@plt+0x23fc>
  403a70:	ldr	x8, [x20]
  403a74:	cmp	x8, x25
  403a78:	b.cs	403a8c <ferror@plt+0x240c>  // b.hs, b.nlast
  403a7c:	mov	x0, x25
  403a80:	bl	401440 <malloc@plt>
  403a84:	mov	x24, x0
  403a88:	cbz	x0, 403ae8 <ferror@plt+0x2468>
  403a8c:	mov	x0, x21
  403a90:	mov	x1, xzr
  403a94:	mov	x2, xzr
  403a98:	mov	x3, xzr
  403a9c:	mov	x4, xzr
  403aa0:	bl	401560 <iconv@plt>
  403aa4:	stp	x22, x23, [sp, #24]
  403aa8:	stp	x25, x24, [sp, #8]
  403aac:	cbz	x22, 403b08 <ferror@plt+0x2488>
  403ab0:	add	x1, sp, #0x20
  403ab4:	add	x2, sp, #0x18
  403ab8:	add	x3, sp, #0x10
  403abc:	add	x4, sp, #0x8
  403ac0:	mov	x0, x21
  403ac4:	bl	401560 <iconv@plt>
  403ac8:	cmn	x0, #0x1
  403acc:	b.eq	403af8 <ferror@plt+0x2478>  // b.none
  403ad0:	ldr	x8, [sp, #24]
  403ad4:	cbnz	x8, 403ab0 <ferror@plt+0x2430>
  403ad8:	b	403b08 <ferror@plt+0x2488>
  403adc:	mov	w0, wzr
  403ae0:	str	xzr, [x20]
  403ae4:	b	403b68 <ferror@plt+0x24e8>
  403ae8:	bl	401630 <__errno_location@plt>
  403aec:	mov	w8, #0xc                   	// #12
  403af0:	str	w8, [x0]
  403af4:	b	403b64 <ferror@plt+0x24e4>
  403af8:	bl	401630 <__errno_location@plt>
  403afc:	ldr	w8, [x0]
  403b00:	cmp	w8, #0x16
  403b04:	b.ne	403b40 <ferror@plt+0x24c0>  // b.any
  403b08:	add	x3, sp, #0x10
  403b0c:	add	x4, sp, #0x8
  403b10:	mov	x0, x21
  403b14:	mov	x1, xzr
  403b18:	mov	x2, xzr
  403b1c:	bl	401560 <iconv@plt>
  403b20:	cmn	x0, #0x1
  403b24:	b.eq	403b40 <ferror@plt+0x24c0>  // b.none
  403b28:	ldr	x8, [sp, #8]
  403b2c:	cbnz	x8, 403b8c <ferror@plt+0x250c>
  403b30:	mov	w0, wzr
  403b34:	str	x24, [x19]
  403b38:	str	x25, [x20]
  403b3c:	b	403b68 <ferror@plt+0x24e8>
  403b40:	ldr	x8, [x19]
  403b44:	cmp	x24, x8
  403b48:	b.eq	403b64 <ferror@plt+0x24e4>  // b.none
  403b4c:	bl	401630 <__errno_location@plt>
  403b50:	ldr	w20, [x0]
  403b54:	mov	x19, x0
  403b58:	mov	x0, x24
  403b5c:	bl	401580 <free@plt>
  403b60:	str	w20, [x19]
  403b64:	mov	w0, #0xffffffff            	// #-1
  403b68:	add	sp, sp, #0x1, lsl #12
  403b6c:	add	sp, sp, #0x20
  403b70:	ldp	x20, x19, [sp, #80]
  403b74:	ldp	x22, x21, [sp, #64]
  403b78:	ldp	x24, x23, [sp, #48]
  403b7c:	ldp	x26, x25, [sp, #32]
  403b80:	ldp	x28, x27, [sp, #16]
  403b84:	ldp	x29, x30, [sp], #96
  403b88:	ret
  403b8c:	bl	401500 <abort@plt>
  403b90:	sub	sp, sp, #0x60
  403b94:	stp	x29, x30, [sp, #32]
  403b98:	add	x29, sp, #0x20
  403b9c:	stp	x24, x23, [sp, #48]
  403ba0:	stp	x22, x21, [sp, #64]
  403ba4:	stp	x20, x19, [sp, #80]
  403ba8:	mov	x19, x1
  403bac:	stur	x0, [x29, #-8]
  403bb0:	bl	401370 <strlen@plt>
  403bb4:	lsr	x9, x0, #28
  403bb8:	lsl	x8, x0, #4
  403bbc:	cmp	x9, #0x0
  403bc0:	csel	x20, x8, x0, eq  // eq = none
  403bc4:	add	x23, x20, #0x1
  403bc8:	str	x0, [sp, #16]
  403bcc:	mov	x0, x23
  403bd0:	bl	401440 <malloc@plt>
  403bd4:	mov	x21, x0
  403bd8:	cbz	x0, 403c7c <ferror@plt+0x25fc>
  403bdc:	mov	x0, x19
  403be0:	mov	x1, xzr
  403be4:	mov	x2, xzr
  403be8:	mov	x3, xzr
  403bec:	mov	x4, xzr
  403bf0:	bl	401560 <iconv@plt>
  403bf4:	sub	x1, x29, #0x8
  403bf8:	add	x2, sp, #0x10
  403bfc:	add	x3, sp, #0x8
  403c00:	mov	x4, sp
  403c04:	mov	x0, x19
  403c08:	stp	x20, x21, [sp]
  403c0c:	bl	401560 <iconv@plt>
  403c10:	cmn	x0, #0x1
  403c14:	b.eq	403c8c <ferror@plt+0x260c>  // b.none
  403c18:	mov	x22, x23
  403c1c:	mov	x20, x21
  403c20:	add	x3, sp, #0x8
  403c24:	mov	x4, sp
  403c28:	mov	x0, x19
  403c2c:	mov	x1, xzr
  403c30:	mov	x2, xzr
  403c34:	bl	401560 <iconv@plt>
  403c38:	cmn	x0, #0x1
  403c3c:	b.eq	403d04 <ferror@plt+0x2684>  // b.none
  403c40:	mov	x24, x22
  403c44:	mov	x21, x20
  403c48:	ldr	x8, [sp, #8]
  403c4c:	add	x9, x8, #0x1
  403c50:	str	x9, [sp, #8]
  403c54:	strb	wzr, [x8]
  403c58:	ldr	x8, [sp, #8]
  403c5c:	sub	x1, x8, x21
  403c60:	cmp	x1, x24
  403c64:	b.cs	403dc0 <ferror@plt+0x2740>  // b.hs, b.nlast
  403c68:	mov	x0, x21
  403c6c:	bl	4014c0 <realloc@plt>
  403c70:	cmp	x0, #0x0
  403c74:	csel	x21, x21, x0, eq  // eq = none
  403c78:	b	403dc0 <ferror@plt+0x2740>
  403c7c:	bl	401630 <__errno_location@plt>
  403c80:	mov	w8, #0xc                   	// #12
  403c84:	str	w8, [x0]
  403c88:	b	403dc0 <ferror@plt+0x2740>
  403c8c:	bl	401630 <__errno_location@plt>
  403c90:	mov	x24, x0
  403c94:	ldr	w8, [x24]
  403c98:	cmp	w8, #0x7
  403c9c:	b.ne	403d94 <ferror@plt+0x2714>  // b.any
  403ca0:	lsl	x22, x23, #1
  403ca4:	cmp	x22, x23
  403ca8:	b.ls	403d7c <ferror@plt+0x26fc>  // b.plast
  403cac:	ldr	x23, [sp, #8]
  403cb0:	mov	x0, x21
  403cb4:	mov	x1, x22
  403cb8:	bl	4014c0 <realloc@plt>
  403cbc:	cbz	x0, 403d7c <ferror@plt+0x26fc>
  403cc0:	sub	x8, x23, x21
  403cc4:	add	x9, x0, x8
  403cc8:	mvn	x8, x8
  403ccc:	mov	x20, x0
  403cd0:	add	x8, x22, x8
  403cd4:	sub	x1, x29, #0x8
  403cd8:	add	x2, sp, #0x10
  403cdc:	add	x3, sp, #0x8
  403ce0:	mov	x4, sp
  403ce4:	mov	x0, x19
  403ce8:	stp	x8, x9, [sp]
  403cec:	bl	401560 <iconv@plt>
  403cf0:	cmn	x0, #0x1
  403cf4:	mov	x21, x20
  403cf8:	mov	x23, x22
  403cfc:	b.eq	403c94 <ferror@plt+0x2614>  // b.none
  403d00:	b	403c20 <ferror@plt+0x25a0>
  403d04:	bl	401630 <__errno_location@plt>
  403d08:	mov	x23, x0
  403d0c:	ldr	w8, [x23]
  403d10:	cmp	w8, #0x7
  403d14:	b.ne	403da0 <ferror@plt+0x2720>  // b.any
  403d18:	lsl	x24, x22, #1
  403d1c:	cmp	x24, x22
  403d20:	b.ls	403d88 <ferror@plt+0x2708>  // b.plast
  403d24:	ldr	x22, [sp, #8]
  403d28:	mov	x0, x20
  403d2c:	mov	x1, x24
  403d30:	bl	4014c0 <realloc@plt>
  403d34:	cbz	x0, 403d88 <ferror@plt+0x2708>
  403d38:	sub	x8, x22, x20
  403d3c:	add	x9, x0, x8
  403d40:	mvn	x8, x8
  403d44:	mov	x21, x0
  403d48:	add	x8, x24, x8
  403d4c:	add	x3, sp, #0x8
  403d50:	mov	x4, sp
  403d54:	mov	x0, x19
  403d58:	mov	x1, xzr
  403d5c:	mov	x2, xzr
  403d60:	stp	x8, x9, [sp]
  403d64:	bl	401560 <iconv@plt>
  403d68:	cmn	x0, #0x1
  403d6c:	mov	x20, x21
  403d70:	mov	x22, x24
  403d74:	b.eq	403d0c <ferror@plt+0x268c>  // b.none
  403d78:	b	403c48 <ferror@plt+0x25c8>
  403d7c:	mov	w8, #0xc                   	// #12
  403d80:	str	w8, [x24]
  403d84:	b	403da4 <ferror@plt+0x2724>
  403d88:	mov	w8, #0xc                   	// #12
  403d8c:	str	w8, [x23]
  403d90:	b	403da0 <ferror@plt+0x2720>
  403d94:	cmp	w8, #0x16
  403d98:	b.eq	403c18 <ferror@plt+0x2598>  // b.none
  403d9c:	mov	x20, x21
  403da0:	mov	x21, x20
  403da4:	bl	401630 <__errno_location@plt>
  403da8:	ldr	w20, [x0]
  403dac:	mov	x19, x0
  403db0:	mov	x0, x21
  403db4:	bl	401580 <free@plt>
  403db8:	mov	x21, xzr
  403dbc:	str	w20, [x19]
  403dc0:	mov	x0, x21
  403dc4:	ldp	x20, x19, [sp, #80]
  403dc8:	ldp	x22, x21, [sp, #64]
  403dcc:	ldp	x24, x23, [sp, #48]
  403dd0:	ldp	x29, x30, [sp, #32]
  403dd4:	add	sp, sp, #0x60
  403dd8:	ret
  403ddc:	stp	x29, x30, [sp, #-48]!
  403de0:	stp	x22, x21, [sp, #16]
  403de4:	stp	x20, x19, [sp, #32]
  403de8:	ldrb	w8, [x0]
  403dec:	mov	x19, x0
  403df0:	mov	x29, sp
  403df4:	cbz	w8, 403e68 <ferror@plt+0x27e8>
  403df8:	mov	x21, x1
  403dfc:	mov	x0, x1
  403e00:	mov	x1, x2
  403e04:	mov	x20, x2
  403e08:	bl	402bb0 <ferror@plt+0x1530>
  403e0c:	cbz	w0, 403e68 <ferror@plt+0x27e8>
  403e10:	mov	x0, x20
  403e14:	mov	x1, x21
  403e18:	bl	4015d0 <iconv_open@plt>
  403e1c:	cmn	x0, #0x1
  403e20:	b.eq	403e88 <ferror@plt+0x2808>  // b.none
  403e24:	mov	x20, x0
  403e28:	mov	x0, x19
  403e2c:	mov	x1, x20
  403e30:	bl	403b90 <ferror@plt+0x2510>
  403e34:	mov	x19, x0
  403e38:	cbz	x0, 403e90 <ferror@plt+0x2810>
  403e3c:	mov	x0, x20
  403e40:	bl	4013c0 <iconv_close@plt>
  403e44:	tbz	w0, #31, 403ea8 <ferror@plt+0x2828>
  403e48:	bl	401630 <__errno_location@plt>
  403e4c:	ldr	w21, [x0]
  403e50:	mov	x20, x0
  403e54:	mov	x0, x19
  403e58:	bl	401580 <free@plt>
  403e5c:	mov	x19, xzr
  403e60:	str	w21, [x20]
  403e64:	b	403ea8 <ferror@plt+0x2828>
  403e68:	mov	x0, x19
  403e6c:	bl	4014d0 <strdup@plt>
  403e70:	mov	x19, x0
  403e74:	cbnz	x0, 403ea8 <ferror@plt+0x2828>
  403e78:	bl	401630 <__errno_location@plt>
  403e7c:	mov	w8, #0xc                   	// #12
  403e80:	str	w8, [x0]
  403e84:	b	403ea8 <ferror@plt+0x2828>
  403e88:	mov	x19, xzr
  403e8c:	b	403ea8 <ferror@plt+0x2828>
  403e90:	bl	401630 <__errno_location@plt>
  403e94:	ldr	w22, [x0]
  403e98:	mov	x21, x0
  403e9c:	mov	x0, x20
  403ea0:	bl	4013c0 <iconv_close@plt>
  403ea4:	str	w22, [x21]
  403ea8:	mov	x0, x19
  403eac:	ldp	x20, x19, [sp, #32]
  403eb0:	ldp	x22, x21, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #48
  403eb8:	ret
  403ebc:	stp	x29, x30, [sp, #-32]!
  403ec0:	stp	x20, x19, [sp, #16]
  403ec4:	mov	x19, x1
  403ec8:	mov	w1, wzr
  403ecc:	mov	x2, x19
  403ed0:	mov	x29, sp
  403ed4:	mov	x20, x0
  403ed8:	bl	4015e0 <memchr@plt>
  403edc:	sub	x8, x0, x20
  403ee0:	cmp	x0, #0x0
  403ee4:	csinc	x0, x19, x8, eq  // eq = none
  403ee8:	ldp	x20, x19, [sp, #16]
  403eec:	ldp	x29, x30, [sp], #32
  403ef0:	ret
  403ef4:	sub	sp, sp, #0x40
  403ef8:	stp	x29, x30, [sp, #16]
  403efc:	add	x29, sp, #0x10
  403f00:	cmp	x0, #0x0
  403f04:	sub	x8, x29, #0x4
  403f08:	stp	x20, x19, [sp, #48]
  403f0c:	csel	x20, x8, x0, eq  // eq = none
  403f10:	mov	x0, x20
  403f14:	stp	x22, x21, [sp, #32]
  403f18:	mov	x22, x2
  403f1c:	mov	x19, x1
  403f20:	bl	401330 <mbrtowc@plt>
  403f24:	mov	x21, x0
  403f28:	cbz	x22, 403f4c <ferror@plt+0x28cc>
  403f2c:	cmn	x21, #0x2
  403f30:	b.cc	403f4c <ferror@plt+0x28cc>  // b.lo, b.ul, b.last
  403f34:	mov	w0, wzr
  403f38:	bl	403f64 <ferror@plt+0x28e4>
  403f3c:	tbnz	w0, #0, 403f4c <ferror@plt+0x28cc>
  403f40:	ldrb	w8, [x19]
  403f44:	mov	w21, #0x1                   	// #1
  403f48:	str	w8, [x20]
  403f4c:	mov	x0, x21
  403f50:	ldp	x20, x19, [sp, #48]
  403f54:	ldp	x22, x21, [sp, #32]
  403f58:	ldp	x29, x30, [sp, #16]
  403f5c:	add	sp, sp, #0x40
  403f60:	ret
  403f64:	stp	x29, x30, [sp, #-32]!
  403f68:	mov	x1, xzr
  403f6c:	str	x19, [sp, #16]
  403f70:	mov	x29, sp
  403f74:	bl	401670 <setlocale@plt>
  403f78:	cbz	x0, 403fa4 <ferror@plt+0x2924>
  403f7c:	adrp	x1, 404000 <ferror@plt+0x2980>
  403f80:	add	x1, x1, #0xb08
  403f84:	mov	x19, x0
  403f88:	bl	401540 <strcmp@plt>
  403f8c:	cbz	w0, 403fac <ferror@plt+0x292c>
  403f90:	adrp	x1, 404000 <ferror@plt+0x2980>
  403f94:	add	x1, x1, #0xb0a
  403f98:	mov	x0, x19
  403f9c:	bl	401540 <strcmp@plt>
  403fa0:	cbz	w0, 403fac <ferror@plt+0x292c>
  403fa4:	mov	w0, #0x1                   	// #1
  403fa8:	b	403fb0 <ferror@plt+0x2930>
  403fac:	mov	w0, wzr
  403fb0:	ldr	x19, [sp, #16]
  403fb4:	ldp	x29, x30, [sp], #32
  403fb8:	ret
  403fbc:	stp	x29, x30, [sp, #-16]!
  403fc0:	cmn	x0, #0x21
  403fc4:	mov	x29, sp
  403fc8:	b.hi	403ff4 <ferror@plt+0x2974>  // b.pmore
  403fcc:	add	x0, x0, #0x20
  403fd0:	bl	401440 <malloc@plt>
  403fd4:	cbz	x0, 403ff8 <ferror@plt+0x2978>
  403fd8:	add	x9, x0, #0x10
  403fdc:	and	x9, x9, #0xffffffffffffffe0
  403fe0:	mov	x8, x0
  403fe4:	orr	x0, x9, #0x10
  403fe8:	sub	w8, w0, w8
  403fec:	sturb	w8, [x0, #-1]
  403ff0:	b	403ff8 <ferror@plt+0x2978>
  403ff4:	mov	x0, xzr
  403ff8:	ldp	x29, x30, [sp], #16
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-16]!
  404004:	tst	x0, #0xf
  404008:	mov	x29, sp
  40400c:	b.ne	40402c <ferror@plt+0x29ac>  // b.any
  404010:	tbnz	w0, #4, 40401c <ferror@plt+0x299c>
  404014:	ldp	x29, x30, [sp], #16
  404018:	ret
  40401c:	ldurb	w8, [x0, #-1]
  404020:	sub	x0, x0, x8
  404024:	ldp	x29, x30, [sp], #16
  404028:	b	401580 <free@plt>
  40402c:	bl	401500 <abort@plt>
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	str	x19, [sp, #16]
  404038:	mov	x29, sp
  40403c:	mov	w19, w0
  404040:	bl	401450 <wcwidth@plt>
  404044:	tbz	w0, #31, 404058 <ferror@plt+0x29d8>
  404048:	mov	w0, w19
  40404c:	bl	401400 <iswcntrl@plt>
  404050:	cmp	w0, #0x0
  404054:	cset	w0, eq  // eq = none
  404058:	ldr	x19, [sp, #16]
  40405c:	ldp	x29, x30, [sp], #32
  404060:	ret
  404064:	stp	x29, x30, [sp, #-48]!
  404068:	str	x21, [sp, #16]
  40406c:	stp	x20, x19, [sp, #32]
  404070:	mov	x8, x1
  404074:	mov	x19, x1
  404078:	ldr	x1, [x8], #24
  40407c:	mov	x20, x0
  404080:	mov	x29, sp
  404084:	cmp	x1, x8
  404088:	b.ne	4040a0 <ferror@plt+0x2a20>  // b.any
  40408c:	ldr	x2, [x19, #8]
  404090:	add	x21, x20, #0x18
  404094:	mov	x0, x21
  404098:	bl	401340 <memcpy@plt>
  40409c:	mov	x1, x21
  4040a0:	str	x1, [x20]
  4040a4:	ldr	x8, [x19, #8]
  4040a8:	str	x8, [x20, #8]
  4040ac:	ldrb	w8, [x19, #16]
  4040b0:	strb	w8, [x20, #16]
  4040b4:	cbz	w8, 4040c0 <ferror@plt+0x2a40>
  4040b8:	ldr	w8, [x19, #20]
  4040bc:	str	w8, [x20, #20]
  4040c0:	ldp	x20, x19, [sp, #32]
  4040c4:	ldr	x21, [sp, #16]
  4040c8:	ldp	x29, x30, [sp], #48
  4040cc:	ret
  4040d0:	lsr	w8, w0, #3
  4040d4:	adrp	x9, 404000 <ferror@plt+0x2980>
  4040d8:	and	x8, x8, #0x1c
  4040dc:	add	x9, x9, #0xb10
  4040e0:	ldr	w8, [x9, x8]
  4040e4:	lsr	w8, w8, w0
  4040e8:	and	w0, w8, #0x1
  4040ec:	ret
  4040f0:	sub	sp, sp, #0x60
  4040f4:	stp	x29, x30, [sp, #64]
  4040f8:	str	x19, [sp, #80]
  4040fc:	add	x29, sp, #0x40
  404100:	mov	x19, x0
  404104:	bl	401590 <__ctype_get_mb_cur_max@plt>
  404108:	cmp	x0, #0x2
  40410c:	b.cc	404180 <ferror@plt+0x2b00>  // b.lo, b.ul, b.last
  404110:	mov	x0, sp
  404114:	str	x19, [sp, #16]
  404118:	strb	wzr, [sp]
  40411c:	stur	xzr, [sp, #4]
  404120:	strb	wzr, [sp, #12]
  404124:	bl	403744 <ferror@plt+0x20c4>
  404128:	ldrb	w8, [sp, #32]
  40412c:	cbz	w8, 40413c <ferror@plt+0x2abc>
  404130:	ldr	w8, [sp, #36]
  404134:	mov	x19, xzr
  404138:	cbz	w8, 40416c <ferror@plt+0x2aec>
  40413c:	mov	x19, xzr
  404140:	ldp	x9, x8, [sp, #16]
  404144:	mov	x0, sp
  404148:	add	x19, x19, #0x1
  40414c:	strb	wzr, [sp, #12]
  404150:	add	x8, x9, x8
  404154:	str	x8, [sp, #16]
  404158:	bl	403744 <ferror@plt+0x20c4>
  40415c:	ldrb	w9, [sp, #32]
  404160:	ldr	w8, [sp, #36]
  404164:	cbz	w9, 404140 <ferror@plt+0x2ac0>
  404168:	cbnz	w8, 404140 <ferror@plt+0x2ac0>
  40416c:	mov	x0, x19
  404170:	ldr	x19, [sp, #80]
  404174:	ldp	x29, x30, [sp, #64]
  404178:	add	sp, sp, #0x60
  40417c:	ret
  404180:	mov	x0, x19
  404184:	ldr	x19, [sp, #80]
  404188:	ldp	x29, x30, [sp, #64]
  40418c:	add	sp, sp, #0x60
  404190:	b	401370 <strlen@plt>
  404194:	nop
  404198:	stp	x29, x30, [sp, #-64]!
  40419c:	mov	x29, sp
  4041a0:	stp	x19, x20, [sp, #16]
  4041a4:	adrp	x20, 414000 <ferror@plt+0x12980>
  4041a8:	add	x20, x20, #0xdf0
  4041ac:	stp	x21, x22, [sp, #32]
  4041b0:	adrp	x21, 414000 <ferror@plt+0x12980>
  4041b4:	add	x21, x21, #0xde8
  4041b8:	sub	x20, x20, x21
  4041bc:	mov	w22, w0
  4041c0:	stp	x23, x24, [sp, #48]
  4041c4:	mov	x23, x1
  4041c8:	mov	x24, x2
  4041cc:	bl	4012f0 <mbrtowc@plt-0x40>
  4041d0:	cmp	xzr, x20, asr #3
  4041d4:	b.eq	404200 <ferror@plt+0x2b80>  // b.none
  4041d8:	asr	x20, x20, #3
  4041dc:	mov	x19, #0x0                   	// #0
  4041e0:	ldr	x3, [x21, x19, lsl #3]
  4041e4:	mov	x2, x24
  4041e8:	add	x19, x19, #0x1
  4041ec:	mov	x1, x23
  4041f0:	mov	w0, w22
  4041f4:	blr	x3
  4041f8:	cmp	x20, x19
  4041fc:	b.ne	4041e0 <ferror@plt+0x2b60>  // b.any
  404200:	ldp	x19, x20, [sp, #16]
  404204:	ldp	x21, x22, [sp, #32]
  404208:	ldp	x23, x24, [sp, #48]
  40420c:	ldp	x29, x30, [sp], #64
  404210:	ret
  404214:	nop
  404218:	ret
  40421c:	nop
  404220:	adrp	x2, 415000 <ferror@plt+0x13980>
  404224:	mov	x1, #0x0                   	// #0
  404228:	ldr	x2, [x2, #440]
  40422c:	b	4013e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404230 <.fini>:
  404230:	stp	x29, x30, [sp, #-16]!
  404234:	mov	x29, sp
  404238:	ldp	x29, x30, [sp], #16
  40423c:	ret
