V 000035 56 361 1268927660101 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 42
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 43
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 362 1268927660106 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 83
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 84
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927660111 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 123
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 124
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927660116 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 164
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 165
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 166
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927660121 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 206
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 207
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 208
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927660128 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 248
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 249
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 250
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927660133 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 289
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 290
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 291
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 807 1268927660138 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 337
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 338
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 339
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 340
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 808 1268927660143 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 386
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 387
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 388
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 389
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927660148 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 428
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 429
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 430
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 431
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927660157 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 473
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 474
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 808 1268927660162 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 519
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 520
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 521
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 522
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 473 1268927660167 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 561
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 562
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 563
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927660172 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 601
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 602
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 603
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927660181 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 642
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 643
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 644
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927660195 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 683
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 684
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 685
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 584 1268927660200 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 725
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 726
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 727
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 728
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927660205 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 768
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 769
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 770
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 771
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 584 1268927660210 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 813
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 814
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927660237 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 853
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 854
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 855
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 856
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927660254 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 896
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 897
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 898
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 899
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 651 1268927660263 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 944
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 945
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 946
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927660268 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 986
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 988
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927660273 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1027
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1028
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1029
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927660278 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1069
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1070
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1071
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1072
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927660284 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1111
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1112
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1113
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1114
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927660293 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1153
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1154
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1155
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1156
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 811 1268927660302 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 1202
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1203
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1204
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1205
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927660332 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1244
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1245
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1246
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927660348 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1285
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1286
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1287
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927660353 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 525 1268927660358 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 1368
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 1369
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 1370
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927660363 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1407
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927660368 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1446
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927660373 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1485
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 528 1268927660379 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 1528
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 1529
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1530
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 262 1268927660394 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 1567
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 1053 1268927660399 CM8A
(_unit CM8A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 1)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 1)
		(_specparam InputLoad$SA integer 1)
		(_specparam InputLoad$SB integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1614
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1615
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1616
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1617
			(_port B1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1619
			(_port SA in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1620
			(_port SB in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1621
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1622
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000034 56 759 1268927660410 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 1665
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 1668
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1669
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1671
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1672
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 762 1268927660419 DF1A
(_unit DF1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 1715
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 1718
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1719
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1721
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1722
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 760 1268927660428 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 1766
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 1769
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1770
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1772
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1773
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 762 1268927660437 DF1C
(_unit DF1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 1817
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 1820
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1821
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1823
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1824
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1277 1268927660456 DFC1
(_unit DFC1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 1870
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 1872
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 1875
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1876
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1879
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1882
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1883
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1884
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 1886
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1278 1268927660472 DFC1A
(_unit DFC1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 1932
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 1934
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 1937
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1938
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 1941
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1944
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1945
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 1946
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 1948
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1259 1268927660481 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 1994
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 1996
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 1999
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2000
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2003
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2006
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2007
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2008
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2010
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1281 1268927660504 DFC1C
(_unit DFC1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 2056
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2058
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 2061
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2062
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2065
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2068
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2069
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2070
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2072
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1259 1268927660518 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2118
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2120
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2123
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2124
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2127
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2130
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2131
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2132
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2134
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927660534 DFC1E
(_unit DFC1E
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 2180
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2182
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 2185
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2186
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2189
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2192
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2193
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2194
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2196
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1281 1268927660551 DFC1F
(_unit DFC1F
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 2242
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2244
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 2247
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2248
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2251
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2254
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2255
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2256
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2258
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927660565 DFC1G
(_unit DFC1G
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 2304
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2306
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 2309
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2310
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2313
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2316
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2317
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2318
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2320
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1067 1268927660585 DFE
(_unit DFE
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 2366
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2369
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2370
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2372
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2373
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2375
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2376
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1088 1268927660612 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 2422
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2425
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2426
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2428
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2429
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2431
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2432
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1088 1268927660621 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2478
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2481
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2482
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2484
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2485
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2487
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2488
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2050 1268927660630 DFE2D
(_unit DFE2D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2545
			(_code  1 NT*E*AN*CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2548
			(_code  2 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2550
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2553
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2554
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2556
			(_port E (negedge))
			(_port CLK (negedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2557
			(_port CLK (negedge))
			(_port E (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2560
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2562
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2566
			(_port CLK (negedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2567
			(_port CLK (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2569
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2570
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2572
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2573
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  11 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1559 1268927660649 DFE3A
(_unit DFE3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 2624
			(_code  1 E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2626
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2629
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2630
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2632
			(_port E (posedge))
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2633
			(_port CLK (posedge))
			(_port E (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2636
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2639
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2640
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2641
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2643
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1559 1268927660675 DFE3B
(_unit DFE3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2693
			(_code  1 E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2695
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2698
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2699
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2701
			(_port E (posedge))
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2702
			(_port CLK (negedge))
			(_port E (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2705
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2708
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2709
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2710
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2712
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1563 1268927660684 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 2762
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2764
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2767
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2768
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2771
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2774
			(_port E (negedge))
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2775
			(_port CLK (posedge))
			(_port E (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2777
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2778
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2779
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2781
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1563 1268927660691 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2832
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2834
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2837
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2838
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2840
			(_port E (negedge))
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2841
			(_port CLK (negedge))
			(_port E (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2844
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2847
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2848
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2849
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2851
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1563 1268927660722 DFE4
(_unit DFE4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 2901
			(_code  1 E*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2903
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 2906
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2907
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2909
			(_port E (posedge))
			(_port CLK (posedge) (_code  4 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2910
			(_port CLK (posedge))
			(_port E (negedge) (_code  5 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2913
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2916
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2917
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2919
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2920
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1564 1268927660738 DFE4A
(_unit DFE4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 2970
			(_code  1 E*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2972
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 2975
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2976
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2978
			(_port E (posedge))
			(_port CLK (negedge) (_code  4 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2979
			(_port CLK (negedge))
			(_port E (negedge) (_code  5 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2982
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2985
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2986
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2988
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2989
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1574 1268927660747 DFE4B
(_unit DFE4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 3038
			(_code  1 NT*E*OR*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3040
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3043
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3044
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3046
			(_port E (negedge))
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3047
			(_port CLK (posedge))
			(_port E (posedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3050
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3053
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3054
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3056
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3057
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  8 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1574 1268927660770 DFE4C
(_unit DFE4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam InputLoad$PRE integer 3)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 3106
			(_code  1 NT*E*OR*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3108
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3111
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3112
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3114
			(_port E (negedge))
			(_port CLK (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3115
			(_port CLK (negedge))
			(_port E (posedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3118
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3121
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3122
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3123
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3125
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  8 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1068 1268927660789 DFEA
(_unit DFEA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 3172
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3175
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3176
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3178
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3179
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3181
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3182
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2046 1268927660800 DFEB
(_unit DFEB
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 3238
			(_code  1 E*AN*CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3241
			(_code  2 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3243
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3246
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3247
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3249
			(_port E (posedge))
			(_port CLK (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3250
			(_port CLK (posedge))
			(_port E (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3253
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3255
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3259
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3260
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3262
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3263
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3265
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3266
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  11 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2046 1268927660809 DFEC
(_unit DFEC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 3323
			(_code  1 E*AN*CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3326
			(_code  2 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3328
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3331
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3332
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3334
			(_port E (posedge))
			(_port CLK (negedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3335
			(_port CLK (negedge))
			(_port E (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3338
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3340
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3343
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3344
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3346
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3347
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3349
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3350
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  11 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2049 1268927660814 DFED
(_unit DFED
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 3406
			(_code  1 NT*E*AN*CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3409
			(_code  2 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3411
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3414
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3415
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3417
			(_port E (negedge))
			(_port CLK (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3418
			(_port CLK (posedge))
			(_port E (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3421
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3423
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3427
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3428
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3430
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3431
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3433
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3434
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  11 EN2))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1452 1268927660819 DFM
(_unit DFM
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 3483
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 3485
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 3488
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3489
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3491
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3492
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3494
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3495
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3497
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3498
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1457 1268927660832 DFM1B
(_unit DFM1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 3547
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 3549
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 3552
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3553
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3554
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3555
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3557
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3558
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3560
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3561
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1457 1268927660841 DFM1C
(_unit DFM1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 3610
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 3612
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 3615
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3616
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3617
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3618
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3619
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3620
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3622
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3623
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1932 1268927660850 DFM3
(_unit DFM3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 3679
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 3681
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 3683
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3686
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3687
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3688
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3689
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3691
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3692
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3695
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3698
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3699
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3700
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3702
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1925 1268927660866 DFM3B
(_unit DFM3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 3758
			(_code  1 NT*S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 3760
			(_code  2 S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 3762
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3765
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3766
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3767
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3768
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3770
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3771
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3774
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3777
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3778
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3779
			(_port CLK (posedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3781
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1933 1268927660882 DFM3E
(_unit DFM3E
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 3837
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 3839
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 3841
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3844
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3845
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3846
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3847
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3849
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3850
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3853
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3856
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3857
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3858
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3860
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1937 1268927660899 DFM3F
(_unit DFM3F
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 3916
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 3918
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 3920
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 3923
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3924
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3925
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3926
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3928
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3929
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3932
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3935
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3936
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3937
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3939
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1937 1268927660913 DFM3G
(_unit DFM3G
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 3995
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 3997
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 3999
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 4002
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4003
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4004
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4005
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4007
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4008
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4011
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4014
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4015
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4016
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4018
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1932 1268927660939 DFM4
(_unit DFM4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4074
			(_code  1 NT*S*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4076
			(_code  2 S*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 4078
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4081
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4082
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4083
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4084
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4086
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4087
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4090
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4093
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4094
			(_port CLK (posedge) (_code  9 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4095
			(_port CLK (negedge) (_code  10 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4097
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1925 1268927660948 DFM4A
(_unit DFM4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4153
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4155
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 4157
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4160
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4161
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4162
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4163
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4165
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4166
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4169
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4171
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4172
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4173
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4175
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1925 1268927660957 DFM4B
(_unit DFM4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 4231
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 4233
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 4235
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4238
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4239
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4240
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4241
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4243
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4244
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4247
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4250
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4251
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4252
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4254
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1929 1268927660987 DFM4C
(_unit DFM4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 4309
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 4311
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 4313
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4316
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4317
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4318
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4319
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4321
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4322
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4325
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4328
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4329
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4330
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4332
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1929 1268927661008 DFM4D
(_unit DFM4D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 4388
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 4390
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 4392
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4395
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4396
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4397
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4398
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4400
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4401
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4404
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4407
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4408
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4409
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4411
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1933 1268927661017 DFM4E
(_unit DFM4E
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 4467
			(_code  1 NT*S*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 4469
			(_code  2 S*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 4471
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4474
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4475
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4476
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4477
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4479
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4480
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4483
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4486
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4487
			(_port CLK (negedge) (_code  9 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4488
			(_port CLK (posedge) (_code  10 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4490
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2445 1268927661026 DFM5A
(_unit DFM5A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4553
			(_code  1 NT*S*AN*NT*PRE*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4555
			(_code  2 S*AN*NT*PRE*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 4558
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 4560
			(_code  4 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4563
			(_port A ())
			(_port CLK (posedge) (_code  5 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4564
			(_port CLK (posedge))
			(_port A () (_code  6 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4565
			(_port B ())
			(_port CLK (posedge) (_code  7 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4566
			(_port CLK (posedge))
			(_port B () (_code  8 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4568
			(_port S ())
			(_port CLK (posedge) (_code  9 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4569
			(_port CLK (posedge))
			(_port S () (_code  10 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4572
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4574
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4577
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4578
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4579
			(_port CLK (posedge) (_code  11 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4580
			(_port CLK (negedge) (_code  12 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4582
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4583
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  14 PRE_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2445 1268927661035 DFM5B
(_unit DFM5B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 4645
			(_code  1 NT*S*AN*NT*PRE*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 4647
			(_code  2 S*AN*NT*PRE*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 4650
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 4652
			(_code  4 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4655
			(_port A ())
			(_port CLK (negedge) (_code  5 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4656
			(_port CLK (negedge))
			(_port A () (_code  6 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4657
			(_port B ())
			(_port CLK (negedge) (_code  7 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4658
			(_port CLK (negedge))
			(_port B () (_code  8 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4660
			(_port S ())
			(_port CLK (negedge) (_code  9 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4661
			(_port CLK (negedge))
			(_port S () (_code  10 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4664
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4666
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4669
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4670
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4671
			(_port CLK (posedge) (_code  11 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4672
			(_port CLK (negedge) (_code  12 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4674
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4675
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  14 PRE_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1453 1268927661044 DFMA
(_unit DFMA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 4724
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 4726
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 4729
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4730
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4731
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4732
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4734
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4735
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4737
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4738
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1924 1268927661053 DFMB
(_unit DFMB
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4793
			(_code  1 NT*S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4795
			(_code  2 S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 4797
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4800
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4801
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4802
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4803
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4805
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4806
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4809
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4812
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4813
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4814
			(_port CLK (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4816
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1746 1268927661098 DFME1A
(_unit DFME1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4874
			(_code  1 NT*S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4876
			(_code  2 S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 4879
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4880
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4881
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4882
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4884
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4885
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4887
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4888
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4890
			(_port CLK (posedge) (_code  9 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4891
			(_port CLK (negedge) (_code  10 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1277 1268927661103 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 4937
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4939
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4942
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4943
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4946
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4949
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4950
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4951
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4953
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1278 1268927661117 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 4999
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5001
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5004
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5005
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5008
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5011
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5012
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5013
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5015
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1259 1268927661132 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 5061
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5063
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5066
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5067
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5070
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5073
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5074
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5075
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5077
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1281 1268927661141 DFP1C
(_unit DFP1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 5123
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5125
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 5128
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5129
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5132
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5135
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5136
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5137
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5139
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1259 1268927661150 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 5185
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5187
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5190
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5191
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5194
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5197
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5198
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5199
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5201
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927661159 DFP1E
(_unit DFP1E
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 5247
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5249
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5252
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5253
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5256
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5259
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5260
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5261
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5263
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1281 1268927661168 DFP1F
(_unit DFP1F
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 5309
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5311
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 5314
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5315
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5318
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5321
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5322
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5323
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5325
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927661180 DFP1G
(_unit DFP1G
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 5371
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5373
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5376
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5377
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5380
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5384
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5385
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5386
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5388
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1770 1268927661189 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 5439
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5442
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 5445
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5448
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5449
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5452
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5454
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5457
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5458
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5459
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5460
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5462
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5463
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1817 1268927661198 DFPCA
(_unit DFPCA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 5516
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5519
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 5522
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5525
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5526
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5529
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5531
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5534
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5535
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5536
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5537
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5539
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5540
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 722 1268927661206 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 5587
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 5589
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5592
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5593
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5595
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 726 1268927661215 DL1A
(_unit DL1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 5640
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 5642
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5645
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5646
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5648
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 726 1268927661224 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 5694
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 5696
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5699
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5700
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5702
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 729 1268927661233 DL1C
(_unit DL1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 5747
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 5749
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5752
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5753
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5755
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2014 1268927661242 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 5806
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 5808
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5811
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 5814
			(_code  4 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 5817
			(_code  5 G*AN*NT*PRE)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5820
			(_code  6 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5824
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5825
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5828
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5830
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5833
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5835
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5836
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5838
			(_port CLR (posedge))
			(_port G (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5839
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2030 1268927661251 DL2B
(_unit DL2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 5890
			(_code  1 NT*G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 5892
			(_code  2 NT*CLR*AN*PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5895
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 5898
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 5901
			(_code  5 NT*G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 5904
			(_code  6 NT*G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5908
			(_port D ())
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5909
			(_port G (posedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5912
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5914
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5917
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5919
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5920
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5922
			(_port CLR (negedge))
			(_port G (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5923
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2023 1268927661260 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 5974
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 5976
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5979
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 5982
			(_code  4 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 5985
			(_code  5 NT*G*AN*NT*PRE)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5988
			(_code  6 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5992
			(_port D ())
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5993
			(_port G (posedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5996
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5998
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6001
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6003
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6004
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6006
			(_port CLR (posedge))
			(_port G (posedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6007
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2021 1268927661284 DL2D
(_unit DL2D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 6058
			(_code  1 G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 6060
			(_code  2 NT*CLR*AN*PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6063
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 6066
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 6069
			(_code  5 G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 6072
			(_code  6 G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6076
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6077
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6080
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6082
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6085
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6087
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6088
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6090
			(_port CLR (negedge))
			(_port G (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6091
			(_port PRE (posedge))
			(_port G (negedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1342 1268927661300 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6138
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6141
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6143
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6146
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6149
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6150
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6153
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6156
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6157
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6159
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1361 1268927661309 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6206
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6209
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6211
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6214
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6217
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6218
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6221
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6224
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6225
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6227
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1368 1268927661318 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6274
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6277
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6279
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6282
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6285
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6286
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6289
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6292
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6293
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6295
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1367 1268927661327 DLC1F
(_unit DLC1F
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 6342
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 6345
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6347
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 6350
			(_code  3 G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6353
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6354
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6357
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6360
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6361
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6363
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1373 1268927661347 DLC1G
(_unit DLC1G
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 6410
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 6413
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6415
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 6418
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6421
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6422
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6425
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6428
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6429
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6431
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1349 1268927661366 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6478
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6481
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6483
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6486
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6489
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6490
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6493
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6496
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6497
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6499
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1438 1268927661375 DLE
(_unit DLE
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6545
			(_code  1 G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6548
			(_code  2 E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6551
			(_code  3 G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6554
			(_port D ())
			(_port G (negedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6555
			(_port G (negedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6557
			(_port E (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6558
			(_port G (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6560
			(_port G (posedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6561
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6564
			(_port D ())
			(_port E (negedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6565
			(_port E (negedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1277 1268927661409 DLE1D
(_unit DLE1D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 6611
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 6614
			(_code  2 NT*E)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 6617
			(_code  3 NT*G)
			(_port E in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6620
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6621
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6623
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6624
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6627
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6628
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2155 1268927661430 DLE2A
(_unit DLE2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6683
			(_code  1 NT*G*AN*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6686
			(_code  2 E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6689
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6691
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6694
			(_code  4 NT*G*AN*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6697
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6698
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6700
			(_port D ())
			(_port E (negedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6701
			(_port E (negedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6703
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6704
			(_port E (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6705
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6707
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6708
			(_port G (posedge) (_code  12 E))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6710
			(_port CLR (negedge))
			(_port E (negedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6711
			(_port E (negedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2156 1268927661444 DLE2B
(_unit DLE2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6767
			(_code  1 NT*G*AN*NT*E*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6770
			(_code  2 NT*E*AN*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6773
			(_code  3 NT*G*AN*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6775
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 6778
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6781
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6782
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6784
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6785
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6788
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6789
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6790
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6792
			(_port CLR (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6793
			(_port G (posedge) (_code  12 E_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6795
			(_port CLR (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6796
			(_port E (posedge) (_code  14 G_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2207 1268927661453 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 6857
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6860
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6863
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6865
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6868
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6870
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6871
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6873
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6874
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6877
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6878
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6879
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6881
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6882
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6884
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6885
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2155 1268927661462 DLE3A
(_unit DLE3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 6942
			(_code  1 NT*G*AN*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 6945
			(_code  2 E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6948
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6950
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6953
			(_code  4 NT*G*AN*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6956
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6957
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6959
			(_port D ())
			(_port E (negedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6960
			(_port E (negedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6964
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6965
			(_port E (posedge) (_code  10 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6966
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6968
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6969
			(_port G (posedge) (_code  12 E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6971
			(_port PRE (negedge))
			(_port E (negedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6972
			(_port E (negedge) (_code  14 G_))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2181 1268927661476 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7027
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7030
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7033
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7035
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7038
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7042
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7043
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7045
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7046
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7048
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7049
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7050
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7052
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7053
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7056
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7057
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2156 1268927661487 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7112
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7115
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7118
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7120
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7123
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7126
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7127
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7129
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7130
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7132
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7133
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7134
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7136
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7137
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7139
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7140
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1258 1268927661507 DLEA
(_unit DLEA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7187
			(_code  1 G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7190
			(_code  2 NT*E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7193
			(_code  3 G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7196
			(_port D ())
			(_port G (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7197
			(_port G (negedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7199
			(_port G (posedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7200
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7203
			(_port D ())
			(_port E (posedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7204
			(_port E (posedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1254 1268927661516 DLEB
(_unit DLEB
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7250
			(_code  1 NT*G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7253
			(_code  2 E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7256
			(_code  3 NT*G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7259
			(_port D ())
			(_port G (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7260
			(_port G (posedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7262
			(_port G (negedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7263
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7266
			(_port D ())
			(_port E (negedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7267
			(_port E (negedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1272 1268927661521 DLEC
(_unit DLEC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7314
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7317
			(_code  2 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7320
			(_code  3 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7323
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7324
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7326
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7327
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7330
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7331
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1539 1268927661530 DLM
(_unit DLM
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7379
			(_code  1 NT*S*AN*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7381
			(_code  2 S*AN*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7383
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel unknown 0 7386
			(_code  3 G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 7389
			(_port A ())
			(_port G (negedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7390
			(_port G (negedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7392
			(_port B ())
			(_port G (negedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7393
			(_port G (negedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7395
			(_port S ())
			(_port G (negedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7396
			(_port G (negedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7398
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2253 1268927661535 DLM2A
(_unit DLM2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7451
			(_code  1 NT*S*AN*NT*G*AN*NT*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7453
			(_code  2 S*AN*NT*G*AN*NT*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7456
			(_code  3 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 7459
			(_code  4 NT*G*AN*NT*CLR*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7461
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7464
			(_code  5 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_tchk setup 0 7468
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7469
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7472
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7475
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7476
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7478
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7479
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7481
			(_port G (negedge) (_code  12 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7482
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7484
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1549 1268927661540 DLMA
(_unit DLMA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7532
			(_code  1 NT*S*AN*NT*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7534
			(_code  2 S*AN*NT*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7536
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 7539
			(_code  3 NT*G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 7542
			(_port A ())
			(_port G (posedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7543
			(_port G (posedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7545
			(_port B ())
			(_port G (posedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7546
			(_port G (posedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7548
			(_port S ())
			(_port G (posedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7549
			(_port G (posedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7551
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2591 1268927661545 DLME1A
(_unit DLME1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7605
			(_code  1 NT*S*AN*NT*G*AN*NT*E)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7607
			(_code  2 S*AN*NT*G*AN*NT*E)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7610
			(_code  3 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 7612
			(_code  4 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 7615
			(_code  5 NT*G*AN*NT*E*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 7618
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7619
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7621
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7622
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7624
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7625
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7627
			(_port A ())
			(_port E (posedge) (_code  12 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7628
			(_port E (posedge) (_code  13 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7630
			(_port B ())
			(_port E (posedge) (_code  14 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7631
			(_port E (posedge) (_code  15 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7633
			(_port S ())
			(_port E (posedge) (_code  16 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7634
			(_port E (posedge))
			(_port S () (_code  17 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7636
			(_port G (negedge) (_code  18 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7637
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1361 1268927661550 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7684
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7687
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7689
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7692
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7695
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7696
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7699
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7702
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7703
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7705
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1368 1268927661559 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7752
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7755
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7757
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7760
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7763
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7764
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7767
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7770
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7771
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7773
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1344 1268927661580 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7819
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7822
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7824
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7827
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7830
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7831
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7834
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7837
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7838
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7840
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1350 1268927661589 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7887
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7890
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7892
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7895
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7898
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7899
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7902
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7905
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7906
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7908
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1349 1268927661598 DLP1D
(_unit DLP1D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 7955
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7958
			(_code  2 PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7960
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 7963
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7966
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7967
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7970
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7973
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7974
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7976
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1355 1268927661607 DLP1E
(_unit DLP1E
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 8023
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8026
			(_code  2 PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8028
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 8031
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8034
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8035
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8038
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8041
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8042
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8044
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 519 1268927661616 FA1
(_unit FA1
	(_specify
		(_specparam LibName string \act1\)
		(_modpath parallel unknown 0 8081
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8082
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8083
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8085
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8086
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8087
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1066 1268927661621 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8140
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8141
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8142
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8143
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8144
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8145
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1066 1268927661630 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8199
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8200
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8201
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8202
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8203
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8204
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1355 1268927661635 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8262
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8263
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8264
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8265
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8266
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8267
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8268
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8269
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 366 1268927661640 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8309
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8310
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 823 1268927661645 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8354
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8355
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8356
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8357
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8358
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8359
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 367 1268927661654 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8399
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8400
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 102 1268927661660 GND
(_unit GND
	(_specify
		(_specparam LibName string \act1\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 366 1268927661676 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8466
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8467
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 365 1268927661681 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8505
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8506
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 366 1268927661686 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8544
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8545
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 556 1268927661691 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8586
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8587
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8588
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8589
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 557 1268927661722 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8634
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8635
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8636
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8637
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 557 1268927661727 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8680
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8681
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8682
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8683
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 557 1268927661738 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 8726
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8727
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 8728
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 8729
			(_port B in )
			(_port S out )
		)
	)
)
V 000036 56 257 1268927661754 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 8766
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 252 1268927661759 INV
(_unit INV
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8803
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927661764 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8841
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927661769 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 8880
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 1148 1268927661774 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 8927
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 8929
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 8932
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8933
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8935
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8936
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8938
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8939
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1150 1268927661783 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 8985
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 8987
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 8990
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8991
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8993
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8994
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8996
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8997
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927661792 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9046
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9048
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9050
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9053
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9054
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9056
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9057
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9060
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9063
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9064
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9066
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9068
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927661804 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9117
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9119
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9121
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9124
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9125
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9127
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9128
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9131
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9134
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9135
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9137
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9139
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1704 1268927661832 JKF2C
(_unit JKF2C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9188
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9190
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9192
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9195
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9196
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9198
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9199
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9202
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9205
			(_port CLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9206
			(_port CLK (negedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9208
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9210
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1704 1268927661841 JKF2D
(_unit JKF2D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9258
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9260
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9262
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9265
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9266
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9268
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9269
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9272
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9275
			(_port CLK (negedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9276
			(_port CLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9278
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9280
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927661862 JKF3A
(_unit JKF3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9329
			(_code  1 PRE*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9331
			(_code  2 PRE*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9333
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9336
			(_port J ())
			(_port CLK (posedge) (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9337
			(_port CLK (posedge))
			(_port J () (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9339
			(_port K ())
			(_port CLK (posedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9340
			(_port CLK (posedge))
			(_port K () (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9343
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9346
			(_port CLK (posedge) (_code  7 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9347
			(_port CLK (negedge) (_code  8 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9349
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9351
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1674 1268927661871 JKF3B
(_unit JKF3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9400
			(_code  1 PRE*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9402
			(_code  2 PRE*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9404
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9407
			(_port J ())
			(_port CLK (negedge) (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9408
			(_port CLK (negedge))
			(_port J () (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9410
			(_port K ())
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9411
			(_port CLK (negedge))
			(_port K () (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9414
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9417
			(_port CLK (negedge) (_code  7 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9418
			(_port CLK (posedge) (_code  8 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9420
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9422
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1704 1268927661882 JKF3C
(_unit JKF3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9470
			(_code  1 NT*PRE*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9472
			(_code  2 NT*PRE*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9474
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9477
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9478
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9480
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9481
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9484
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9487
			(_port CLK (posedge) (_code  7 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9488
			(_port CLK (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9490
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9492
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1704 1268927661914 JKF3D
(_unit JKF3D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9540
			(_code  1 NT*PRE*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9542
			(_code  2 NT*PRE*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9544
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9547
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9548
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9550
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9551
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9554
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9557
			(_port CLK (negedge) (_code  7 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9558
			(_port CLK (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9560
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9562
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2205 1268927661930 JKF4B
(_unit JKF4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel positive 0 9615
			(_code  1 NT*PRE*AN*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 9617
			(_code  2 NT*PRE*AN*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 9620
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9622
			(_code  4 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9626
			(_port J ())
			(_port CLK (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9627
			(_port CLK (negedge))
			(_port J () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9629
			(_port K ())
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9630
			(_port CLK (negedge))
			(_port K () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9633
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9635
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9638
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9639
			(_port CLK (posedge) (_code  10 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9641
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9642
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9644
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9645
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 PRE_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2205 1268927661939 JKFPC
(_unit JKFPC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel positive 0 9698
			(_code  1 NT*PRE*AN*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 9700
			(_code  2 NT*PRE*AN*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 9703
			(_code  3 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9705
			(_code  4 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9708
			(_port J ())
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9709
			(_port CLK (posedge))
			(_port J () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9711
			(_port K ())
			(_port CLK (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9712
			(_port CLK (posedge))
			(_port K () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9715
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9717
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9720
			(_port CLK (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9721
			(_port CLK (negedge) (_code  10 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9723
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9724
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9726
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9727
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 PRE_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 477 1268927661948 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9767
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9768
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9769
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927661953 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9810
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9811
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9812
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927661958 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9858
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927661963 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9902
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9903
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9904
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927661972 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9948
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9949
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9950
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 825 1268927661977 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 9995
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9996
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9997
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9998
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9999
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10000
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927661982 MXC1
(_unit MXC1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10044
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10045
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10046
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10047
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10048
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 949 1268927661987 MXT
(_unit MXT
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0A integer 1)
		(_specparam InputLoad$S0B integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10096
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10097
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10098
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10099
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10100
			(_port S0A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10101
			(_port S0B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10102
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927661992 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10141
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10142
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927661997 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10180
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10181
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927662002 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10218
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10219
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 658 1268927662007 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 10262
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10263
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10264
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927662012 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10304
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10305
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10306
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927662017 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10346
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10347
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10348
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927662022 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10388
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10389
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10390
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927662027 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 10437
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10438
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10439
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10440
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 817 1268927662032 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 10486
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10487
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10488
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10489
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 817 1268927662037 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 10535
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10536
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10537
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10538
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927662042 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10578
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10579
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10580
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10581
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927662047 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10620
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10621
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10622
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10623
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927662052 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10660
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10661
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927662057 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10699
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10700
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927662062 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10737
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10738
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662067 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10776
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10777
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10778
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927662072 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10818
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10819
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10820
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927662077 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10860
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10861
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10862
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927662082 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10901
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10902
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10903
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927662087 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 10949
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10950
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10951
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10952
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927662092 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10992
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10993
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10994
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10995
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927662097 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11035
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11036
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11037
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11038
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927662106 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 11084
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11085
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11086
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11087
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927662111 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 11132
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11133
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11134
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11135
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927662116 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11174
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11175
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11176
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662121 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11215
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11216
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11217
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662130 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11256
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11257
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11258
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662139 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11298
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11299
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11300
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927662144 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11340
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11341
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11342
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11343
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927662153 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11384
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11385
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11386
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11387
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927662158 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11428
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11429
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11430
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11431
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927662163 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11473
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11474
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927662168 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11514
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11515
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11516
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11517
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927662177 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11559
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11560
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927662186 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11600
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11601
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11602
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11603
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662191 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11643
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11644
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11645
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927662196 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11687
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11688
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11689
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927662201 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 11736
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11737
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11738
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11739
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927662206 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11786
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11787
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 366 1268927662211 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11826
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11827
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927662216 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11865
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11866
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927662221 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11903
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11904
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927662226 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11942
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11943
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11944
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662231 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662236 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12028
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12029
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12030
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 657 1268927662241 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 12074
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12075
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12076
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927662246 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12116
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12117
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12118
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12119
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927662251 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12159
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12160
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12161
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12162
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927662256 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 12207
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12208
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12209
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12210
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927662261 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 12256
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12257
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12258
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12259
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927662266 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_modpath parallel unknown 0 12304
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12305
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12306
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12307
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 259 1268927662271 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12342
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000038 56 375 1268927662276 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12379
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12380
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 102 1268927662281 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \act1\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 479 1268927662286 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19264
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19265
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19266
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662291 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19305
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19306
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19307
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927662296 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19344
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19345
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927662301 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19384
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19385
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19386
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927662306 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19425
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19426
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19427
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927662311 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \act1\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 19464
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19465
			(_port B in )
			(_port Y out )
		)
	)
)
