/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:5" */
module main(clk, prop_neg);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:15" */
  wire [3:0] _00_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:15" */
  wire [3:0] _01_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire [3:0] _02_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire [3:0] _03_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire _04_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire _05_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire _06_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire _07_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:20" */
  wire _08_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire _09_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire _10_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire _11_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire _12_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */
  wire [3:0] _13_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */
  wire [3:0] _14_;
  /* init = 4'h1 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:8" */
  reg [3:0] X = 4'h1;
  /* init = 4'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:8" */
  reg [3:0] Y = 4'h0;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:7" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:20" */
  wire prop;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:21" */
  output prop_neg;
  assign _02_ = X + /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ 4'h1;
  assign _03_ = Y + /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ 4'h1;
  always @* if (1'h1) assert(prop);
  assign _04_ = Y == /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ X;
  assign _05_ = Y == /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ X;
  assign _06_ = Y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ X;
  assign _07_ = Y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ X;
  assign _08_ = Y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:20" */ X;
  assign prop = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:20" */ _08_;
  assign prop_neg = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:21" */ prop;
  assign _09_ = _04_ || /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ _11_;
  assign _10_ = _07_ || /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ _12_;
  assign _11_ = X != /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ 4'hf;
  assign _12_ = X != /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ 4'hf;
  always @(posedge clk)
      Y <= _01_;
  always @(posedge clk)
      X <= _00_;
  assign _13_ = _09_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ _02_ : Y;
  assign _00_ = _06_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:16" */ X : _13_;
  assign _14_ = _10_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ Y : X;
  assign _01_ = _05_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_cav14_example_v_cav14_example_v/cav14_example_v.v:17" */ _03_ : _14_;
endmodule
