Project Information    e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 09/18/2009 01:06:11

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ctr_29    EPM7064LC84-7    35       30       0      30      4           46 %

User Pins:                 35       30       0  



Project Information    e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"
Warning: No superset bus at connection -- "D[00..28]"


Project Information    e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information    e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt

** FILE HIERARCHY **



|ctr-i:106|
|ctr-i:106|out_not_out:26|
|ctr-i:106|out_not_out:28|
|ctr-i:106|out_not_out:27|
|ctr-i:113|
|ctr-i:113|out_not_out:26|
|ctr-i:113|out_not_out:28|
|ctr-i:113|out_not_out:27|
|ctr-i:114|
|ctr-i:114|out_not_out:26|
|ctr-i:114|out_not_out:28|
|ctr-i:114|out_not_out:27|
|ctr-i:115|
|ctr-i:115|out_not_out:26|
|ctr-i:115|out_not_out:28|
|ctr-i:115|out_not_out:27|
|ctr-i:116|
|ctr-i:116|out_not_out:26|
|ctr-i:116|out_not_out:28|
|ctr-i:116|out_not_out:27|
|ctr-i:107|
|ctr-i:107|out_not_out:26|
|ctr-i:107|out_not_out:28|
|ctr-i:107|out_not_out:27|
|ctr-i:108|
|ctr-i:108|out_not_out:26|
|ctr-i:108|out_not_out:28|
|ctr-i:108|out_not_out:27|
|ctr-i:109|
|ctr-i:109|out_not_out:26|
|ctr-i:109|out_not_out:28|
|ctr-i:109|out_not_out:27|
|ctr-i:110|
|ctr-i:110|out_not_out:26|
|ctr-i:110|out_not_out:28|
|ctr-i:110|out_not_out:27|
|ctr-i:111|
|ctr-i:111|out_not_out:26|
|ctr-i:111|out_not_out:28|
|ctr-i:111|out_not_out:27|
|ctr-i:102|
|ctr-i:102|out_not_out:26|
|ctr-i:102|out_not_out:28|
|ctr-i:102|out_not_out:27|
|ctr-i:103|
|ctr-i:103|out_not_out:26|
|ctr-i:103|out_not_out:28|
|ctr-i:103|out_not_out:27|
|ctr-i:104|
|ctr-i:104|out_not_out:26|
|ctr-i:104|out_not_out:28|
|ctr-i:104|out_not_out:27|
|ctr-i:105|
|ctr-i:105|out_not_out:26|
|ctr-i:105|out_not_out:28|
|ctr-i:105|out_not_out:27|
|ctr-i:91|
|ctr-i:91|out_not_out:26|
|ctr-i:91|out_not_out:28|
|ctr-i:91|out_not_out:27|
|ctr-i:90|
|ctr-i:90|out_not_out:26|
|ctr-i:90|out_not_out:28|
|ctr-i:90|out_not_out:27|
|ctr-i:89|
|ctr-i:89|out_not_out:26|
|ctr-i:89|out_not_out:28|
|ctr-i:89|out_not_out:27|
|ctr-i:88|
|ctr-i:88|out_not_out:26|
|ctr-i:88|out_not_out:28|
|ctr-i:88|out_not_out:27|
|ctr-i:87|
|ctr-i:87|out_not_out:26|
|ctr-i:87|out_not_out:28|
|ctr-i:87|out_not_out:27|
|ctr-i:77|
|ctr-i:77|out_not_out:26|
|ctr-i:77|out_not_out:28|
|ctr-i:77|out_not_out:27|
|ctr-i:78|
|ctr-i:78|out_not_out:26|
|ctr-i:78|out_not_out:28|
|ctr-i:78|out_not_out:27|
|ctr-i:79|
|ctr-i:79|out_not_out:26|
|ctr-i:79|out_not_out:28|
|ctr-i:79|out_not_out:27|
|ctr-i:80|
|ctr-i:80|out_not_out:26|
|ctr-i:80|out_not_out:28|
|ctr-i:80|out_not_out:27|
|ctr-i:81|
|ctr-i:81|out_not_out:26|
|ctr-i:81|out_not_out:28|
|ctr-i:81|out_not_out:27|
|ctr-i:76|
|ctr-i:76|out_not_out:26|
|ctr-i:76|out_not_out:28|
|ctr-i:76|out_not_out:27|
|ctr-i:73|
|ctr-i:73|out_not_out:26|
|ctr-i:73|out_not_out:28|
|ctr-i:73|out_not_out:27|
|ctr-i:74|
|ctr-i:74|out_not_out:26|
|ctr-i:74|out_not_out:28|
|ctr-i:74|out_not_out:27|
|ctr-i:72|
|ctr-i:72|out_not_out:26|
|ctr-i:72|out_not_out:28|
|ctr-i:72|out_not_out:27|
|ctr-i:71|
|ctr-i:71|out_not_out:26|
|ctr-i:71|out_not_out:28|
|ctr-i:71|out_not_out:27|


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

***** Logic for device 'ctr_29' compiled without errors.




Device: EPM7064LC84-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** ERROR SUMMARY **

Info: Chip 'ctr_29' in device 'EPM7064LC84-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                       R     
                                                                       E     
                                      V                                S     
                                      C                          V     E     
                                      C                          C     R     
              Q  Q  Q  Q  G  Q  Q  D  I  G  D     C  G  D  D  D  C  D  V  Q  
              1  0  0  0  N  0  0  2  N  N  0  F  L  N  1  2  2  I  0  E  2  
              3  4  0  1  D  2  3  7  T  D  2  2  K  D  8  8  4  O  3  D  8  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     Q14 | 12                                                              74 | RESERVED 
   VCCIO | 13                                                              73 | D23 
     Q12 | 14                                                              72 | GND 
     Q11 | 15                                                              71 | C1_28 
     Q10 | 16                                                              70 | D14 
     Q09 | 17                                                              69 | D15 
     Q08 | 18                                                              68 | D19 
     GND | 19                                                              67 | D25 
     Q07 | 20                                                              66 | VCCIO 
     Q06 | 21                                                              65 | D16 
     Q05 | 22                        EPM7064LC84-7                         64 | D06 
     D10 | 23                                                              63 | Q27 
     D11 | 24                                                              62 | D21 
     D01 | 25                                                              61 | Q26 
   VCCIO | 26                                                              60 | D07 
     D00 | 27                                                              59 | GND 
     D12 | 28                                                              58 | D22 
     D13 | 29                                                              57 | D26 
     Q21 | 30                                                              56 | D20 
     Q19 | 31                                                              55 | Q25 
     GND | 32                                                              54 | Q23 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              Q  D  Q  Q  D  V  Q  Q  Q  G  V  D  D  F  G  F  Q  F  C  D  V  
              1  0  1  2  0  C  1  1  2  N  C  0  0  0  N  1  2  3  0  1  C  
              8  5  5  2  4  C  6  7  0  D  C  9  8     D     4        7  C  
                             I              I                             I  
                             O              N                             O  
                                            T                                
                                                                             
                                                                             


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    15/16( 93%)  16/16(100%)   4/16( 25%)  35/36( 97%) 
B:    LC17 - LC32     8/16( 50%)  16/16(100%)   1/16(  6%)  36/36(100%) 
C:    LC33 - LC48     4/16( 25%)  16/16(100%)   1/16(  6%)  36/36(100%) 
D:    LC49 - LC64     3/16( 18%)  14/16( 87%)   1/16(  6%)  36/36(100%) 


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            62/64     ( 96%)
Total logic cells used:                         30/64     ( 46%)
Total shareable expanders used:                  4/64     (  6%)
Total Turbo logic cells used:                   30/64     ( 46%)
Total shareable expanders not available (n/a):   3/64     (  4%)
Average fan-in:                                  22.26
Total fan-in:                                   668

Total input pins required:                      35
Total output pins required:                     30
Total bidirectional pins required:               0
Total logic cells required:                     30
Total flipflops required:                       29
Total product terms required:                  123
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  51   (39)  (C)      INPUT               0      0   0    0    0   30    0  C0
  27   (29)  (B)      INPUT               0      0   0    0    0    1    0  D00
  25   (30)  (B)      INPUT               0      0   0    0    0    1    0  D01
   1      -   -       INPUT               0      0   0    0    0    1    0  D02
  77   (61)  (D)      INPUT               0      0   0    0    0    1    0  D03
  37   (20)  (B)      INPUT               0      0   0    0    0    1    0  D04
  34   (23)  (B)      INPUT               0      0   0    0    0    1    0  D05
  64   (50)  (D)      INPUT               0      0   0    0    0    1    0  D06
  60   (46)  (C)      INPUT               0      0   0    0    0    1    0  D07
  45   (34)  (C)      INPUT               0      0   0    0    0    1    0  D08
  44   (33)  (C)      INPUT               0      0   0    0    0    1    0  D09
  23   (32)  (B)      INPUT               0      0   0    0    0    1    0  D10
  24   (31)  (B)      INPUT               0      0   0    0    0    1    0  D11
  28   (28)  (B)      INPUT               0      0   0    0    0    1    0  D12
  29   (27)  (B)      INPUT               0      0   0    0    0    1    0  D13
  70   (55)  (D)      INPUT               0      0   0    0    0    1    0  D14
  69   (54)  (D)      INPUT               0      0   0    0    0    1    0  D15
  65   (51)  (D)      INPUT               0      0   0    0    0    1    0  D16
  52   (40)  (C)      INPUT               0      0   0    0    0    1    0  D17
  81   (64)  (D)      INPUT               0      0   0    0    0    1    0  D18
  68   (53)  (D)      INPUT               0      0   0    0    0    1    0  D19
  56   (43)  (C)      INPUT               0      0   0    0    0    1    0  D20
  62   (48)  (C)      INPUT               0      0   0    0    0    1    0  D21
  58   (45)  (C)      INPUT               0      0   0    0    0    1    0  D22
  73   (57)  (D)      INPUT               0      0   0    0    0    1    0  D23
  79   (62)  (D)      INPUT               0      0   0    0    0    1    0  D24
  67   (52)  (D)      INPUT               0      0   0    0    0    1    0  D25
  57   (44)  (C)      INPUT               0      0   0    0    0    1    0  D26
   4   (16)  (A)      INPUT               0      0   0    0    0    1    0  D27
  80   (63)  (D)      INPUT               0      0   0    0    0    1    0  D28
  46   (35)  (C)      INPUT               0      0   0    0    0   29    0  F0
  48   (36)  (C)      INPUT               0      0   0    0    0   29    0  F1
  84      -   -       INPUT               0      0   0    0    0   29    0  F2
  50   (38)  (C)      INPUT               0      0   0    0    0   29    0  F3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  71     56    D     OUTPUT      t        0      0   0    1   29    0    0  C1_28
   9     12    A         FF   +  t        1      1   0    6    1   30    0  Q00 (|ctr-i:71|:3)
   8     13    A         FF   +  t        1      1   0    6    2   29    0  Q01 (|ctr-i:72|:3)
   6     14    A         FF   +  t        2      1   1    6    3   28    0  Q02 (|ctr-i:74|:3)
   5     15    A         FF   +  t        2      1   1    6    4   27    0  Q03 (|ctr-i:73|:3)
  10     11    A         FF   +  t        2      1   1    6    5   26    0  Q04 (|ctr-i:76|:3)
  22      1    A         FF   +  t        1      1   0    6    6   25    0  Q05 (|ctr-i:81|:3)
  21      2    A         FF   +  t        1      1   0    6    7   24    0  Q06 (|ctr-i:80|:3)
  20      3    A         FF   +  t        1      1   0    6    8   23    0  Q07 (|ctr-i:79|:3)
  18      4    A         FF   +  t        1      1   0    6    9   22    0  Q08 (|ctr-i:78|:3)
  17      5    A         FF   +  t        1      1   0    6   10   21    0  Q09 (|ctr-i:77|:3)
  16      6    A         FF   +  t        1      1   0    6   11   20    0  Q10 (|ctr-i:91|:3)
  15      7    A         FF   +  t        1      1   0    6   12   19    0  Q11 (|ctr-i:90|:3)
  14      8    A         FF   +  t        1      1   0    6   13   18    0  Q12 (|ctr-i:89|:3)
  11     10    A         FF   +  t        1      1   0    6   14   17    0  Q13 (|ctr-i:88|:3)
  12      9    A         FF   +  t        1      1   0    6   15   16    0  Q14 (|ctr-i:87|:3)
  35     22    B         FF   +  t        1      1   0    6   16   15    0  Q15 (|ctr-i:106|:3)
  39     19    B         FF   +  t        1      1   0    6   17   14    0  Q16 (|ctr-i:105|:3)
  40     18    B         FF   +  t        1      1   0    6   18   13    0  Q17 (|ctr-i:104|:3)
  33     24    B         FF   +  t        1      1   0    6   19   12    0  Q18 (|ctr-i:103|:3)
  31     25    B         FF   +  t        1      1   0    6   20   11    0  Q19 (|ctr-i:102|:3)
  41     17    B         FF   +  t        1      1   0    6   21   10    0  Q20 (|ctr-i:111|:3)
  30     26    B         FF   +  t        1      1   0    6   22    9    0  Q21 (|ctr-i:110|:3)
  36     21    B         FF   +  t        1      1   0    6   23    8    0  Q22 (|ctr-i:109|:3)
  54     41    C         FF   +  t        1      1   0    6   24    7    0  Q23 (|ctr-i:108|:3)
  49     37    C         FF   +  t        1      1   0    6   25    6    0  Q24 (|ctr-i:107|:3)
  55     42    C         FF   +  t        1      1   0    6   26    5    0  Q25 (|ctr-i:116|:3)
  61     47    C         FF   +  t        1      1   0    6   27    4    0  Q26 (|ctr-i:115|:3)
  63     49    D         FF   +  t        1      1   0    6   28    3    0  Q27 (|ctr-i:114|:3)
  75     59    D         FF   +  t        1      1   0    6   29    2    0  Q28 (|ctr-i:113|:3)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                       Logic cells placed in LAB 'A'
        +----------------------------- LC12 Q00
        | +--------------------------- LC13 Q01
        | | +------------------------- LC14 Q02
        | | | +----------------------- LC15 Q03
        | | | | +--------------------- LC11 Q04
        | | | | | +------------------- LC1 Q05
        | | | | | | +----------------- LC2 Q06
        | | | | | | | +--------------- LC3 Q07
        | | | | | | | | +------------- LC4 Q08
        | | | | | | | | | +----------- LC5 Q09
        | | | | | | | | | | +--------- LC6 Q10
        | | | | | | | | | | | +------- LC7 Q11
        | | | | | | | | | | | | +----- LC8 Q12
        | | | | | | | | | | | | | +--- LC10 Q13
        | | | | | | | | | | | | | | +- LC9 Q14
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC12 -> * * * * * * * * * * * * * * * | * * * * | <-- Q00
LC13 -> - * * * * * * * * * * * * * * | * * * * | <-- Q01
LC14 -> - - * * * * * * * * * * * * * | * * * * | <-- Q02
LC15 -> - - - * * * * * * * * * * * * | * * * * | <-- Q03
LC11 -> - - - - * * * * * * * * * * * | * * * * | <-- Q04
LC1  -> - - - - - * * * * * * * * * * | * * * * | <-- Q05
LC2  -> - - - - - - * * * * * * * * * | * * * * | <-- Q06
LC3  -> - - - - - - - * * * * * * * * | * * * * | <-- Q07
LC4  -> - - - - - - - - * * * * * * * | * * * * | <-- Q08
LC5  -> - - - - - - - - - * * * * * * | * * * * | <-- Q09
LC6  -> - - - - - - - - - - * * * * * | * * * * | <-- Q10
LC7  -> - - - - - - - - - - - * * * * | * * * * | <-- Q11
LC8  -> - - - - - - - - - - - - * * * | * * * * | <-- Q12
LC10 -> - - - - - - - - - - - - - * * | * * * * | <-- Q13
LC9  -> - - - - - - - - - - - - - - * | * * * * | <-- Q14

Pin
83   -> - - - - - - - - - - - - - - - | - - - - | <-- CLK
51   -> * * * * * * * * * * * * * * * | * * * * | <-- C0
27   -> * - - - - - - - - - - - - - - | * - - - | <-- D00
25   -> - * - - - - - - - - - - - - - | * - - - | <-- D01
1    -> - - * - - - - - - - - - - - - | * - - - | <-- D02
77   -> - - - * - - - - - - - - - - - | * - - - | <-- D03
37   -> - - - - * - - - - - - - - - - | * - - - | <-- D04
34   -> - - - - - * - - - - - - - - - | * - - - | <-- D05
64   -> - - - - - - * - - - - - - - - | * - - - | <-- D06
60   -> - - - - - - - * - - - - - - - | * - - - | <-- D07
45   -> - - - - - - - - * - - - - - - | * - - - | <-- D08
44   -> - - - - - - - - - * - - - - - | * - - - | <-- D09
23   -> - - - - - - - - - - * - - - - | * - - - | <-- D10
24   -> - - - - - - - - - - - * - - - | * - - - | <-- D11
28   -> - - - - - - - - - - - - * - - | * - - - | <-- D12
29   -> - - - - - - - - - - - - - * - | * - - - | <-- D13
70   -> - - - - - - - - - - - - - - * | * - - - | <-- D14
46   -> * * * * * * * * * * * * * * * | * * * * | <-- F0
48   -> * * * * * * * * * * * * * * * | * * * * | <-- F1
84   -> * * * * * * * * * * * * * * * | * * * * | <-- F2
50   -> * * * * * * * * * * * * * * * | * * * * | <-- F3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                         Logic cells placed in LAB 'B'
        +--------------- LC22 Q15
        | +------------- LC19 Q16
        | | +----------- LC18 Q17
        | | | +--------- LC24 Q18
        | | | | +------- LC25 Q19
        | | | | | +----- LC17 Q20
        | | | | | | +--- LC26 Q21
        | | | | | | | +- LC21 Q22
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC22 -> * * * * * * * * | - * * * | <-- Q15
LC19 -> - * * * * * * * | - * * * | <-- Q16
LC18 -> - - * * * * * * | - * * * | <-- Q17
LC24 -> - - - * * * * * | - * * * | <-- Q18
LC25 -> - - - - * * * * | - * * * | <-- Q19
LC17 -> - - - - - * * * | - * * * | <-- Q20
LC26 -> - - - - - - * * | - * * * | <-- Q21
LC21 -> - - - - - - - * | - * * * | <-- Q22

Pin
83   -> - - - - - - - - | - - - - | <-- CLK
51   -> * * * * * * * * | * * * * | <-- C0
1    -> - - - - - - - - | * - - - | <-- D02
69   -> * - - - - - - - | - * - - | <-- D15
65   -> - * - - - - - - | - * - - | <-- D16
52   -> - - * - - - - - | - * - - | <-- D17
81   -> - - - * - - - - | - * - - | <-- D18
68   -> - - - - * - - - | - * - - | <-- D19
56   -> - - - - - * - - | - * - - | <-- D20
62   -> - - - - - - * - | - * - - | <-- D21
58   -> - - - - - - - * | - * - - | <-- D22
46   -> * * * * * * * * | * * * * | <-- F0
48   -> * * * * * * * * | * * * * | <-- F1
84   -> * * * * * * * * | * * * * | <-- F2
50   -> * * * * * * * * | * * * * | <-- F3
LC12 -> * * * * * * * * | * * * * | <-- Q00
LC13 -> * * * * * * * * | * * * * | <-- Q01
LC14 -> * * * * * * * * | * * * * | <-- Q02
LC15 -> * * * * * * * * | * * * * | <-- Q03
LC11 -> * * * * * * * * | * * * * | <-- Q04
LC1  -> * * * * * * * * | * * * * | <-- Q05
LC2  -> * * * * * * * * | * * * * | <-- Q06
LC3  -> * * * * * * * * | * * * * | <-- Q07
LC4  -> * * * * * * * * | * * * * | <-- Q08
LC5  -> * * * * * * * * | * * * * | <-- Q09
LC6  -> * * * * * * * * | * * * * | <-- Q10
LC7  -> * * * * * * * * | * * * * | <-- Q11
LC8  -> * * * * * * * * | * * * * | <-- Q12
LC10 -> * * * * * * * * | * * * * | <-- Q13
LC9  -> * * * * * * * * | * * * * | <-- Q14


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                 Logic cells placed in LAB 'C'
        +------- LC41 Q23
        | +----- LC37 Q24
        | | +--- LC42 Q25
        | | | +- LC47 Q26
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | | A B C D |     Logic cells that feed LAB 'C':
LC41 -> * * * * | - - * * | <-- Q23
LC37 -> - * * * | - - * * | <-- Q24
LC42 -> - - * * | - - * * | <-- Q25
LC47 -> - - - * | - - * * | <-- Q26

Pin
83   -> - - - - | - - - - | <-- CLK
51   -> * * * * | * * * * | <-- C0
1    -> - - - - | * - - - | <-- D02
73   -> * - - - | - - * - | <-- D23
79   -> - * - - | - - * - | <-- D24
67   -> - - * - | - - * - | <-- D25
57   -> - - - * | - - * - | <-- D26
46   -> * * * * | * * * * | <-- F0
48   -> * * * * | * * * * | <-- F1
84   -> * * * * | * * * * | <-- F2
50   -> * * * * | * * * * | <-- F3
LC12 -> * * * * | * * * * | <-- Q00
LC13 -> * * * * | * * * * | <-- Q01
LC14 -> * * * * | * * * * | <-- Q02
LC15 -> * * * * | * * * * | <-- Q03
LC11 -> * * * * | * * * * | <-- Q04
LC1  -> * * * * | * * * * | <-- Q05
LC2  -> * * * * | * * * * | <-- Q06
LC3  -> * * * * | * * * * | <-- Q07
LC4  -> * * * * | * * * * | <-- Q08
LC5  -> * * * * | * * * * | <-- Q09
LC6  -> * * * * | * * * * | <-- Q10
LC7  -> * * * * | * * * * | <-- Q11
LC8  -> * * * * | * * * * | <-- Q12
LC10 -> * * * * | * * * * | <-- Q13
LC9  -> * * * * | * * * * | <-- Q14
LC22 -> * * * * | - * * * | <-- Q15
LC19 -> * * * * | - * * * | <-- Q16
LC18 -> * * * * | - * * * | <-- Q17
LC24 -> * * * * | - * * * | <-- Q18
LC25 -> * * * * | - * * * | <-- Q19
LC17 -> * * * * | - * * * | <-- Q20
LC26 -> * * * * | - * * * | <-- Q21
LC21 -> * * * * | - * * * | <-- Q22


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

               Logic cells placed in LAB 'D'
        +----- LC56 C1_28
        | +--- LC49 Q27
        | | +- LC59 Q28
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'D'
LC      | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> * * * | - - - * | <-- Q27
LC59 -> * - * | - - - * | <-- Q28

Pin
83   -> - - - | - - - - | <-- CLK
51   -> * * * | * * * * | <-- C0
1    -> - - - | * - - - | <-- D02
4    -> - * - | - - - * | <-- D27
80   -> - - * | - - - * | <-- D28
46   -> - * * | * * * * | <-- F0
48   -> - * * | * * * * | <-- F1
84   -> - * * | * * * * | <-- F2
50   -> - * * | * * * * | <-- F3
LC12 -> * * * | * * * * | <-- Q00
LC13 -> * * * | * * * * | <-- Q01
LC14 -> * * * | * * * * | <-- Q02
LC15 -> * * * | * * * * | <-- Q03
LC11 -> * * * | * * * * | <-- Q04
LC1  -> * * * | * * * * | <-- Q05
LC2  -> * * * | * * * * | <-- Q06
LC3  -> * * * | * * * * | <-- Q07
LC4  -> * * * | * * * * | <-- Q08
LC5  -> * * * | * * * * | <-- Q09
LC6  -> * * * | * * * * | <-- Q10
LC7  -> * * * | * * * * | <-- Q11
LC8  -> * * * | * * * * | <-- Q12
LC10 -> * * * | * * * * | <-- Q13
LC9  -> * * * | * * * * | <-- Q14
LC22 -> * * * | - * * * | <-- Q15
LC19 -> * * * | - * * * | <-- Q16
LC18 -> * * * | - * * * | <-- Q17
LC24 -> * * * | - * * * | <-- Q18
LC25 -> * * * | - * * * | <-- Q19
LC17 -> * * * | - * * * | <-- Q20
LC26 -> * * * | - * * * | <-- Q21
LC21 -> * * * | - * * * | <-- Q22
LC41 -> * * * | - - * * | <-- Q23
LC37 -> * * * | - - * * | <-- Q24
LC42 -> * * * | - - * * | <-- Q25
LC47 -> * * * | - - * * | <-- Q26


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt
ctr_29

** EQUATIONS **

CLK      : INPUT;
C0       : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;

-- Node name is 'C1_28' 
-- Equation name is 'C1_28', location is LC056, type is output.
 C1_28   = LCELL( _EQ001 $  GND);
  _EQ001 =  C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 &  Q26 & 
              Q27 &  Q28;

-- Node name is 'Q00' = '|ctr-i:71|Qi' 
-- Equation name is 'Q00', type is output 
 Q00     = DFFE( _EQ002 $  GND, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ002 = !C0 & !F3 &  Q00
         #  D00 &  F3;
  _EQ003 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q01' = '|ctr-i:72|Qi' 
-- Equation name is 'Q01', type is output 
 Q01     = DFFE( _EQ004 $  GND, GLOBAL( CLK), !_EQ005,  VCC,  VCC);
  _EQ004 = !C0 & !F3 &  Q01
         # !F3 & !Q00 &  Q01
         #  D01 &  F3;
  _EQ005 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q02' = '|ctr-i:74|Qi' 
-- Equation name is 'Q02', type is output 
 Q02     = DFFE( _EQ006 $ !F3, GLOBAL( CLK), !_EQ007,  VCC,  VCC);
  _EQ006 =  C0 & !F3 &  Q00 &  Q01
         #  D02 &  F3
         # !F3 & !Q02;
  _EQ007 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q03' = '|ctr-i:73|Qi' 
-- Equation name is 'Q03', type is output 
 Q03     = DFFE( _EQ008 $ !F3, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 =  C0 & !F3 &  Q00 &  Q01 &  Q02
         #  D03 &  F3
         # !F3 & !Q03;
  _EQ009 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q04' = '|ctr-i:76|Qi' 
-- Equation name is 'Q04', type is output 
 Q04     = DFFE( _EQ010 $ !F3, GLOBAL( CLK), !_EQ011,  VCC,  VCC);
  _EQ010 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03
         #  D04 &  F3
         # !F3 & !Q04;
  _EQ011 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q05' = '|ctr-i:81|Qi' 
-- Equation name is 'Q05', type is output 
 Q05     = DFFE( _EQ012 $  VCC, GLOBAL( CLK), !_EQ013,  VCC,  VCC);
  _EQ012 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04
         # !D05 &  F3
         # !F3 & !Q05;
  _EQ013 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q06' = '|ctr-i:80|Qi' 
-- Equation name is 'Q06', type is output 
 Q06     = DFFE( _EQ014 $  VCC, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05
         # !D06 &  F3
         # !F3 & !Q06;
  _EQ015 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q07' = '|ctr-i:79|Qi' 
-- Equation name is 'Q07', type is output 
 Q07     = DFFE( _EQ016 $  VCC, GLOBAL( CLK), !_EQ017,  VCC,  VCC);
  _EQ016 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06
         # !D07 &  F3
         # !F3 & !Q07;
  _EQ017 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q08' = '|ctr-i:78|Qi' 
-- Equation name is 'Q08', type is output 
 Q08     = DFFE( _EQ018 $  VCC, GLOBAL( CLK), !_EQ019,  VCC,  VCC);
  _EQ018 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07
         # !D08 &  F3
         # !F3 & !Q08;
  _EQ019 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q09' = '|ctr-i:77|Qi' 
-- Equation name is 'Q09', type is output 
 Q09     = DFFE( _EQ020 $  VCC, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08
         # !D09 &  F3
         # !F3 & !Q09;
  _EQ021 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q10' = '|ctr-i:91|Qi' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( _EQ022 $  VCC, GLOBAL( CLK), !_EQ023,  VCC,  VCC);
  _EQ022 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09
         # !D10 &  F3
         # !F3 & !Q10;
  _EQ023 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q11' = '|ctr-i:90|Qi' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( _EQ024 $  VCC, GLOBAL( CLK), !_EQ025,  VCC,  VCC);
  _EQ024 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10
         # !D11 &  F3
         # !F3 & !Q11;
  _EQ025 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q12' = '|ctr-i:89|Qi' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( _EQ026 $  VCC, GLOBAL( CLK), !_EQ027,  VCC,  VCC);
  _EQ026 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11
         # !D12 &  F3
         # !F3 & !Q12;
  _EQ027 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q13' = '|ctr-i:88|Qi' 
-- Equation name is 'Q13', type is output 
 Q13     = DFFE( _EQ028 $  VCC, GLOBAL( CLK), !_EQ029,  VCC,  VCC);
  _EQ028 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12
         # !D13 &  F3
         # !F3 & !Q13;
  _EQ029 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q14' = '|ctr-i:87|Qi' 
-- Equation name is 'Q14', type is output 
 Q14     = DFFE( _EQ030 $  VCC, GLOBAL( CLK), !_EQ031,  VCC,  VCC);
  _EQ030 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13
         # !D14 &  F3
         # !F3 & !Q14;
  _EQ031 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q15' = '|ctr-i:106|Qi' 
-- Equation name is 'Q15', type is output 
 Q15     = DFFE( _EQ032 $  VCC, GLOBAL( CLK), !_EQ033,  VCC,  VCC);
  _EQ032 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14
         # !D15 &  F3
         # !F3 & !Q15;
  _EQ033 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q16' = '|ctr-i:105|Qi' 
-- Equation name is 'Q16', type is output 
 Q16     = DFFE( _EQ034 $  VCC, GLOBAL( CLK), !_EQ035,  VCC,  VCC);
  _EQ034 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15
         # !D16 &  F3
         # !F3 & !Q16;
  _EQ035 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q17' = '|ctr-i:104|Qi' 
-- Equation name is 'Q17', type is output 
 Q17     = DFFE( _EQ036 $  VCC, GLOBAL( CLK), !_EQ037,  VCC,  VCC);
  _EQ036 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16
         # !D17 &  F3
         # !F3 & !Q17;
  _EQ037 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q18' = '|ctr-i:103|Qi' 
-- Equation name is 'Q18', type is output 
 Q18     = DFFE( _EQ038 $  VCC, GLOBAL( CLK), !_EQ039,  VCC,  VCC);
  _EQ038 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17
         # !D18 &  F3
         # !F3 & !Q18;
  _EQ039 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q19' = '|ctr-i:102|Qi' 
-- Equation name is 'Q19', type is output 
 Q19     = DFFE( _EQ040 $  VCC, GLOBAL( CLK), !_EQ041,  VCC,  VCC);
  _EQ040 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18
         # !D19 &  F3
         # !F3 & !Q19;
  _EQ041 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q20' = '|ctr-i:111|Qi' 
-- Equation name is 'Q20', type is output 
 Q20     = DFFE( _EQ042 $  VCC, GLOBAL( CLK), !_EQ043,  VCC,  VCC);
  _EQ042 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19
         # !D20 &  F3
         # !F3 & !Q20;
  _EQ043 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q21' = '|ctr-i:110|Qi' 
-- Equation name is 'Q21', type is output 
 Q21     = DFFE( _EQ044 $  VCC, GLOBAL( CLK), !_EQ045,  VCC,  VCC);
  _EQ044 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20
         # !D21 &  F3
         # !F3 & !Q21;
  _EQ045 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q22' = '|ctr-i:109|Qi' 
-- Equation name is 'Q22', type is output 
 Q22     = DFFE( _EQ046 $  VCC, GLOBAL( CLK), !_EQ047,  VCC,  VCC);
  _EQ046 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21
         # !D22 &  F3
         # !F3 & !Q22;
  _EQ047 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q23' = '|ctr-i:108|Qi' 
-- Equation name is 'Q23', type is output 
 Q23     = DFFE( _EQ048 $  VCC, GLOBAL( CLK), !_EQ049,  VCC,  VCC);
  _EQ048 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22
         # !D23 &  F3
         # !F3 & !Q23;
  _EQ049 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q24' = '|ctr-i:107|Qi' 
-- Equation name is 'Q24', type is output 
 Q24     = DFFE( _EQ050 $  VCC, GLOBAL( CLK), !_EQ051,  VCC,  VCC);
  _EQ050 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23
         # !D24 &  F3
         # !F3 & !Q24;
  _EQ051 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q25' = '|ctr-i:116|Qi' 
-- Equation name is 'Q25', type is output 
 Q25     = DFFE( _EQ052 $  VCC, GLOBAL( CLK), !_EQ053,  VCC,  VCC);
  _EQ052 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24
         # !D25 &  F3
         # !F3 & !Q25;
  _EQ053 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q26' = '|ctr-i:115|Qi' 
-- Equation name is 'Q26', type is output 
 Q26     = DFFE( _EQ054 $  VCC, GLOBAL( CLK), !_EQ055,  VCC,  VCC);
  _EQ054 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25
         # !D26 &  F3
         # !F3 & !Q26;
  _EQ055 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q27' = '|ctr-i:114|Qi' 
-- Equation name is 'Q27', type is output 
 Q27     = DFFE( _EQ056 $  VCC, GLOBAL( CLK), !_EQ057,  VCC,  VCC);
  _EQ056 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 & 
              Q26
         # !D27 &  F3
         # !F3 & !Q27;
  _EQ057 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q28' = '|ctr-i:113|Qi' 
-- Equation name is 'Q28', type is output 
 Q28     = DFFE( _EQ058 $  VCC, GLOBAL( CLK), !_EQ059,  VCC,  VCC);
  _EQ058 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 & 
              Q26 &  Q27
         # !D28 &  F3
         # !F3 & !Q28;
  _EQ059 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B, C, D




Project Information    e:\topsecret\5_sem\shemtechnik\labs\labshem1\ctr_29.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,847K
