Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Aug  5 01:40:47 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./report/decode_rs_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (202)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (202)
---------------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.582        0.000                      0                10829        0.024        0.000                      0                10829        4.458        0.000                       0                  5853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.582        0.000                      0                10829        0.024        0.000                      0                10829        4.458        0.000                       0                  5853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.714ns (41.642%)  route 2.402ns (58.358%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.298     3.622    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X75Y27         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.719 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.473     4.192    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[17]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[17])
                                                     -0.231     9.774    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/Q
                         net (fo=1, routed)           0.038     0.090    bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r_n_27
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/C
                         clock pessimism              0.000     0.019    
    SLICE_X72Y18         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK



