# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 17:36:13  July 04, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:36:13  JULY 04, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_Y2 -to clk
set_location_assignment PIN_M23 -to original_right_button
set_location_assignment PIN_M21 -to original_left_button
set_location_assignment PIN_N21 -to original_down_button
set_location_assignment PIN_R24 -to original_up_button
set_location_assignment PIN_AB28 -to reset
set_location_assignment PIN_H15 -to error
set_location_assignment PIN_G18 -to d0[0]
set_location_assignment PIN_F22 -to d0[1]
set_location_assignment PIN_E17 -to d0[2]
set_location_assignment PIN_L26 -to d0[3]
set_location_assignment PIN_L25 -to d0[4]
set_location_assignment PIN_J22 -to d0[5]
set_location_assignment PIN_H22 -to d0[6]
set_location_assignment PIN_M24 -to d1[0]
set_location_assignment PIN_Y22 -to d1[1]
set_location_assignment PIN_W21 -to d1[2]
set_location_assignment PIN_W22 -to d1[3]
set_location_assignment PIN_W25 -to d1[4]
set_location_assignment PIN_U23 -to d1[5]
set_location_assignment PIN_U24 -to d1[6]
set_location_assignment PIN_AA25 -to d2[0]
set_location_assignment PIN_AA26 -to d2[1]
set_location_assignment PIN_Y25 -to d2[2]
set_location_assignment PIN_W26 -to d2[3]
set_location_assignment PIN_Y26 -to d2[4]
set_location_assignment PIN_W27 -to d2[5]
set_location_assignment PIN_W28 -to d2[6]
set_location_assignment PIN_V21 -to d3[0]
set_location_assignment PIN_U21 -to d3[1]
set_location_assignment PIN_AB20 -to d3[2]
set_location_assignment PIN_AA21 -to d3[3]
set_location_assignment PIN_AD24 -to d3[4]
set_location_assignment PIN_AF23 -to d3[5]
set_location_assignment PIN_Y19 -to d3[6]
set_location_assignment PIN_AB19 -to d4[0]
set_location_assignment PIN_AA19 -to d4[1]
set_location_assignment PIN_AG21 -to d4[2]
set_location_assignment PIN_AH21 -to d4[3]
set_location_assignment PIN_AE19 -to d4[4]
set_location_assignment PIN_AF19 -to d4[5]
set_location_assignment PIN_AE18 -to d4[6]
set_location_assignment PIN_AD18 -to d5[0]
set_location_assignment PIN_AC18 -to d5[1]
set_location_assignment PIN_AB18 -to d5[2]
set_location_assignment PIN_AH19 -to d5[3]
set_location_assignment PIN_AG19 -to d5[4]
set_location_assignment PIN_AF18 -to d5[5]
set_location_assignment PIN_AH18 -to d5[6]
set_location_assignment PIN_AA17 -to d6[0]
set_location_assignment PIN_AB16 -to d6[1]
set_location_assignment PIN_AA16 -to d6[2]
set_location_assignment PIN_AB17 -to d6[3]
set_location_assignment PIN_AB15 -to d6[4]
set_location_assignment PIN_AA15 -to d6[5]
set_location_assignment PIN_AC17 -to d6[6]
set_location_assignment PIN_AD17 -to d7[0]
set_location_assignment PIN_AE17 -to d7[1]
set_location_assignment PIN_AG17 -to d7[2]
set_location_assignment PIN_AH17 -to d7[3]
set_location_assignment PIN_AF17 -to d7[4]
set_location_assignment PIN_AG18 -to d7[5]
set_location_assignment PIN_AA14 -to d7[6]
set_location_assignment PIN_Y23 -to start_button
set_location_assignment PIN_AD27 -to a_button
set_location_assignment PIN_AC27 -to b_button
set_location_assignment PIN_G16 -to difficulty
set_global_assignment -name VERILOG_FILE ../modules/top.v
set_global_assignment -name VERILOG_FILE ../modules/frequency.v
set_global_assignment -name VERILOG_FILE ../modules/timer/stopwatch.v
set_global_assignment -name VERILOG_FILE ../modules/timer/score.v
set_global_assignment -name VERILOG_FILE ../modules/maps/random.v
set_global_assignment -name VERILOG_FILE ../modules/maps/map_selector.v
set_global_assignment -name VERILOG_FILE ../modules/maps/define_maps.v
set_global_assignment -name VERILOG_FILE ../modules/io/display.v
set_global_assignment -name VERILOG_FILE ../modules/io/button_handler.v
set_global_assignment -name VERILOG_FILE ../modules/game/state_machine.v
set_global_assignment -name VERILOG_FILE ../modules/game/result.v
set_global_assignment -name VERILOG_FILE ../modules/game/position_updater.v
set_global_assignment -name VERILOG_FILE ../modules/game/difficulty_selector.v
set_global_assignment -name VERILOG_FILE ../modules/game/board_updater.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name BDF_FILE top.bdf