# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.gen/sources_1/ip/Mul/sim/Mul.vhd" \

# Do not sort compile order
nosort
