var classAxiLiteRegs =
[
    [ "rtl", "classAxiLiteRegs_1_1rtl.html", "classAxiLiteRegs_1_1rtl" ],
    [ "TPD_G", "classAxiLiteRegs.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "NUM_WRITE_REG_G", "classAxiLiteRegs.html#a4c7d83380b735a214a3fce48cc308126", null ],
    [ "NUM_READ_REG_G", "classAxiLiteRegs.html#a3c25f8d695fe7b26395d0d69d633e1d9", null ],
    [ "axiClk", "classAxiLiteRegs.html#a7d8781c632c75ab0fdde6e592fd13d60", null ],
    [ "axiClkRst", "classAxiLiteRegs.html#aaa3f2a49ba9c27af6fc938205e371307", null ],
    [ "axiReadMaster", "classAxiLiteRegs.html#ac847742920ba32301ddc91cf13d6f5fe", null ],
    [ "axiReadSlave", "classAxiLiteRegs.html#af5301f308dc850ff6d3b80315d2e644c", null ],
    [ "axiWriteMaster", "classAxiLiteRegs.html#abf08eac4311749af56c8ec14b1903091", null ],
    [ "axiWriteSlave", "classAxiLiteRegs.html#a0eb32e5fab67488b94fb47c9fe42e97f", null ],
    [ "writeRegister", "classAxiLiteRegs.html#ab6e3ec54cdcfe4a7c8e21ce59b0fd3c4", null ],
    [ "readRegister", "classAxiLiteRegs.html#aa61eefee7353ff6055d93f0f3b32706b", null ],
    [ "ieee", "classAxiLiteRegs.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiLiteRegs.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classAxiLiteRegs.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classAxiLiteRegs.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "StdRtlPkg", "classAxiLiteRegs.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classAxiLiteRegs.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ]
];