Analysis & Synthesis report for soc_system
Wed May 16 08:56:42 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height
 11. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer
 12. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop
 13. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next
 14. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_state
 15. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_next
 16. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_state
 17. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 18. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 19. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 20. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 21. State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for soc_video_system:u0|soc_video_system_altpll_0:altpll_0
 30. Source assignments for soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2|soc_video_system_altpll_0_dffpipe_l2c:dffpipe3
 31. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 32. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 33. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 34. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 35. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 36. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 37. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 38. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 39. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 40. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 41. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer
 44. Source assignments for soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated
 45. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2
 46. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2
 47. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2
 48. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2
 49. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2
 50. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2
 51. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2
 52. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2
 53. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2
 54. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2
 55. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2
 56. Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2
 57. Source assignments for soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2
 58. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component
 59. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated
 60. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p
 61. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p
 62. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram
 63. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:rs_brp
 64. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:rs_bwp
 65. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 66. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13
 67. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:ws_brp
 68. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:ws_bwp
 69. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 70. Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 71. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO
 72. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated
 73. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p
 74. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p
 75. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram
 76. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp
 77. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6
 78. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp
 79. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp
 80. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp
 81. Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9
 82. Source assignments for soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram
 83. Source assignments for soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram
 84. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux
 85. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 86. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 87. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux
 88. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 89. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 90. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 91. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 92. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 93. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 94. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 95. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 96. Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 97. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
100. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
102. Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
104. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
105. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM
106. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
107. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
108. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master
109. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
110. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
111. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
112. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
113. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
114. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
115. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
116. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
117. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
118. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
119. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
120. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
121. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
122. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
123. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
124. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
125. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
126. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo
127. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p
128. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b
129. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto
130. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
131. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller
132. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0
136. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1
137. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1
138. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component
139. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2
140. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component
141. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3
142. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component
143. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4
144. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component
145. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2
146. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1
147. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component
148. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2
149. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component
150. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3
151. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1
152. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component
153. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2
154. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component
155. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4
156. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1
157. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component
158. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2
159. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component
160. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register
161. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component
162. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register
163. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component
164. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler
165. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg
166. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper
167. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop
168. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
169. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add
170. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
171. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0
172. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder
173. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO
174. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component
175. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller
176. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave
177. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory
178. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer
179. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO
180. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma
181. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer
182. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1
183. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll
184. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
185. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler
186. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler:video_scaler
187. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame
188. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0
189. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
190. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
191. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
192. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0
193. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1
194. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller
195. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
196. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator
197. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator
198. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator
199. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator
200. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
201. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator
202. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator
203. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
204. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator
205. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent
206. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent
207. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent
208. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent
209. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
210. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo
211. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent
212. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
213. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo
214. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent
215. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
216. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo
217. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent
218. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
219. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo
220. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
221. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
224. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent
225. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
226. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo
227. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo
228. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router_001|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|soc_video_system_mm_interconnect_0_router_002_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003|soc_video_system_mm_interconnect_0_router_003_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_005|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_006|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_007|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008|soc_video_system_mm_interconnect_0_router_008_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter
238. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter
239. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
240. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter
241. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
242. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
243. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
244. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
245. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
246. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter
247. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter
248. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter
249. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter
251. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
252. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
253. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
254. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
255. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
256. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
257. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
258. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
259. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
260. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
261. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
262. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
263. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
264. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
265. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
266. Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter
267. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller
268. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
269. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
270. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001
271. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
272. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
273. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_002
274. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003
275. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
276. Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
277. Parameter Settings for Inferred Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
278. altsyncram Parameter Settings by Entity Instance
279. altshift_taps Parameter Settings by Entity Instance
280. dcfifo Parameter Settings by Entity Instance
281. scfifo Parameter Settings by Entity Instance
282. altpll Parameter Settings by Entity Instance
283. Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_003"
284. Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_002"
285. Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_001"
286. Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
287. Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller"
288. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
289. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
290. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
291. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter"
292. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
293. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter"
294. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter"
295. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter"
296. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
297. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
298. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008|soc_video_system_mm_interconnect_0_router_008_default_decode:the_default_decode"
299. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
300. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003|soc_video_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
301. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|soc_video_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
302. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode"
303. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo"
304. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo"
305. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent"
306. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
307. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
308. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
309. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo"
310. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent"
311. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent"
313. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
314. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent"
315. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo"
316. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent"
317. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent"
318. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent"
319. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent"
320. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator"
321. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
322. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator"
323. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator"
324. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
325. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator"
326. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator"
327. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator"
328. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator"
329. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
330. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller"
331. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1"
332. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0"
333. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0"
334. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_scaler:video_scaler"
335. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler"
336. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll"
337. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1"
338. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma"
339. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer"
340. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller"
341. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO"
342. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0"
343. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"
344. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"
345. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper"
346. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler"
347. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register"
348. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register"
349. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2"
350. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1"
351. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2"
352. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1"
353. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2"
354. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1"
355. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4"
356. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3"
357. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2"
358. Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1"
359. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer"
360. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module"
361. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
362. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller"
363. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo"
364. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
365. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
366. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
367. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
368. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
369. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
370. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
371. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
372. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
373. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
374. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
375. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
376. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
377. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM"
378. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
379. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0"
380. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1"
381. Port Connectivity Checks: "soc_video_system:u0|soc_video_system_altpll_0:altpll_0"
382. Port Connectivity Checks: "soc_video_system:u0"
383. Post-Synthesis Netlist Statistics for Top Partition
384. Elapsed Time Per Partition
385. Analysis & Synthesis Messages
386. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 16 08:56:41 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; soc_system                                      ;
; Top-level Entity Name              ; edge_detection_top                              ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 5,617                                           ;
;     Total combinational functions  ; 4,879                                           ;
;     Dedicated logic registers      ; 3,617                                           ;
; Total registers                    ; 3617                                            ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,301,336                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; edge_detection_top ; soc_system         ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                       ; Library          ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; soc_video_system/synthesis/soc_video_system.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd                                                                   ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_reset_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v                                                   ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_reset_synchronizer.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v                                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter.v                                        ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v                                        ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005.v                  ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001.v                  ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                  ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv                                              ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux_002.sv                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux.sv                               ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_005.sv                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_004.sv                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_001.sv                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux.sv                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_005.sv                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_001.sv                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux.sv                               ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux_002.sv                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux.sv                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                              ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                       ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv                                ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_master_agent.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_master_agent.sv                                               ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_slave_translator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_translator.sv                                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_merlin_master_translator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_master_translator.sv                                          ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_vga_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_vga_controller.v                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_1.v                                    ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_0.v                                    ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v                                    ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v                                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_scaler.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v                                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pll.v                                                ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_altpll.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v                                                          ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_pixel_rgb_resampler_1.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_rgb_resampler_1.v                              ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v                                   ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v                                  ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_dma_to_memory.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_to_memory.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_camera_decoder.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_camera_decoder.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v                                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v                                          ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_clipper_add.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_add.v                                               ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_clipper_drop.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_drop.v                                              ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v                                          ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v                                    ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd                                   ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd                            ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd                      ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_hysteresis.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_hysteresis.vhd                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd                         ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd                      ; yes             ; User Wizard-Generated File                   ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v                                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_p2b_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_p2b_adapter.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v                                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_timing_adt.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_timing_adt.sv                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                           ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                  ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_jtag_sld_node.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_sld_node.v                                                      ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_jtag_streaming.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v                                                     ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_slow_clock_generator.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_slow_clock_generator.v                                            ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v                                             ; soc_video_system ;
; soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v                                         ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v                                 ; soc_video_system ;
; soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v                                                 ; soc_video_system ;
; edge_detection_top.vhd                                                                                            ; yes             ; User VHDL File                               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd                                                                                            ;                  ;
; sld_virtual_jtag_basic.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                         ;                  ;
; sld_jtag_endpoint_adapter.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                    ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                ;                  ;
; altera_std_synchronizer.v                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                        ;                  ;
; altsyncram.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                   ;                  ;
; stratix_ram_block.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                            ;                  ;
; lpm_mux.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                      ;                  ;
; lpm_decode.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                   ;                  ;
; aglobal171.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                                                                   ;                  ;
; a_rdenreg.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                    ;                  ;
; altrom.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                       ;                  ;
; altram.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                       ;                  ;
; altdpram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                     ;                  ;
; db/altsyncram_76a1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_76a1.tdf                                                                                            ;                  ;
; db/decode_59a.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/decode_59a.tdf                                                                                                 ;                  ;
; db/mux_l3b.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/mux_l3b.tdf                                                                                                    ;                  ;
; altshift_taps.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                                                ;                  ;
; lpm_counter.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                  ;                  ;
; lpm_compare.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                  ;                  ;
; lpm_constant.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                 ;                  ;
; db/shift_taps_p0v.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_p0v.tdf                                                                                             ;                  ;
; db/altsyncram_vp91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_vp91.tdf                                                                                            ;                  ;
; db/cntr_c7f.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_c7f.tdf                                                                                                   ;                  ;
; db/cmpr_lrb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_lrb.tdf                                                                                                   ;                  ;
; db/shift_taps_q0v.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_q0v.tdf                                                                                             ;                  ;
; db/altsyncram_1q91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf                                                                                            ;                  ;
; db/shift_taps_22v.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_22v.tdf                                                                                             ;                  ;
; db/altsyncram_hs91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_hs91.tdf                                                                                            ;                  ;
; db/shift_taps_h2v.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_h2v.tdf                                                                                             ;                  ;
; db/altsyncram_ut91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_ut91.tdf                                                                                            ;                  ;
; db/cntr_8af.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_8af.tdf                                                                                                   ;                  ;
; db/cmpr_usb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_usb.tdf                                                                                                   ;                  ;
; db/shift_taps_l2v.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_l2v.tdf                                                                                             ;                  ;
; db/altsyncram_nv91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_nv91.tdf                                                                                            ;                  ;
; db/shift_taps_58r.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_58r.tdf                                                                                             ;                  ;
; db/altsyncram_eu91.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_eu91.tdf                                                                                            ;                  ;
; db/cntr_aaf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_aaf.tdf                                                                                                   ;                  ;
; db/cmpr_vsb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_vsb.tdf                                                                                                   ;                  ;
; dcfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                                       ;                  ;
; lpm_add_sub.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                  ;                  ;
; a_graycounter.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                                                ;                  ;
; a_fefifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                                                     ;                  ;
; a_gray2bin.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                                                   ;                  ;
; dffpipe.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                                      ;                  ;
; alt_sync_fifo.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                                                ;                  ;
; altsyncram_fifo.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                                              ;                  ;
; db/dcfifo_9hk1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf                                                                                                ;                  ;
; db/a_gray2bin_jra.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_gray2bin_jra.tdf                                                                                             ;                  ;
; db/a_graycounter_g26.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_graycounter_g26.tdf                                                                                          ;                  ;
; db/a_graycounter_cgb.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_graycounter_cgb.tdf                                                                                          ;                  ;
; db/altsyncram_1f11.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1f11.tdf                                                                                            ;                  ;
; db/dffpipe_0v8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_0v8.tdf                                                                                                ;                  ;
; db/alt_synch_pipe_g9l.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_g9l.tdf                                                                                         ;                  ;
; db/dffpipe_1v8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_1v8.tdf                                                                                                ;                  ;
; db/alt_synch_pipe_h9l.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_h9l.tdf                                                                                         ;                  ;
; db/dffpipe_2v8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_2v8.tdf                                                                                                ;                  ;
; db/cmpr_4h5.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_4h5.tdf                                                                                                   ;                  ;
; db/dcfifo_d7j1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf                                                                                                ;                  ;
; db/altsyncram_9f11.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf                                                                                            ;                  ;
; db/alt_synch_pipe_i9l.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_i9l.tdf                                                                                         ;                  ;
; db/dffpipe_3v8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_3v8.tdf                                                                                                ;                  ;
; db/alt_synch_pipe_j9l.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_j9l.tdf                                                                                         ;                  ;
; db/dffpipe_4v8.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_4v8.tdf                                                                                                ;                  ;
; db/cmpr_0h5.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_0h5.tdf                                                                                                   ;                  ;
; db/mux_9d7.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/mux_9d7.tdf                                                                                                    ;                  ;
; scfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                       ;                  ;
; a_regfifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                    ;                  ;
; a_dpfifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                     ;                  ;
; a_i2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                     ;                  ;
; a_fffifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                     ;                  ;
; a_f2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                     ;                  ;
; db/scfifo_7f91.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_7f91.tdf                                                                                                ;                  ;
; db/a_dpfifo_s631.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf                                                                                              ;                  ;
; db/altsyncram_l7b1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_l7b1.tdf                                                                                            ;                  ;
; db/cmpr_a78.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_a78.tdf                                                                                                   ;                  ;
; db/cntr_lka.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_lka.tdf                                                                                                   ;                  ;
; db/cntr_2l6.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_2l6.tdf                                                                                                   ;                  ;
; db/cntr_mka.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_mka.tdf                                                                                                   ;                  ;
; altpll.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                       ;                  ;
; stratix_pll.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                                  ;                  ;
; stratixii_pll.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                                ;                  ;
; cycloneii_pll.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                                ;                  ;
; db/altpll_8aa2.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf                                                                                                ;                  ;
; db/scfifo_us21.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_us21.tdf                                                                                                ;                  ;
; db/a_dpfifo_hk21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf                                                                                              ;                  ;
; db/altsyncram_j7b1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_j7b1.tdf                                                                                            ;                  ;
; db/cmpr_c78.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_c78.tdf                                                                                                   ;                  ;
; db/cntr_nka.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_nka.tdf                                                                                                   ;                  ;
; db/cntr_4l6.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_4l6.tdf                                                                                                   ;                  ;
; db/cntr_oka.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf                                                                                                   ;                  ;
; sld_hub.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                      ; altera_sld       ;
; db/ip/sldce0f4758/alt_sld_fab.v                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/alt_sld_fab.v                                                                                   ; alt_sld_fab      ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; alt_sld_fab      ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; alt_sld_fab      ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; alt_sld_fab      ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; alt_sld_fab      ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                 ;                  ;
; sld_rom_sr.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                   ;                  ;
; db/altsyncram_m4g1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_m4g1.tdf                                                                                            ;                  ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,617                                                                                                             ;
;                                             ;                                                                                                                   ;
; Total combinational functions               ; 4879                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                   ;
;     -- 4 input functions                    ; 1764                                                                                                              ;
;     -- 3 input functions                    ; 1452                                                                                                              ;
;     -- <=2 input functions                  ; 1663                                                                                                              ;
;                                             ;                                                                                                                   ;
; Logic elements by mode                      ;                                                                                                                   ;
;     -- normal mode                          ; 3870                                                                                                              ;
;     -- arithmetic mode                      ; 1009                                                                                                              ;
;                                             ;                                                                                                                   ;
; Total registers                             ; 3617                                                                                                              ;
;     -- Dedicated logic registers            ; 3617                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                 ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 113                                                                                                               ;
; Total memory bits                           ; 1301336                                                                                                           ;
;                                             ;                                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Total PLLs                                  ; 2                                                                                                                 ;
;     -- PLLs                                 ; 2                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3334                                                                                                              ;
; Total fan-out                               ; 31999                                                                                                             ;
; Average fan-out                             ; 3.52                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                        ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
; |edge_detection_top                                                                                                                     ; 4879 (178)          ; 3617 (88)                 ; 1301336     ; 0          ; 0            ; 0       ; 0         ; 113  ; 0            ; 0          ; |edge_detection_top                                                                                                                                                                                                                                                                                                                                            ; edge_detection_top                                 ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 78 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 73 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (83)            ; 73 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld       ;
;    |soc_video_system:u0|                                                                                                                ; 4578 (0)            ; 3451 (0)                  ; 1301336     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0                                                                                                                                                                                                                                                                                                                        ; soc_video_system                                   ; soc_video_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                             ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                             ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_up_avalon_video_edge_detection:sobel_edge_detector_0|                                                                     ; 1228 (26)           ; 1091 (20)                 ; 41064       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0                                                                                                                                                                                                                                                            ; altera_up_avalon_video_edge_detection              ; soc_video_system ;
;          |altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|                                                       ; 16 (0)              ; 11 (0)                    ; 13008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register                                                                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;             |altshift_taps:altshift_taps_component|                                                                                     ; 16 (0)              ; 11 (0)                    ; 13008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component                                                                                                                                               ; altshift_taps                                      ; work             ;
;                |shift_taps_l2v:auto_generated|                                                                                          ; 16 (0)              ; 11 (0)                    ; 13008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated                                                                                                                 ; shift_taps_l2v                                     ; work             ;
;                   |altsyncram_nv91:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 13008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2                                                                                     ; altsyncram_nv91                                    ; work             ;
;                   |cntr_8af:cntr1|                                                                                                      ; 16 (13)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1                                                                                                  ; cntr_8af                                           ; work             ;
;                      |cmpr_usb:cmpr4|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|cmpr_usb:cmpr4                                                                                   ; cmpr_usb                                           ; work             ;
;          |altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|                                                                  ; 603 (551)           ; 580 (544)                 ; 10176       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1                                                                                                                                                                                                ; altera_up_edge_detection_gaussian_smoothing_filter ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_3|                                                             ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_4|                                                             ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_hysteresis:Filter_4|                                                                                 ; 64 (38)             ; 52 (34)                   ; 3180        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4                                                                                                                                                                                                               ; altera_up_edge_detection_hysteresis                ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                                 ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                                           ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                             ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                                 ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                              ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                               ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)              ; 9 (0)                     ; 318         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                                 ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 318         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                                           ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 318         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                             ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 318         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                                 ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                              ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                               ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_nonmaximum_suppression:Filter_3|                                                                     ; 194 (168)           ; 152 (134)                 ; 5724        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3                                                                                                                                                                                                   ; altera_up_edge_detection_nonmaximum_suppression    ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)              ; 9 (0)                     ; 3180        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 3180        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                               ; altshift_taps                                      ; work             ;
;                   |shift_taps_22v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 3180        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated                                                                 ; shift_taps_22v                                     ; work             ;
;                      |altsyncram_hs91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3180        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2                                     ; altsyncram_hs91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1                                                  ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                   ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                               ; altshift_taps                                      ; work             ;
;                   |shift_taps_22v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated                                                                 ; shift_taps_22v                                     ; work             ;
;                      |altsyncram_hs91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2544        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2                                     ; altsyncram_hs91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1                                                  ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                   ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|                                                 ; 16 (0)              ; 11 (0)                    ; 3252        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register                                                                                                                                                                               ; altera_up_edge_detection_pixel_info_shift_register ; soc_video_system ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 16 (0)              ; 11 (0)                    ; 3252        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                         ; altshift_taps                                      ; work             ;
;                |shift_taps_h2v:auto_generated|                                                                                          ; 16 (0)              ; 11 (0)                    ; 3252        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated                                                                                                           ; shift_taps_h2v                                     ; work             ;
;                   |altsyncram_ut91:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3252        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2                                                                               ; altsyncram_ut91                                    ; work             ;
;                   |cntr_8af:cntr1|                                                                                                      ; 16 (13)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1                                                                                            ; cntr_8af                                           ; work             ;
;                      |cmpr_usb:cmpr4|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|cmpr_usb:cmpr4                                                                             ; cmpr_usb                                           ; work             ;
;          |altera_up_edge_detection_sobel_operator:Filter_2|                                                                             ; 309 (283)           ; 265 (247)                 ; 5724        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2                                                                                                                                                                                                           ; altera_up_edge_detection_sobel_operator            ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                             ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                                       ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                         ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                             ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                          ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                           ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                             ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                                       ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)              ; 9 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                         ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2862        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                             ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                          ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                           ; cmpr_lrb                                           ; work             ;
;       |soc_video_system_altpll_0:altpll_0|                                                                                              ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                     ; soc_video_system_altpll_0                          ; soc_video_system ;
;          |soc_video_system_altpll_0_altpll_ih92:sd1|                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1                                                                                                                                                                                                                                           ; soc_video_system_altpll_0_altpll_ih92              ; soc_video_system ;
;          |soc_video_system_altpll_0_stdsync_sv6:stdsync2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                      ; soc_video_system_altpll_0_stdsync_sv6              ; soc_video_system ;
;             |soc_video_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2|soc_video_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                       ; soc_video_system_altpll_0_dffpipe_l2c              ; soc_video_system ;
;       |soc_video_system_audio_and_video_config_0:audio_and_video_config_0|                                                              ; 257 (76)            ; 191 (60)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                     ; soc_video_system_audio_and_video_config_0          ; soc_video_system ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 9 (9)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                   ; altera_up_av_config_auto_init                      ; soc_video_system ;
;          |altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM|                                                                          ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM                                                                                                                                                                                                 ; altera_up_av_config_auto_init_d5m                  ; soc_video_system ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 127 (110)           ; 100 (86)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                     ; altera_up_av_config_serial_bus_controller          ; soc_video_system ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                        ; altera_up_slow_clock_generator                     ; soc_video_system ;
;       |soc_video_system_fpga_only_master:fpga_only_master|                                                                              ; 734 (0)             ; 465 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                                                                     ; soc_video_system_fpga_only_master                  ; soc_video_system ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 304 (0)             ; 147 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                    ; soc_video_system ;
;             |packets_to_master:p2m|                                                                                                     ; 304 (304)           ; 147 (147)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                     ; packets_to_master                                  ; soc_video_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; soc_video_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                     ; altsyncram                                         ; work             ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                      ; altsyncram_m4g1                                    ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 14 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                  ; soc_video_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 354 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                    ; soc_video_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 351 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                  ; altera_jtag_dc_streaming                           ; soc_video_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)              ; 47 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                      ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                          ; altera_avalon_st_pipeline_base                     ; soc_video_system ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                 ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                 ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                           ; altera_jtag_src_crosser                            ; soc_video_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                ; altera_jtag_control_signal_crosser                 ; soc_video_system ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                           ; altera_std_synchronizer                            ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 335 (320)           ; 187 (168)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                             ; altera_jtag_streaming                              ; soc_video_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                ; altera_avalon_st_idle_inserter                     ; soc_video_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                  ; altera_avalon_st_idle_remover                      ; soc_video_system ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                    ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                           ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                   ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                        ; altera_std_synchronizer                            ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                             ; altera_std_synchronizer                            ; work             ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                          ; altera_jtag_sld_node                               ; soc_video_system ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                        ; sld_virtual_jtag_basic                             ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                  ; soc_video_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; altera_reset_controller                            ; soc_video_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                   ; altera_reset_synchronizer                          ; soc_video_system ;
;       |soc_video_system_mm_interconnect_0:mm_interconnect_0|                                                                            ; 675 (0)             ; 463 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                   ; soc_video_system_mm_interconnect_0                 ; soc_video_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|                                                                       ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|                                                                         ; 46 (46)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|                                                                  ; 16 (16)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser           ; soc_video_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                     ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser           ; soc_video_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                         ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                    ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                    ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                          ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent|                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent                                                                                                                                                                                           ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent|                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent                                                                                                                                                                                   ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; soc_video_system ;
;          |altera_merlin_slave_agent:pixel_buffer_s1_agent|                                                                              ; 15 (9)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|                                                                       ; 13 (5)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; soc_video_system ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                         ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator|                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator|                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator                                                                                                                                                                           ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator|                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator                                                                                                                                                                             ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 22 (22)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                      ; soc_video_system ;
;          |altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|                                     ; 65 (65)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter                                                                                                                                                                          ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|                              ; 35 (35)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter                                                                                                                                                                   ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|                                     ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                                                                                          ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|                              ; 30 (30)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                                                                                   ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                    ; soc_video_system_mm_interconnect_0_cmd_demux_002   ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                           ; 92 (82)             ; 8 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                ; soc_video_system_mm_interconnect_0_cmd_mux         ; soc_video_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                   ; altera_merlin_arbitrator                           ; soc_video_system ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                     ; altera_merlin_arb_adder                            ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_router_002:router_002|                                                                     ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                          ; soc_video_system_mm_interconnect_0_router_002      ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                            ; soc_video_system_mm_interconnect_0_rsp_demux       ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                   ; 128 (128)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                        ; soc_video_system_mm_interconnect_0_rsp_mux_002     ; soc_video_system ;
;       |soc_video_system_pixel_buffer:pixel_buffer|                                                                                      ; 272 (219)           ; 250 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer                                                                                                                                                                                                                                                                             ; soc_video_system_pixel_buffer                      ; soc_video_system ;
;          |soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module|                        ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module                                                                                                                                                                       ; soc_video_system_pixel_buffer_input_efifo_module   ; soc_video_system ;
;       |soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|                                                                        ; 147 (0)             ; 5 (0)                     ; 1228800     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer                                                                                                                                                                                                                                                               ; soc_video_system_pixel_onchip_buffer               ; soc_video_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 147 (0)             ; 5 (0)                     ; 1228800     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work             ;
;             |altsyncram_76a1:auto_generated|                                                                                            ; 147 (0)             ; 5 (5)                     ; 1228800     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated                                                                                                                                                                                                      ; altsyncram_76a1                                    ; work             ;
;                |decode_59a:decode3|                                                                                                     ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3                                                                                                                                                                                   ; decode_59a                                         ; work             ;
;                |mux_l3b:mux2|                                                                                                           ; 125 (125)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|mux_l3b:mux2                                                                                                                                                                                         ; mux_l3b                                            ; work             ;
;       |soc_video_system_video_bayer_resampler:video_bayer_resampler|                                                                    ; 103 (86)            ; 70 (58)                   ; 20720       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler                                                                                                                                                                                                                                                           ; soc_video_system_video_bayer_resampler             ; soc_video_system ;
;          |altshift_taps:bayern_pattern_shift_reg|                                                                                       ; 17 (0)              ; 12 (0)                    ; 20720       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg                                                                                                                                                                                                                    ; altshift_taps                                      ; work             ;
;             |shift_taps_58r:auto_generated|                                                                                             ; 17 (0)              ; 12 (0)                    ; 20720       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated                                                                                                                                                                                      ; shift_taps_58r                                     ; work             ;
;                |altsyncram_eu91:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 20720       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2                                                                                                                                                          ; altsyncram_eu91                                    ; work             ;
;                |cntr_aaf:cntr1|                                                                                                         ; 17 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1                                                                                                                                                                       ; cntr_aaf                                           ; work             ;
;                   |cmpr_vsb:cmpr4|                                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|cmpr_vsb:cmpr4                                                                                                                                                        ; cmpr_vsb                                           ; work             ;
;       |soc_video_system_video_clipper:video_clipper|                                                                                    ; 171 (0)             ; 100 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper                                                                                                                                                                                                                                                                           ; soc_video_system_video_clipper                     ; soc_video_system ;
;          |altera_up_video_clipper_add:Clipper_Add|                                                                                      ; 80 (29)             ; 49 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add                                                                                                                                                                                                                                   ; altera_up_video_clipper_add                        ; soc_video_system ;
;             |altera_up_video_clipper_counters:Clipper_Add_Counters|                                                                     ; 51 (51)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters                                                                                                                                                                             ; altera_up_video_clipper_counters                   ; soc_video_system ;
;          |altera_up_video_clipper_drop:Clipper_Drop|                                                                                    ; 91 (42)             ; 51 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop                                                                                                                                                                                                                                 ; altera_up_video_clipper_drop                       ; soc_video_system ;
;             |altera_up_video_clipper_counters:Clipper_Drop_Counters|                                                                    ; 49 (49)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters                                                                                                                                                                          ; altera_up_video_clipper_counters                   ; soc_video_system ;
;       |soc_video_system_video_decoder_0:video_decoder_0|                                                                                ; 73 (0)              ; 111 (0)                   ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0                                                                                                                                                                                                                                                                       ; soc_video_system_video_decoder_0                   ; soc_video_system ;
;          |altera_up_video_camera_decoder:Camera_Decoder|                                                                                ; 27 (27)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder                                                                                                                                                                                                                         ; altera_up_video_camera_decoder                     ; soc_video_system ;
;          |altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|                                                                     ; 46 (0)              ; 78 (0)                    ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO                                                                                                                                                                                                              ; altera_up_video_dual_clock_fifo                    ; soc_video_system ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 46 (0)              ; 78 (0)                    ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                      ; dcfifo                                             ; work             ;
;                |dcfifo_9hk1:auto_generated|                                                                                             ; 46 (4)              ; 78 (24)                   ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated                                                                                                                                                           ; dcfifo_9hk1                                        ; work             ;
;                   |a_graycounter_cgb:wrptr_g1p|                                                                                         ; 15 (15)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                               ; a_graycounter_cgb                                  ; work             ;
;                   |a_graycounter_g26:rdptr_g1p|                                                                                         ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                               ; a_graycounter_g26                                  ; work             ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                ; alt_synch_pipe_g9l                                 ; work             ;
;                      |dffpipe_1v8:dffpipe13|                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13                                                                                                          ; dffpipe_1v8                                        ; work             ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                ; alt_synch_pipe_h9l                                 ; work             ;
;                      |dffpipe_2v8:dffpipe16|                                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                          ; dffpipe_2v8                                        ; work             ;
;                   |altsyncram_1f11:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram                                                                                                                                  ; altsyncram_1f11                                    ; work             ;
;                   |cmpr_4h5:rdempty_eq_comp|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|cmpr_4h5:rdempty_eq_comp                                                                                                                                  ; cmpr_4h5                                           ; work             ;
;                   |cmpr_4h5:wrfull_eq_comp|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|cmpr_4h5:wrfull_eq_comp                                                                                                                                   ; cmpr_4h5                                           ; work             ;
;       |soc_video_system_video_dma_controller:video_dma_controller|                                                                      ; 189 (43)            ; 124 (17)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller                                                                                                                                                                                                                                                             ; soc_video_system_video_dma_controller              ; soc_video_system ;
;          |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                          ; 134 (134)           ; 98 (98)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                                                                         ; altera_up_video_dma_control_slave                  ; soc_video_system ;
;          |altera_up_video_dma_to_memory:From_Stream_to_Memory|                                                                          ; 12 (12)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory                                                                                                                                                                                                         ; altera_up_video_dma_to_memory                      ; soc_video_system ;
;       |soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|                                                                ; 71 (2)              ; 102 (0)                   ; 3200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer                                                                                                                                                                                                                                                       ; soc_video_system_video_dual_clock_buffer           ; soc_video_system ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 69 (0)              ; 102 (0)                   ; 3200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO                                                                                                                                                                                                                                      ; dcfifo                                             ; work             ;
;             |dcfifo_d7j1:auto_generated|                                                                                                ; 69 (10)             ; 102 (34)                  ; 3200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated                                                                                                                                                                                                           ; dcfifo_d7j1                                        ; work             ;
;                |a_gray2bin_jra:wrptr_g_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin                                                                                                                                                                           ; a_gray2bin_jra                                     ; work             ;
;                |a_gray2bin_jra:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin                                                                                                                                                                           ; a_gray2bin_jra                                     ; work             ;
;                |a_graycounter_cgb:wrptr_g1p|                                                                                            ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                                                                               ; a_graycounter_cgb                                  ; work             ;
;                |a_graycounter_g26:rdptr_g1p|                                                                                            ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                                                                               ; a_graycounter_g26                                  ; work             ;
;                |alt_synch_pipe_i9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp                                                                                                                                                                                ; alt_synch_pipe_i9l                                 ; work             ;
;                   |dffpipe_3v8:dffpipe6|                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6                                                                                                                                                           ; dffpipe_3v8                                        ; work             ;
;                |alt_synch_pipe_j9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp                                                                                                                                                                                ; alt_synch_pipe_j9l                                 ; work             ;
;                   |dffpipe_4v8:dffpipe9|                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9                                                                                                                                                           ; dffpipe_4v8                                        ; work             ;
;                |altsyncram_9f11:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram                                                                                                                                                                                  ; altsyncram_9f11                                    ; work             ;
;                |cmpr_0h5:rdempty_eq_comp_msb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp_msb                                                                                                                                                                              ; cmpr_0h5                                           ; work             ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                        ; dffpipe_0v8                                        ; work             ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                        ; dffpipe_0v8                                        ; work             ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; mux_9d7                                            ; work             ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; mux_9d7                                            ; work             ;
;       |soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|                                                                  ; 263 (206)           ; 158 (123)                 ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma                                                                                                                                                                                                                                                         ; soc_video_system_video_pixel_buffer_dma            ; soc_video_system ;
;          |scfifo:Image_Buffer|                                                                                                          ; 57 (0)              ; 35 (0)                    ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer                                                                                                                                                                                                                                     ; scfifo                                             ; work             ;
;             |scfifo_7f91:auto_generated|                                                                                                ; 57 (6)              ; 35 (2)                    ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated                                                                                                                                                                                                          ; scfifo_7f91                                        ; work             ;
;                |a_dpfifo_s631:dpfifo|                                                                                                   ; 51 (28)             ; 33 (13)                   ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo                                                                                                                                                                                     ; a_dpfifo_s631                                      ; work             ;
;                   |altsyncram_l7b1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram                                                                                                                                                             ; altsyncram_l7b1                                    ; work             ;
;                   |cntr_2l6:usedw_counter|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                              ; cntr_2l6                                           ; work             ;
;                   |cntr_lka:rd_ptr_msb|                                                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                 ; cntr_lka                                           ; work             ;
;                   |cntr_mka:wr_ptr|                                                                                                     ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                     ; cntr_mka                                           ; work             ;
;       |soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|                                                        ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1                                                                                                                                                                                                                                               ; soc_video_system_video_pixel_rgb_resampler_1       ; soc_video_system ;
;       |soc_video_system_video_pll:video_pll|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll                                                                                                                                                                                                                                                                                   ; soc_video_system_video_pll                         ; soc_video_system ;
;          |altera_up_altpll:video_pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll                                                                                                                                                                                                                                                        ; altera_up_altpll                                   ; soc_video_system ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                        ; altpll                                             ; work             ;
;                |altpll_8aa2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated                                                                                                                                                                                             ; altpll_8aa2                                        ; work             ;
;       |soc_video_system_video_rgb_resampler:video_rgb_resampler|                                                                        ; 27 (27)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler                                                                                                                                                                                                                                                               ; soc_video_system_video_rgb_resampler               ; soc_video_system ;
;       |soc_video_system_video_scaler:video_scaler|                                                                                      ; 88 (0)              ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler                                                                                                                                                                                                                                                                             ; soc_video_system_video_scaler                      ; soc_video_system ;
;          |altera_up_video_scaler_shrink:Shrink_Frame|                                                                                   ; 88 (88)             ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame                                                                                                                                                                                                                                  ; altera_up_video_scaler_shrink                      ; soc_video_system ;
;       |soc_video_system_video_scaler_0:video_scaler_0|                                                                                  ; 150 (0)             ; 94 (0)                    ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0                                                                                                                                                                                                                                                                         ; soc_video_system_video_scaler_0                    ; soc_video_system ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                       ; 125 (62)            ; 73 (32)                   ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                  ; altera_up_video_scaler_multiply_height             ; soc_video_system ;
;             |scfifo:Multiply_Height_FIFO|                                                                                               ; 63 (0)              ; 41 (0)                    ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                      ; scfifo                                             ; work             ;
;                |scfifo_us21:auto_generated|                                                                                             ; 63 (0)              ; 41 (0)                    ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated                                                                                                                                                           ; scfifo_us21                                        ; work             ;
;                   |a_dpfifo_hk21:dpfifo|                                                                                                ; 63 (34)             ; 41 (15)                   ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo                                                                                                                                      ; a_dpfifo_hk21                                      ; work             ;
;                      |altsyncram_j7b1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram                                                                                                              ; altsyncram_j7b1                                    ; work             ;
;                      |cntr_4l6:usedw_counter|                                                                                           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_4l6:usedw_counter                                                                                                               ; cntr_4l6                                           ; work             ;
;                      |cntr_nka:rd_ptr_msb|                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_nka:rd_ptr_msb                                                                                                                  ; cntr_nka                                           ; work             ;
;                      |cntr_oka:wr_ptr|                                                                                                  ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr                                                                                                                      ; cntr_oka                                           ; work             ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                         ; 25 (25)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                    ; altera_up_video_scaler_multiply_width              ; soc_video_system ;
;       |soc_video_system_video_stream_router_0:video_stream_router_0|                                                                    ; 19 (19)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0                                                                                                                                                                                                                                                           ; soc_video_system_video_stream_router_0             ; soc_video_system ;
;       |soc_video_system_video_stream_router_1:video_stream_router_1|                                                                    ; 18 (18)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1                                                                                                                                                                                                                                                           ; soc_video_system_video_stream_router_1             ; soc_video_system ;
;       |soc_video_system_video_vga_controller:video_vga_controller|                                                                      ; 72 (1)              ; 81 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller                                                                                                                                                                                                                                                             ; soc_video_system_video_vga_controller              ; soc_video_system ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 71 (71)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                ; altera_up_avalon_video_vga_timing                  ; soc_video_system ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 1626         ; 8            ; 1626         ; 8            ; 13008   ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 318          ; 8            ; 318          ; 8            ; 2544    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 318          ; 8            ; 318          ; 8            ; 2544    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 318          ; 8            ; 318          ; 8            ; 2544    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 318          ; 8            ; 318          ; 8            ; 2544    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 318          ; 9            ; 318          ; 9            ; 2862    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 318          ; 9            ; 318          ; 9            ; 2862    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 318          ; 10           ; 318          ; 10           ; 3180    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 318          ; 10           ; 318          ; 10           ; 3180    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1626         ; 2            ; 1626         ; 2            ; 3252    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 318          ; 9            ; 318          ; 9            ; 2862    ; None ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 318          ; 9            ; 318          ; 9            ; 2862    ; None ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; 153600       ; 8            ; --           ; --           ; 1228800 ; None ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 2590         ; 8            ; 2590         ; 8            ; 20720   ; None ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 512          ; 10           ; 512          ; 10           ; 5120    ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File       ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; N/A    ; Qsys                                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0                                                                                                                                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altpll                                   ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0                                                                                                                                                                                                              ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                            ; soc_video_system.qsys ;
; Altera ; channel_adapter                          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter|soc_video_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_jtag_avalon_master                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master                                                                                                                                                                                              ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets        ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                        ; soc_video_system.qsys ;
; Altera ; channel_adapter                          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_b2p_adapter:b2p_adapter                                                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_jtag_dc_streaming                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes        ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                        ; soc_video_system.qsys ;
; Altera ; channel_adapter                          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_p2b_adapter:p2b_adapter                                                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                       ; soc_video_system.qsys ;
; Altera ; timing_adapter                           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_timing_adt:timing_adt                                                                                                                                      ; soc_video_system.qsys ;
; Altera ; altera_avalon_packets_to_master          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                         ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                  ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                               ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                       ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                  ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                             ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                    ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                             ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                    ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                             ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                    ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                             ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                    ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                             ; soc_video_system.qsys ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                    ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                         ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                           ; soc_video_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                       ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                              ; soc_video_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator                                                                                                                         ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent                                                                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo                                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo                                                                                                                                       ; soc_video_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter                                                                                                                                  ; soc_video_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator                                                                                                                                  ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent                                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo                                                                                                                                ; soc_video_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter                                                                                                                           ; soc_video_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator                                                                                                                           ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router                                                                                                                                           ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router_001                                                                                                                                       ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_005                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_006                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_007                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008                                                                                                                                   ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                             ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                         ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                     ; soc_video_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                 ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent                                                                                                              ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo                                                                                                         ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent                                                                                                                    ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator                                                                                                          ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent                                                                                                                ; soc_video_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo                                                                                                           ; soc_video_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator                                                                                                      ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent                                                                                                            ; soc_video_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator                                                                                                  ; soc_video_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer                                                                                                                                                                                                      ; soc_video_system.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer                                                                                                                                                                                        ; soc_video_system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                          ; soc_video_system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                      ; soc_video_system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                      ; soc_video_system.qsys ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                      ; soc_video_system.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+------------------------------------------+
; Name                                       ; s_multiply_height.STATE_0_GET_CURRENT_LINE ; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; s_multiply_height.STATE_1_LOOP_FIFO      ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+------------------------------------------+
; s_multiply_height.STATE_0_GET_CURRENT_LINE ; 0                                          ; 0                                          ; 0                                        ;
; s_multiply_height.STATE_1_LOOP_FIFO        ; 1                                          ; 0                                          ; 1                                        ;
; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; 1                                          ; 1                                          ; 0                                        ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; Name                                           ; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; s_pixel_buffer.STATE_2_READ_BUFFER ; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL ; s_pixel_buffer.STATE_0_IDLE ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; s_pixel_buffer.STATE_0_IDLE                    ; 0                                              ; 0                                  ; 0                                          ; 0                           ;
; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                              ; 0                                  ; 1                                          ; 1                           ;
; s_pixel_buffer.STATE_2_READ_BUFFER             ; 0                                              ; 1                                  ; 0                                          ; 1                           ;
; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; 1                                              ; 0                                  ; 0                                          ; 1                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop                    ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+
; Name                                          ; s_video_clipper_drop.STATE_0_WAIT_FOR_START ; s_video_clipper_drop.STATE_2_ADD_MISSING_PART ; s_video_clipper_drop.STATE_1_RUN_CLIPPER ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+
; s_video_clipper_drop.STATE_0_WAIT_FOR_START   ; 0                                           ; 0                                             ; 0                                        ;
; s_video_clipper_drop.STATE_1_RUN_CLIPPER      ; 1                                           ; 0                                             ; 1                                        ;
; s_video_clipper_drop.STATE_2_ADD_MISSING_PART ; 1                                           ; 1                                             ; 0                                        ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next ;
+------------------+------------------+------------------+------------------+-------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001              ;
+------------------+------------------+------------------+------------------+-------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                             ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                             ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                             ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                             ;
+------------------+------------------+------------------+------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_state                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_next ;
+------------+------------+------------+------------+-------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                            ;
+------------+------------+------------+------------+-------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                     ;
+------------+------------+------------+------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000            ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                      ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                      ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                      ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                      ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                      ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                               ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                  ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                  ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                  ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                  ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                  ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                           ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                          ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[4]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[5]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[7]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[6]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[3]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5]                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[4]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[5]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[7]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[6]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[3]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe15a[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 137                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,87..89]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,87..89]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_use_reg                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_addr[4,5]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,15,18,27,28,30,34]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][89]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][88]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][87]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][88]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][87]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][89]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][43]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_endofpacket                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_address_field[1]                                                                  ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                              ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                              ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                           ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                         ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][71]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][70]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][69]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][88]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][87]                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][88]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][87]                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][43]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|endofpacket                                                                                                                        ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_endofpacket                                                                                                             ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_endofpacket                                                                                                           ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_endofpacket                                                                                                                                        ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[0,1,10,11,20,21]                                                                                                                              ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp|dffe12a[7]                                                                                             ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[7]                                                                                             ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                             ; Merged with soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][15]                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][14]                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][15]                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][14]                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|byteen_reg[2]                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|byteen_reg[3] ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][50]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][86]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][86]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][76]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][107]         ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][74]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][75]          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][68]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][75]          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][76]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][107]           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][74]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][75]            ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][68]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][75]            ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][76]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][107]       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][74]        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][49]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][41]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][51]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][48]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][53]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][62]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[12]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[2]                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[14,24]                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[4]                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[19]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[9]                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[23]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[13]                                                                ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][0]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][0]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][2]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][2]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][4]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][4]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][0]                                                                                                          ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[2][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[2][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[0][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[0][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][9]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[3][0]                                                                                                          ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][11]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][9]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][1]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][2]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][2]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][3]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][5]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][6]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][6]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][7]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[3][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][11]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[3][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][11]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][9]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][11]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][0]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][0]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[1][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[2][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[3][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[4][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[5][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[6][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][9]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][11]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][13]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[8][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][12]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][13]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][11]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][12]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][10]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][10]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][10]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[11][12]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][10]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][14]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][12]                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_addr[0..3,6..11]                                                                                                                                                                          ; Merged with soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_addr[12]                                                                                                       ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[18,25]                                                                                                                                                     ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[23,27]                                                                                                                                                     ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[19]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[24,29,31]                                                                                                                                                  ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[21]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[28]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[26]                                                                             ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][74]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][76]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[13]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[3]                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[26]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[16]                                                                ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[27]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[17]                                                                ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[28]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[18]                                                                ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][0]                                                                                                          ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][3]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][4]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][7]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][8]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][0]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][1]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][3]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][4]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][10]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][3]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][4]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][7]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][8]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][12]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[7][9]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[10][10]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][9]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][13]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][12]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][15]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[12][12]                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[20]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[22]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[30]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[19]                                                                             ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[16]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[6]                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][0]                                                                                                          ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][1]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][2]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][6]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][7]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][7]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][8]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][4]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][5]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[9][9]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][11]                              ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][0]                   ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][13]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][12]                  ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[21]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                             ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[26]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[19]                                                                             ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[17]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[7]                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[18]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[8]                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][7]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][7]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][2]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][3]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][5]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][6]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][6]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][7]                               ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[19]                                                                                                                                                        ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][1]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][1]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][3]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][3]                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][5]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][6]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][4]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][5]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[6][12]                  ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[15]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[5]                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][4]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][5]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][8]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][9]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][8]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][9]                               ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[25]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[5]                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][0]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][1]                               ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[29]                                                                                                                                           ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[9]                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_1[2][8]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[1][9]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][1]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][2]                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent|hold_waitrequest                                                                                          ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent|hold_waitrequest                                                                                  ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator|waitrequest_reset_override                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator|waitrequest_reset_override                                                                ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator|waitrequest_reset_override                                                                  ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][48]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][49]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][51]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][53]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][62]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][76]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][78]                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][76]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][107]       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][74]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][75]                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][76]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][107]           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][74]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][68]            ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][75]                                                                                       ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][68]            ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][76]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][107]         ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][74]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][75]                                                                                     ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][57]                                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[31..33,35]                                                                                               ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[29]                           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][57]                                        ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[2]                                                                                                                                            ; Merged with soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_data[22]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                              ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                               ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][56]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][58]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][62]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][85]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][87]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][59]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][57]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][86]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][57]                                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][6]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][6]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[0][5]                                                                                            ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[2][5]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][0]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[2][11]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[0][10]                                                                                                         ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_2[1][0]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_1[1][1]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|original_line_3[2][2]                                                                                                     ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][3]                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][1]                                                                                              ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][0]                   ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8]                                                                                                       ; Merged with soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10]                           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|byteen_reg[3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][87]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][75]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][78]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][68]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][18]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][52]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_2[0][11]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_2[1][11]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_2[0][11]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_2[1][11]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][11]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][10]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][11]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][10]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][11]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[5][10]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[5][11]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[5][12]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[5][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][52]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[3][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[3][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[1][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][14]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][15]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][60]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][86]                                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[0][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[0][13]                  ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                      ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][47]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][106]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][106]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][106]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][106]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][106]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][106]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][60]                                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[0][14]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[0][13]                  ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][60]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][60]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][60]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][60]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][60]                                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                   ; Merged with soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][60]                                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[0][15]                                                                                             ; Merged with soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[0][14]                  ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer~2                                                                                                                                                        ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer~3                                                                                                                                                        ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next~9                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next~10                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next~13                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next~14                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_next~16                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_next~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_next~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_next~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_state~14                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_state~15                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_state~16                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6               ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7               ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                 ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27..31]                                                                                                     ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][11]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][12]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][13]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][14]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][15]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][16]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][17]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][18]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][19]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][20]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][21]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][22]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][23]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][24]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][25]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][26]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][27]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][28]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][29]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][30]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][31]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][32]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][33]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][34]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][35]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][36]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][37]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][38]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][39]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][40]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][11]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][12]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][13]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][14]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][15]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][16]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][17]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][18]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][19]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][20]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][21]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][22]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][23]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][24]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][25]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][26]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[18]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][27]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[19]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][28]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[20]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][29]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[21]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][30]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[22]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][31]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[23]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][32]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[24]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][33]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[25]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][34]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][35]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][36]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[28]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][37]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[29]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][38]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[30]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][39]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[31]                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][40]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[31]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[30]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[29]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[28]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[27]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[26]                                                                          ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][49]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][48]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][47]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][46]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][45]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][44]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][43]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][42]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][41]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][40]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][39]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][38]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][37]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][36]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][35]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][34]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][33]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][32]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; Total Number of Removed Registers = 1152                                                                                                                                                                                                                   ;                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[31],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[30],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[29],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[28],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[27],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[26],                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][20],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][49],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][48],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][47],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][46],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][45],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][44],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][43],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][42],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][41],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][40],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][39],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][38],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][37],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][36],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][35],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][34],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][33],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][32],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][31],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][30],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][29],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][28],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][27],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][26],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][25],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][24],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][23],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][22],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][21],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][20]                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][11],                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][12],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][13],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][14],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][15],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][16],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][17],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][18],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][19],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][20],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][21],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][22],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][23],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][24],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][25],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][26],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][27],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][28],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][29],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][30],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][31],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][32],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][33],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][34],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][35],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][36],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][37],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][38],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][39],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][40],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][11],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][12],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][13],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][14],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][15],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][16],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][17],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][18],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][19],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][20],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][21],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][22],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][23],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][24],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][25],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][26],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[18],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][27],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[19],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][28],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[20],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][29],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[21],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][30],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[22],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][31],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[23],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][32],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[24],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][33],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[25],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][34],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][35],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][36],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][37],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][38],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][39],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][40]                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_use_reg                                                                 ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_endofpacket,                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[15],                                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[12],                                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[11],                                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[10],                                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[9],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[8],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[7],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[6],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[5],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[4],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[3],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[2],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[1],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[0],                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][50],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][18],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][61],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                 ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_1[0][11]                                                                               ; Stuck at GND                   ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][0],                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][0],                                                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_2[0][11],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_2[1][11],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_2[0][11],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_level_2[1][11],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][11],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][12],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[0][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][12],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][12],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[2][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][10],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][11],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][12],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[3][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][10],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][11],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][12],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[4][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][13],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[2][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[3][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[3][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[1][15]                                                                                           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_address_field[0],                                                        ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][41],                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][52]                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][69]                                                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][69],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][69]                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][70]                                                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][70],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][70]                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][71]                                                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[1][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[2][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[3][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[4][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[5][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[6][71],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][71]                                                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                             ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[5][10]                                                                               ; Stuck at GND                   ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][14],                                                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[4][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_4[2][15],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][14],                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_5[1][15]                                                                                           ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][75]                                                                       ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][75]                                                                         ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][68],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                     ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                     ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                     ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][75]                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68],                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                 ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                           ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                               ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],        ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],        ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                               ;
;                                                                                                                                                                                                                                              ;                                ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                     ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                               ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_2[1][0]                                                                                ; Stuck at GND                   ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][0],                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|sum_level_3[1][1]                                                                                            ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                               ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][89]                                                                       ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][89]                                                                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][88]                                                                       ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][88]                                                                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][87]                                                                                   ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][89]                                                                         ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][89]                                                                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][88]                                                                         ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][88]                                                                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][87]                                                                         ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][87]                                                                                     ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][43]                                                                                              ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[1][43]                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|address_reg[0]                                                             ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[7][18]                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[17]                                                                                                                                       ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][89]                                                                     ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                 ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                  ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                  ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                  ; Lost Fanouts                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                              ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][106]                                                                    ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][106]                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[1][106]                                                                        ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|mem[0][106]                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[1][106]                                                                      ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|mem[0][106]                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                            ; Stuck at VCC                   ; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND                   ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3617  ;
; Number of registers using Synchronous Clear  ; 864   ;
; Number of registers using Synchronous Load   ; 305   ;
; Number of registers using Asynchronous Clear ; 818   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2798  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[1]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[3]                                                                                                                                                                                                                                                         ; 1       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[2]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[0]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_addr[12]                                                                                                                                                                                                                                                       ; 11      ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 1973    ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_cmd[1]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_cmd[3]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_cmd[2]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|i_cmd[0]                                                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 38      ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                                                                                                                                                                              ; 20      ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 38      ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|refresh_counter[13]                                                                                                                                                                                                                                              ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|refresh_counter[10]                                                                                                                                                                                                                                              ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|refresh_counter[9]                                                                                                                                                                                                                                               ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|refresh_counter[8]                                                                                                                                                                                                                                               ; 2       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|refresh_counter[4]                                                                                                                                                                                                                                               ; 2       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                          ; 1       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                          ; 1       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0                                                                                                                                                         ; 8       ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; 237     ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                  ; 3       ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                ; 4       ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0                                                                                                                                                         ; 6       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6                                                                                                                                                            ; 4       ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; 1       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 3       ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9                                                                                                                                                            ; 4       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; 1       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                         ; 2       ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|empty                                                                                                                                                                                           ; 2       ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                               ; 2       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                              ; 8       ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0                                                                                                         ; 7       ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6                                                                                                            ; 4       ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0                                                                                                         ; 7       ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9                                                                                                            ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                ; Megafunction                                                                                                ; Type ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_startofpacket                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|count[0]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_endofpacket                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|data_reg[18]                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|address_reg[0]                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|data_reg[15]                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|data_reg[9]                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[5]                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_data[0]                                                                                                                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler|stream_out_endofpacket                                                                                                                                                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|stream_out_data[8]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem_used[6]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0|stream_out_data_0[4]                                                                                                                                                                   ;
; 3:1                ; 893 bits  ; 1786 LEs      ; 893 LEs              ; 893 LEs                ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][7]                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|data[0]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0|stream_out_startofpacket_1                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|last_stream_in_data[0]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[31]                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|buffer_start_address[26]                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[11]                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[12]                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[23]                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|pixel_address[0]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|line_address[3]                                                                                                                                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[1]                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[8]                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1|stream_out_data[7]                                                                                                                                                                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[7]                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|width[7]                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|height[5]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|width_counter[4]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[7]                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[17]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[9]                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|h_address[4]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[28]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[20]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[14]                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data[7]                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gx_magnitude[2]                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_magnitude[1]                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|result[5]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_line[1]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[3]                                                                                                                                                 ;
; 5:1                ; 47 bits   ; 141 LEs       ; 94 LEs               ; 47 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[31]                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[35]                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|width[0]                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[1][3]                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|suppress_level_1[2][3]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module|entries[1]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_dqm[1]                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]                                                                                                ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]                                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|w_address[0]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[12]                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|slave_readdata[14]                                                                                                                                                                   ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[11]                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[2]                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[4]                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[8]                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|active_addr[20]                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[9]                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|src_channel[1]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[7]             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |edge_detection_top|VGA_R                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|src_channel[2]                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |edge_detection_top|VGA_B                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |edge_detection_top|VGA_B                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|src_channel[3]                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|Selector34                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|Selector27                                                                                                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------------------+
; Assignment     ; Value ; From ; To                                            ;
+----------------+-------+------+-----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                    ;
+----------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2|soc_video_system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                    ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer ;
+-----------------------------+-------+------+------------------------------------------+
; Assignment                  ; Value ; From ; To                                       ;
+-----------------------------+-------+------+------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                          ;
+-----------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                          ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                              ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                      ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                     ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 25    ; Signed Integer                                                                                                                                               ;
; AW             ; 4     ; Signed Integer                                                                                                                                               ;
; DW             ; 35    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM ;
+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value            ; Type                                                                                                                                               ;
+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_COLUMN_SIZE ; 0000101000011111 ; Unsigned Binary                                                                                                                                    ;
; D5M_ROW_SIZE    ; 0000011110010111 ; Unsigned Binary                                                                                                                                    ;
; D5M_COLUMN_BIN  ; 0000000000000000 ; Unsigned Binary                                                                                                                                    ;
; D5M_ROW_BIN     ; 0000000000000000 ; Unsigned Binary                                                                                                                                    ;
+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 35    ; Signed Integer                                                                                                                                                             ;
; CW             ; 5     ; Signed Integer                                                                                                                                                             ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                             ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                             ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                        ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                        ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                        ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 153600               ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 153600               ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_76a1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 320   ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 320   ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                                ;
; dw             ; 8     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_p0v ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                                ;
; dw             ; 8     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_p0v ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                                ;
; dw             ; 8     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_p0v ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                                ;
; dw             ; 8     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_p0v ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 320   ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                     ;
; dw             ; 9     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                            ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                  ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                  ;
; WIDTH          ; 9              ; Signed Integer                                                                                                                                                                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_q0v ; Untyped                                                                                                                                                                                                                                         ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                     ;
; dw             ; 9     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                            ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                  ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                  ;
; WIDTH          ; 9              ; Signed Integer                                                                                                                                                                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_q0v ; Untyped                                                                                                                                                                                                                                         ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 320   ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                             ;
; dw             ; 10    ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                          ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTH          ; 10             ; Signed Integer                                                                                                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_22v ; Untyped                                                                                                                                                                                                                                                 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                             ;
; dw             ; 10    ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                                          ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTH          ; 10             ; Signed Integer                                                                                                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_22v ; Untyped                                                                                                                                                                                                                                                 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 320   ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                 ;
; dw             ; 9     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH          ; 9              ; Signed Integer                                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_q0v ; Untyped                                                                                                                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 320   ; Signed Integer                                                                                                                                                                                                 ;
; dw             ; 9     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                        ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 320            ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH          ; 9              ; Signed Integer                                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_q0v ; Untyped                                                                                                                                                                                                                                     ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 1628  ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                                ;
; TAP_DISTANCE   ; 1628           ; Signed Integer                                                                                                                                                                                                ;
; WIDTH          ; 2              ; Signed Integer                                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_h2v ; Untyped                                                                                                                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 1628  ; Signed Integer                                                                                                                                                             ;
; dw             ; 8     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                                                                                          ;
; TAP_DISTANCE   ; 1628           ; Signed Integer                                                                                                                                                                                          ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_l2v ; Untyped                                                                                                                                                                                                 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; WW             ; 11    ; Signed Integer                                                                                       ;
; IMAGE_WIDTH    ; 2592  ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                               ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                                     ;
; TAP_DISTANCE   ; 2592           ; Signed Integer                                                                                                                     ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_58r ; Untyped                                                                                                                            ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper ;
+----------------------+--------------------------+-------------------------------------------------------------+
; Parameter Name       ; Value                    ; Type                                                        ;
+----------------------+--------------------------+-------------------------------------------------------------+
; DW                   ; 23                       ; Signed Integer                                              ;
; EW                   ; 1                        ; Signed Integer                                              ;
; WIDTH_IN             ; 1296                     ; Signed Integer                                              ;
; HEIGHT_IN            ; 972                      ; Signed Integer                                              ;
; WW_IN                ; 10                       ; Signed Integer                                              ;
; HW_IN                ; 9                        ; Signed Integer                                              ;
; DROP_PIXELS_AT_START ; 8                        ; Signed Integer                                              ;
; DROP_PIXELS_AT_END   ; 8                        ; Signed Integer                                              ;
; DROP_LINES_AT_START  ; 6                        ; Signed Integer                                              ;
; DROP_LINES_AT_END    ; 6                        ; Signed Integer                                              ;
; WIDTH_OUT            ; 1280                     ; Signed Integer                                              ;
; HEIGHT_OUT           ; 960                      ; Signed Integer                                              ;
; WW_OUT               ; 10                       ; Signed Integer                                              ;
; HW_OUT               ; 9                        ; Signed Integer                                              ;
; ADD_PIXELS_AT_START  ; 0                        ; Signed Integer                                              ;
; ADD_PIXELS_AT_END    ; 0                        ; Signed Integer                                              ;
; ADD_LINES_AT_START   ; 0                        ; Signed Integer                                              ;
; ADD_LINES_AT_END     ; 0                        ; Signed Integer                                              ;
; ADD_DATA             ; 000000000000000000000000 ; Unsigned Binary                                             ;
+----------------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop ;
+----------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                    ; Type                                                                                                  ;
+----------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
; DW                   ; 23                       ; Signed Integer                                                                                        ;
; EW                   ; 1                        ; Signed Integer                                                                                        ;
; IMAGE_WIDTH          ; 1296                     ; Signed Integer                                                                                        ;
; IMAGE_HEIGHT         ; 972                      ; Signed Integer                                                                                        ;
; WW                   ; 10                       ; Signed Integer                                                                                        ;
; HW                   ; 9                        ; Signed Integer                                                                                        ;
; DROP_PIXELS_AT_START ; 8                        ; Signed Integer                                                                                        ;
; DROP_PIXELS_AT_END   ; 8                        ; Signed Integer                                                                                        ;
; DROP_LINES_AT_START  ; 6                        ; Signed Integer                                                                                        ;
; DROP_LINES_AT_END    ; 6                        ; Signed Integer                                                                                        ;
; ADD_DATA             ; 000000000000000000000000 ; Unsigned Binary                                                                                       ;
+----------------------+--------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 1296  ; Signed Integer                                                                                                                                                                        ;
; IMAGE_HEIGHT   ; 972   ; Signed Integer                                                                                                                                                                        ;
; WW             ; 10    ; Signed Integer                                                                                                                                                                        ;
; HW             ; 9     ; Signed Integer                                                                                                                                                                        ;
; LEFT_OFFSET    ; 8     ; Signed Integer                                                                                                                                                                        ;
; RIGHT_OFFSET   ; 8     ; Signed Integer                                                                                                                                                                        ;
; TOP_OFFSET     ; 6     ; Signed Integer                                                                                                                                                                        ;
; BOTTOM_OFFSET  ; 6     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add ;
+---------------------+--------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                    ; Type                                                                                                 ;
+---------------------+--------------------------+------------------------------------------------------------------------------------------------------+
; DW                  ; 23                       ; Signed Integer                                                                                       ;
; EW                  ; 1                        ; Signed Integer                                                                                       ;
; IMAGE_WIDTH         ; 1280                     ; Signed Integer                                                                                       ;
; IMAGE_HEIGHT        ; 960                      ; Signed Integer                                                                                       ;
; WW                  ; 10                       ; Signed Integer                                                                                       ;
; HW                  ; 9                        ; Signed Integer                                                                                       ;
; ADD_PIXELS_AT_START ; 0                        ; Signed Integer                                                                                       ;
; ADD_PIXELS_AT_END   ; 0                        ; Signed Integer                                                                                       ;
; ADD_LINES_AT_START  ; 0                        ; Signed Integer                                                                                       ;
; ADD_LINES_AT_END    ; 0                        ; Signed Integer                                                                                       ;
; ADD_DATA            ; 000000000000000000000000 ; Unsigned Binary                                                                                      ;
+---------------------+--------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 1280  ; Signed Integer                                                                                                                                                                     ;
; IMAGE_HEIGHT   ; 960   ; Signed Integer                                                                                                                                                                     ;
; WW             ; 10    ; Signed Integer                                                                                                                                                                     ;
; HW             ; 9     ; Signed Integer                                                                                                                                                                     ;
; LEFT_OFFSET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; RIGHT_OFFSET   ; 0     ; Signed Integer                                                                                                                                                                     ;
; TOP_OFFSET     ; 0     ; Signed Integer                                                                                                                                                                     ;
; BOTTOM_OFFSET  ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; IW             ; 11    ; Signed Integer                                                                           ;
; OW             ; 7     ; Signed Integer                                                                           ;
; FW             ; 9     ; Signed Integer                                                                           ;
; PIXELS         ; 1280  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; LPM_WIDTH               ; 10          ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_9hk1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                          ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
; DW                       ; 7                                ; Signed Integer                                                ;
; EW                       ; 0                                ; Signed Integer                                                ;
; WIDTH                    ; 320                              ; Signed Integer                                                ;
; HEIGHT                   ; 240                              ; Signed Integer                                                ;
; AW                       ; 16                               ; Signed Integer                                                ;
; WW                       ; 8                                ; Signed Integer                                                ;
; HW                       ; 7                                ; Signed Integer                                                ;
; MDW                      ; 7                                ; Signed Integer                                                ;
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; ADDRESSING_BITS          ; 0000100000001001                 ; Unsigned Binary                                               ;
; COLOR_BITS               ; 0111                             ; Unsigned Binary                                               ;
; COLOR_PLANES             ; 00                               ; Unsigned Binary                                               ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                               ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                              ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                   ;
; WIDTH                    ; 320                              ; Signed Integer                                                                                                    ;
; HEIGHT                   ; 240                              ; Signed Integer                                                                                                    ;
; ADDRESSING_BITS          ; 0000100000001001                 ; Unsigned Binary                                                                                                   ;
; COLOR_BITS               ; 0111                             ; Unsigned Binary                                                                                                   ;
; COLOR_PLANES             ; 00                               ; Unsigned Binary                                                                                                   ;
; ADDRESSING_MODE          ; 0                                ; Unsigned Binary                                                                                                   ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                                                                                   ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                         ;
; EW             ; 0     ; Signed Integer                                                                                                                                         ;
; MDW            ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                           ;
; EW             ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_d7j1 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma ;
+--------------------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                              ;
+--------------------------+----------------------------------+-------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                                   ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                                   ;
; WW                       ; 8                                ; Signed Integer                                                    ;
; HW                       ; 7                                ; Signed Integer                                                    ;
; MW                       ; 7                                ; Signed Integer                                                    ;
; DW                       ; 7                                ; Signed Integer                                                    ;
; EW                       ; 0                                ; Signed Integer                                                    ;
; PIXELS                   ; 320                              ; Signed Integer                                                    ;
; LINES                    ; 240                              ; Signed Integer                                                    ;
+--------------------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 10          ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7f91 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1 ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; IDW            ; 7          ; Signed Integer                                                                                              ;
; ODW            ; 29         ; Signed Integer                                                                                              ;
; IEW            ; 0          ; Signed Integer                                                                                              ;
; OEW            ; 1          ; Signed Integer                                                                                              ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                                             ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1      ; Signed Integer                                                                                         ;
; OUTCLK0_DIV    ; 2      ; Signed Integer                                                                                         ;
; OUTCLK1_MULT   ; 1      ; Signed Integer                                                                                         ;
; OUTCLK1_DIV    ; 2      ; Signed Integer                                                                                         ;
; OUTCLK2_MULT   ; 3      ; Signed Integer                                                                                         ;
; OUTCLK2_DIV    ; 10     ; Signed Integer                                                                                         ;
; PHASE_SHIFT    ; 0      ; Signed Integer                                                                                         ;
; DEVICE_FAMILY  ; MAX 10 ; String                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK2_MULTIPLY_BY              ; 3                 ; Signed Integer                                                                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                               ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                      ;
; M                             ; 0                 ; Untyped                                                                                                      ;
; N                             ; 1                 ; Untyped                                                                                                      ;
; M2                            ; 1                 ; Untyped                                                                                                      ;
; N2                            ; 1                 ; Untyped                                                                                                      ;
; SS                            ; 1                 ; Untyped                                                                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                                                                      ;
; M_PH                          ; 0                 ; Untyped                                                                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10            ; Untyped                                                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; CBXI_PARAMETER                ; altpll_8aa2       ; Untyped                                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                      ;
; DEVICE_FAMILY                 ; MAX 10            ; Untyped                                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; IDW            ; 23         ; Signed Integer                                                                              ;
; ODW            ; 7          ; Signed Integer                                                                              ;
; IEW            ; 1          ; Signed Integer                                                                              ;
; OEW            ; 0          ; Signed Integer                                                                              ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                             ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler:video_scaler ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; CW               ; 0     ; Signed Integer                                                                   ;
; DW               ; 23    ; Signed Integer                                                                   ;
; EW               ; 1     ; Signed Integer                                                                   ;
; WIW              ; 10    ; Signed Integer                                                                   ;
; HIW              ; 9     ; Signed Integer                                                                   ;
; WIDTH_IN         ; 1280  ; Signed Integer                                                                   ;
; WIDTH_DROP_MASK  ; 0111  ; Unsigned Binary                                                                  ;
; HEIGHT_DROP_MASK ; 1110  ; Unsigned Binary                                                                  ;
; MH_WW            ; 8     ; Signed Integer                                                                   ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                                                   ;
; MH_CW            ; 0     ; Signed Integer                                                                   ;
; MW_CW            ; 0     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DW               ; 23    ; Signed Integer                                                                                                              ;
; WW               ; 10    ; Signed Integer                                                                                                              ;
; HW               ; 9     ; Signed Integer                                                                                                              ;
; WIDTH_IN         ; 1280  ; Signed Integer                                                                                                              ;
; WIDTH_DROP_MASK  ; 0111  ; Unsigned Binary                                                                                                             ;
; HEIGHT_DROP_MASK ; 1110  ; Unsigned Binary                                                                                                             ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; CW               ; 0     ; Signed Integer                                                                       ;
; DW               ; 7     ; Signed Integer                                                                       ;
; EW               ; 0     ; Signed Integer                                                                       ;
; WIW              ; 8     ; Signed Integer                                                                       ;
; HIW              ; 7     ; Signed Integer                                                                       ;
; WIDTH_IN         ; 320   ; Signed Integer                                                                       ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                                                      ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                                                      ;
; MH_WW            ; 8     ; Signed Integer                                                                       ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                                                       ;
; MH_CW            ; 0     ; Signed Integer                                                                       ;
; MW_CW            ; 0     ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                ;
; WW             ; 8     ; Signed Integer                                                                                                                                ;
; WIDTH          ; 320   ; Signed Integer                                                                                                                                ;
; MCW            ; 0     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 10          ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 321         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_us21 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; CW             ; 0     ; Signed Integer                                                                                                                              ;
; DW             ; 7     ; Signed Integer                                                                                                                              ;
; MCW            ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                       ;
; EW             ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                       ;
; EW             ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller ;
+-------------------------+------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                 ;
+-------------------------+------------+--------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                       ;
; DW                      ; 29         ; Signed Integer                                                                       ;
; R_UI                    ; 29         ; Signed Integer                                                                       ;
; R_LI                    ; 22         ; Signed Integer                                                                       ;
; G_UI                    ; 19         ; Signed Integer                                                                       ;
; G_LI                    ; 12         ; Signed Integer                                                                       ;
; B_UI                    ; 9          ; Signed Integer                                                                       ;
; B_LI                    ; 2          ; Signed Integer                                                                       ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                       ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                       ;
; H_SYNC                  ; 96         ; Signed Integer                                                                       ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                       ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                       ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                       ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                       ;
; V_SYNC                  ; 2          ; Signed Integer                                                                       ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                       ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                       ;
; LW                      ; 10         ; Signed Integer                                                                       ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                      ;
; PW                      ; 10         ; Signed Integer                                                                       ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                      ;
+-------------------------+------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                              ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                                    ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                    ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                    ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                    ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                    ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                    ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                    ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                    ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                    ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                    ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                    ;
; PW                      ; 10         ; Signed Integer                                                                                                                    ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                                   ;
; LW                      ; 10         ; Signed Integer                                                                                                                    ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                                   ;
+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 18    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_QOS_L                 ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_H               ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_L               ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 59    ; Signed Integer                                                                                                                                                    ;
; PKT_QOS_L                 ; 59    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 57    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 57    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 56    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 56    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_H               ; 73    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_L               ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 66    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 66    ; Signed Integer                                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 62    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 63    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                                    ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 62    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router_001|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|soc_video_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003|soc_video_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_005|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_006|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_007|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008|soc_video_system_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                         ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                         ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                         ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 76    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 78    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                         ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                         ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                         ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                              ;
; inUsePackets    ; 1     ; Signed Integer                                                                              ;
; inDataWidth     ; 8     ; Signed Integer                                                                              ;
; inChannelWidth  ; 2     ; Signed Integer                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                              ;
; outDataWidth    ; 8     ; Signed Integer                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                              ;
; outErrorWidth   ; 0     ; Signed Integer                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                  ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                      ;
; Entity Instance                           ; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                      ;
;     -- NUMWORDS_A                         ; 153600                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                      ;
;     -- NUMWORDS_A                         ; 64                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                      ;
;     -- NUMWORDS_B                         ; 64                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 13                                                                                                                                                                                                                                              ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 9                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 9                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 10                                                                                                                                                                                                                                              ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 10                                                                                                                                                                                                                                              ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 9                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 320                                                                                                                                                                                                                                             ;
;     -- WIDTH               ; 9                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component                                              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 1628                                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 2                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component                                                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 1628                                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
; Entity Instance            ; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg                                                                                                                         ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 2592                                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                            ;
;     -- LPM_WIDTH           ; 10                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO                                                 ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                            ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 10                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 10                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 321                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                   ;
; Entity Instance               ; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                              ;
;     -- PLL_TYPE               ; FAST                                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_003"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_002"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller_001"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_reset_controller:rst_controller"                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008|soc_video_system_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003|soc_video_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|soc_video_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_pixel_buffer_dma_avalon_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller"                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1"                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty_0 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_in_empty_1 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0"                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stream_out_empty_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0"                                                                                                ;
+--------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity         ; Details                                                                                                                                      ;
+--------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Critical Warning ; Can't connect array with 2 elements in array dimension 1 to port with 1 elements in the same dimension                                       ;
; stream_in_empty    ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty   ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_scaler:video_scaler"                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_channel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stream_out_empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler"                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll" ;
+---------+--------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1"                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma"                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer"                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller"                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0"                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow_flag    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; start_of_inner_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; end_of_inner_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; start_of_outer_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_clipper:video_clipper"                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler"                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; taps           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; taps           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer" ;
+-----------+-------+----------+---------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                   ;
+-----------+-------+----------+---------------------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                              ;
; freeze    ; Input ; Info     ; Stuck at GND                                                              ;
+-----------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.       ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                     ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[35..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[5..4]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[33..31]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[29..28]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[27..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[35]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[34]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[30]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask         ; Input  ; Warning  ; Input port expression (27 bits) is smaller than the input port (36 bits) it drives.  Extra input bit(s) "restart_transfer_mask[35..27]" will be connected to GND.                  ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[35..28]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                          ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; exposure[10..6]  ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; exposure[15..11] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; exposure[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0"                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0|soc_video_system_altpll_0:altpll_0"                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_video_system:u0"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; vga_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 142                         ;
; cycloneiii_ff         ; 3539                        ;
;     CLR               ; 345                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1363                        ;
;     ENA CLR           ; 414                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 27                          ;
;     ENA SCLR          ; 699                         ;
;     ENA SCLR SLD      ; 51                          ;
;     ENA SLD           ; 189                         ;
;     SCLR              ; 95                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 27                          ;
;     plain             ; 321                         ;
; cycloneiii_io_obuf    ; 52                          ;
; cycloneiii_lcell_comb ; 4760                        ;
;     arith             ; 1001                        ;
;         2 data inputs ; 519                         ;
;         3 data inputs ; 482                         ;
;     normal            ; 3759                        ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 995                         ;
;         3 data inputs ; 940                         ;
;         4 data inputs ; 1708                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 309                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 16 08:55:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/soc_video_system.vhd
    Info (12022): Found design unit 1: soc_video_system-rtl File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 45
    Info (12023): Found entity 1: soc_video_system File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_video_system_avalon_st_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: soc_video_system_avalon_st_adapter_channel_adapter_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_mux_002 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_mux File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_demux_005 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_demux_004 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_demux_001 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_rsp_demux File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_cmd_mux_005 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_cmd_mux_001 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_cmd_mux File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_cmd_demux_002 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_cmd_demux File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_router_008_default_decode File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: soc_video_system_mm_interconnect_0_router_008 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_router_004_default_decode File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_video_system_mm_interconnect_0_router_004 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_router_003_default_decode File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_video_system_mm_interconnect_0_router_003 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_router_002_default_decode File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_video_system_mm_interconnect_0_router_002 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_video_system_mm_interconnect_0_router_default_decode File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_video_system_mm_interconnect_0_router File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_vga_controller.v
    Info (12023): Found entity 1: soc_video_system_video_vga_controller File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_1.v
    Info (12023): Found entity 1: soc_video_system_video_stream_router_1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_0.v
    Info (12023): Found entity 1: soc_video_system_video_stream_router_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_stream_router_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v
    Info (12023): Found entity 1: soc_video_system_video_scaler_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_scaler.v
    Info (12023): Found entity 1: soc_video_system_video_scaler File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v
    Info (12023): Found entity 1: soc_video_system_video_rgb_resampler File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_pll.v
    Info (12023): Found entity 1: soc_video_system_video_pll File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_pixel_rgb_resampler_1.v
    Info (12023): Found entity 1: soc_video_system_video_pixel_rgb_resampler_1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_rgb_resampler_1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v
    Info (12023): Found entity 1: soc_video_system_video_pixel_buffer_dma File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v
    Info (12023): Found entity 1: soc_video_system_video_dual_clock_buffer File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_to_memory.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v
    Info (12023): Found entity 1: soc_video_system_video_dma_controller File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v
    Info (12023): Found entity 1: soc_video_system_video_decoder_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v
    Info (12023): Found entity 1: soc_video_system_video_clipper File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v
    Info (12023): Found entity 1: soc_video_system_video_bayer_resampler File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd
    Info (12022): Found design unit 1: altera_up_avalon_video_edge_detection-Behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 90
    Info (12023): Found entity 1: altera_up_avalon_video_edge_detection File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_data_shift_register-SYN File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 23
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_gaussian_smoothing_filter-Behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd Line: 78
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_hysteresis.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_hysteresis-Behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_hysteresis.vhd Line: 78
    Info (12023): Found entity 1: altera_up_edge_detection_hysteresis File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_hysteresis.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_nonmaximum_suppression-Behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd Line: 77
    Info (12023): Found entity 1: altera_up_edge_detection_nonmaximum_suppression File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_pixel_info_shift_register-SYN File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd Line: 57
    Info (12023): Found entity 1: altera_up_edge_detection_pixel_info_shift_register File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_sobel_operator-Behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd Line: 78
    Info (12023): Found entity 1: altera_up_edge_detection_sobel_operator File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v
    Info (12023): Found entity 1: soc_video_system_pixel_onchip_buffer File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v
    Info (12023): Found entity 1: soc_video_system_pixel_buffer_input_efifo_module File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 21
    Info (12023): Found entity 2: soc_video_system_pixel_buffer File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v
    Info (12023): Found entity 1: soc_video_system_fpga_only_master File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_video_system_fpga_only_master_p2b_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_video_system_fpga_only_master_b2p_adapter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_video_system_fpga_only_master_timing_adt File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v
    Info (12023): Found entity 1: soc_video_system_audio_and_video_config_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v Line: 35
Info (12021): Found 4 design units, including 4 entities, in source file soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v
    Info (12023): Found entity 1: soc_video_system_altpll_0_dffpipe_l2c File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 37
    Info (12023): Found entity 2: soc_video_system_altpll_0_stdsync_sv6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 98
    Info (12023): Found entity 3: soc_video_system_altpll_0_altpll_ih92 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 130
    Info (12023): Found entity 4: soc_video_system_altpll_0 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 217
Info (12021): Found 2 design units, including 1 entities, in source file edge_detection_top.vhd
    Info (12022): Found design unit 1: edge_detection_top-behaviour File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 77
    Info (12023): Found entity 1: edge_detection_top File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 39
Warning (10037): Verilog HDL or VHDL warning at soc_video_system_pixel_buffer.v(318): conditional expression evaluates to a constant File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at soc_video_system_pixel_buffer.v(328): conditional expression evaluates to a constant File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at soc_video_system_pixel_buffer.v(338): conditional expression evaluates to a constant File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at soc_video_system_pixel_buffer.v(682): conditional expression evaluates to a constant File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 682
Info (12127): Elaborating entity "edge_detection_top" for the top level hierarchy
Info (12128): Elaborating entity "soc_video_system" for hierarchy "soc_video_system:u0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 142
Info (12128): Elaborating entity "soc_video_system_altpll_0" for hierarchy "soc_video_system:u0|soc_video_system_altpll_0:altpll_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 747
Info (12128): Elaborating entity "soc_video_system_altpll_0_stdsync_sv6" for hierarchy "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 288
Info (12128): Elaborating entity "soc_video_system_altpll_0_dffpipe_l2c" for hierarchy "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2|soc_video_system_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 116
Info (12128): Elaborating entity "soc_video_system_altpll_0_altpll_ih92" for hierarchy "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 294
Info (12128): Elaborating entity "soc_video_system_audio_and_video_config_0" for hierarchy "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 775
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v Line: 383
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (5) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_d5m" for hierarchy "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v Line: 399
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_audio_and_video_config_0.v Line: 429
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (6) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "soc_video_system_fpga_only_master" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 790
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_video_system_fpga_only_master_timing_adt" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_timing_adt:timing_adt" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_video_system_fpga_only_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_video_system_fpga_only_master_b2p_adapter" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_b2p_adapter:b2p_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_video_system_fpga_only_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_video_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_video_system_fpga_only_master_p2b_adapter" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|soc_video_system_fpga_only_master_p2b_adapter:p2b_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_fpga_only_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_video_system_pixel_buffer" for hierarchy "soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 810
Info (12128): Elaborating entity "soc_video_system_pixel_buffer_input_efifo_module" for hierarchy "soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 298
Info (12128): Elaborating entity "soc_video_system_pixel_onchip_buffer" for hierarchy "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 834
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v Line: 63
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v Line: 63
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_onchip_buffer.v Line: 63
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "153600"
    Info (12134): Parameter "numwords_a" = "153600"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_76a1.tdf
    Info (12023): Found entity 1: altsyncram_76a1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_76a1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_76a1" for hierarchy "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_59a.tdf
    Info (12023): Found entity 1: decode_59a File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/decode_59a.tdf Line: 22
Info (12128): Elaborating entity "decode_59a" for hierarchy "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_76a1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l3b.tdf
    Info (12023): Found entity 1: mux_l3b File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/mux_l3b.tdf Line: 22
Info (12128): Elaborating entity "mux_l3b" for hierarchy "soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|mux_l3b:mux2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_76a1.tdf Line: 43
Info (12128): Elaborating entity "altera_up_avalon_video_edge_detection" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 848
Warning (10036): Verilog HDL or VHDL warning at altera_up_avalon_video_edge_detection.vhd(114): object "startofpacket" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 114
Warning (10036): Verilog HDL or VHDL warning at altera_up_avalon_video_edge_detection.vhd(115): object "endofpacket" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at altera_up_avalon_video_edge_detection.vhd(116): object "valid" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 116
Info (12128): Elaborating entity "altera_up_edge_detection_gaussian_smoothing_filter" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 315
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.vhd Line: 278
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12133): Instantiated megafunction "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "320"
    Info (12134): Parameter "width" = "8"
Warning (287001): Assertion warning: Device family MAX 10 does not have M10K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_p0v.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_p0v.tdf
    Info (12023): Found entity 1: shift_taps_p0v File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_p0v.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_p0v" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vp91.tdf
    Info (12023): Found entity 1: altsyncram_vp91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_vp91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vp91" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_p0v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c7f.tdf
    Info (12023): Found entity 1: cntr_c7f File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_c7f.tdf Line: 27
Info (12128): Elaborating entity "cntr_c7f" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_p0v.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf
    Info (12023): Found entity 1: cmpr_lrb File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_lrb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_lrb" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_c7f.tdf Line: 80
Info (12128): Elaborating entity "altera_up_edge_detection_sobel_operator" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 333
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.vhd Line: 278
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12133): Instantiated megafunction "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "320"
    Info (12134): Parameter "width" = "9"
Warning (287001): Assertion warning: Device family MAX 10 does not have M10K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_q0v.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q0v.tdf
    Info (12023): Found entity 1: shift_taps_q0v File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_q0v.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_q0v" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1q91.tdf
    Info (12023): Found entity 1: altsyncram_1q91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1q91" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_q0v.tdf Line: 35
Info (12128): Elaborating entity "altera_up_edge_detection_nonmaximum_suppression" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 351
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.vhd Line: 235
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12133): Instantiated megafunction "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "320"
    Info (12134): Parameter "width" = "10"
Warning (287001): Assertion warning: Device family MAX 10 does not have M10K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_22v.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_22v.tdf
    Info (12023): Found entity 1: shift_taps_22v File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_22v.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_22v" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hs91.tdf
    Info (12023): Found entity 1: altsyncram_hs91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_hs91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hs91" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_22v.tdf Line: 35
Info (12128): Elaborating entity "altera_up_edge_detection_hysteresis" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 369
Info (12128): Elaborating entity "altera_up_edge_detection_pixel_info_shift_register" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 388
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd Line: 84
Info (12133): Instantiated megafunction "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.vhd Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "1628"
    Info (12134): Parameter "width" = "2"
Warning (287001): Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_h2v.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_h2v.tdf
    Info (12023): Found entity 1: shift_taps_h2v File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_h2v.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_h2v" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ut91.tdf
    Info (12023): Found entity 1: altsyncram_ut91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_ut91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ut91" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_h2v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8af.tdf
    Info (12023): Found entity 1: cntr_8af File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_8af.tdf Line: 27
Info (12128): Elaborating entity "cntr_8af" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_h2v.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_usb.tdf
    Info (12023): Found entity 1: cmpr_usb File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_usb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_usb" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|cmpr_usb:cmpr4" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_8af.tdf Line: 90
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_edge_detection.vhd Line: 405
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
Info (12133): Instantiated megafunction "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.vhd Line: 50
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "1628"
    Info (12134): Parameter "width" = "8"
Warning (287001): Assertion warning: Device family MAX 10 does not have M10K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_l2v.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l2v.tdf
    Info (12023): Found entity 1: shift_taps_l2v File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_l2v.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_l2v" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nv91.tdf
    Info (12023): Found entity 1: altsyncram_nv91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_nv91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nv91" for hierarchy "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_l2v.tdf Line: 35
Info (12128): Elaborating entity "soc_video_system_video_bayer_resampler" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 868
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_bayer_resampler.v(184): truncated value with size 32 to match size of target (12) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v Line: 184
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v Line: 246
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v Line: 246
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_bayer_resampler.v Line: 246
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "2592"
    Info (12134): Parameter "width" = "8"
Warning (287001): Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_58r.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_58r.tdf
    Info (12023): Found entity 1: shift_taps_58r File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_58r.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_58r" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eu91.tdf
    Info (12023): Found entity 1: altsyncram_eu91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_eu91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eu91" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_58r.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aaf.tdf
    Info (12023): Found entity 1: cntr_aaf File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_aaf.tdf Line: 27
Info (12128): Elaborating entity "cntr_aaf" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/shift_taps_58r.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vsb.tdf
    Info (12023): Found entity 1: cmpr_vsb File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_vsb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_vsb" for hierarchy "soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|cmpr_vsb:cmpr4" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_aaf.tdf Line: 95
Info (12128): Elaborating entity "soc_video_system_video_clipper" for hierarchy "soc_video_system:u0|soc_video_system_video_clipper:video_clipper" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 884
Info (12128): Elaborating entity "altera_up_video_clipper_drop" for hierarchy "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v Line: 183
Info (12128): Elaborating entity "altera_up_video_clipper_counters" for hierarchy "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_drop.v Line: 250
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v Line: 120
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v Line: 131
Info (12128): Elaborating entity "altera_up_video_clipper_add" for hierarchy "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_clipper.v Line: 223
Info (12128): Elaborating entity "altera_up_video_clipper_counters" for hierarchy "soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_add.v Line: 190
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v Line: 120
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_clipper_counters.v Line: 131
Info (12128): Elaborating entity "soc_video_system_video_decoder_0" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 900
Info (12128): Elaborating entity "altera_up_video_camera_decoder" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v Line: 199
Info (12128): Elaborating entity "altera_up_video_dual_clock_fifo" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_decoder_0.v Line: 228
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 108
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 108
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v Line: 108
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9hk1.tdf
    Info (12023): Found entity 1: dcfifo_9hk1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_9hk1" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf
    Info (12023): Found entity 1: a_gray2bin_jra File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_gray2bin_jra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_jra" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_gray2bin_jra:rdptr_g_gray2bin" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf
    Info (12023): Found entity 1: a_graycounter_g26 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_graycounter_g26.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_g26" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_graycounter_cgb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1f11.tdf
    Info (12023): Found entity 1: altsyncram_1f11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1f11.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1f11" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|dffpipe_0v8:rs_brp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf
    Info (12023): Found entity 1: cmpr_4h5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_4h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4h5" for hierarchy "soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|cmpr_4h5:rdempty_eq_comp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_9hk1.tdf Line: 79
Info (12128): Elaborating entity "soc_video_system_video_dma_controller" for hierarchy "soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 916
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_dma_controller.v(172): truncated value with size 32 to match size of target (8) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v Line: 172
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_dma_controller.v(175): truncated value with size 32 to match size of target (9) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v Line: 175
Info (12128): Elaborating entity "altera_up_video_dma_control_slave" for hierarchy "soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v Line: 213
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 128
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 129
Info (12128): Elaborating entity "altera_up_video_dma_to_memory" for hierarchy "soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dma_controller.v Line: 251
Info (12128): Elaborating entity "soc_video_system_video_dual_clock_buffer" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 937
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v Line: 155
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v Line: 155
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_dual_clock_buffer.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf
    Info (12023): Found entity 1: dcfifo_d7j1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_d7j1" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf
    Info (12023): Found entity 1: altsyncram_9f11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9f11" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_i9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_3v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_i9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_j9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dffpipe_4v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/alt_synch_pipe_j9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf
    Info (12023): Found entity 1: cmpr_0h5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_0h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0h5" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp1_lsb" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/dcfifo_d7j1.tdf Line: 92
Info (12128): Elaborating entity "soc_video_system_video_pixel_buffer_dma" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 955
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(237): truncated value with size 32 to match size of target (16) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 237
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(238): truncated value with size 32 to match size of target (16) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 238
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(243): truncated value with size 32 to match size of target (8) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 243
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(244): truncated value with size 32 to match size of target (8) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 244
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(324): truncated value with size 32 to match size of target (9) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 324
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_pixel_buffer_dma.v(338): truncated value with size 32 to match size of target (8) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 396
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 396
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_buffer_dma.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7f91.tdf
    Info (12023): Found entity 1: scfifo_7f91 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_7f91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7f91" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s631.tdf
    Info (12023): Found entity 1: a_dpfifo_s631 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s631" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_7f91.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7b1.tdf
    Info (12023): Found entity 1: altsyncram_l7b1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_l7b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l7b1" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf
    Info (12023): Found entity 1: cmpr_a78 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_a78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cmpr_a78:almost_full_comparer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 54
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cmpr_a78:three_comparison" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf
    Info (12023): Found entity 1: cntr_lka File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_lka.tdf Line: 25
Info (12128): Elaborating entity "cntr_lka" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf
    Info (12023): Found entity 1: cntr_2l6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_2l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_2l6" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_mka.tdf Line: 25
Info (12128): Elaborating entity "cntr_mka" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_s631.tdf Line: 58
Info (12128): Elaborating entity "soc_video_system_video_pixel_rgb_resampler_1" for hierarchy "soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 978
Warning (10036): Verilog HDL or VHDL warning at soc_video_system_video_pixel_rgb_resampler_1.v(106): object "a" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pixel_rgb_resampler_1.v Line: 106
Info (12128): Elaborating entity "soc_video_system_video_pll" for hierarchy "soc_video_system:u0|soc_video_system_video_pll:video_pll" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 994
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pll.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8aa2.tdf
    Info (12023): Found entity 1: altpll_8aa2 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 25
Info (12128): Elaborating entity "altpll_8aa2" for hierarchy "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_pll.v Line: 40
Info (12128): Elaborating entity "soc_video_system_video_rgb_resampler" for hierarchy "soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1003
Warning (10036): Verilog HDL or VHDL warning at soc_video_system_video_rgb_resampler.v(106): object "a" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v Line: 106
Warning (10230): Verilog HDL assignment warning at soc_video_system_video_rgb_resampler.v(143): truncated value with size 2 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_rgb_resampler.v Line: 143
Info (12128): Elaborating entity "soc_video_system_video_scaler" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler:video_scaler" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1019
Info (12128): Elaborating entity "altera_up_video_scaler_shrink" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler.v Line: 176
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (11) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 196
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (10) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 209
Info (12128): Elaborating entity "soc_video_system_video_scaler_0" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1035
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 206
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 229
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 291
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "321"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_us21.tdf
    Info (12023): Found entity 1: scfifo_us21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_us21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_us21" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hk21.tdf
    Info (12023): Found entity 1: a_dpfifo_hk21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_hk21" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/scfifo_us21.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7b1.tdf
    Info (12023): Found entity 1: altsyncram_j7b1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_j7b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j7b1" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf
    Info (12023): Found entity 1: cmpr_c78 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cmpr_c78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cmpr_c78:almost_full_comparer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 53
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cmpr_c78:three_comparison" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_nka.tdf Line: 25
Info (12128): Elaborating entity "cntr_nka" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_nka:rd_ptr_msb" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf
    Info (12023): Found entity 1: cntr_4l6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_4l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_4l6" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_4l6:usedw_counter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 25
Info (12128): Elaborating entity "cntr_oka" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/a_dpfifo_hk21.tdf Line: 57
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_scaler_0.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "soc_video_system_video_stream_router_0" for hierarchy "soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1052
Info (12128): Elaborating entity "soc_video_system_video_stream_router_1" for hierarchy "soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1074
Info (12128): Elaborating entity "soc_video_system_video_vga_controller" for hierarchy "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1096
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_video_vga_controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1115
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_avalon_dma_master_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 649
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 709
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 769
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 833
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 897
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 961
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1089
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_buffer_s1_translator" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1153
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1234
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1315
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1396
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1480
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1521
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1605
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 1646
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2146
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2187
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2228
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2244
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router:router|soc_video_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_002" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2276
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002|soc_video_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_002.sv Line: 184
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_003" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2292
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_003:router_003|soc_video_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_004" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2308
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_004:router_004|soc_video_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_008" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2372
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_router_008_default_decode" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_008:router_008|soc_video_system_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2422
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2472
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_onchip_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2522
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pixel_buffer_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2539
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2603
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2632
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_cmd_mux_001" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2649
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_cmd_mux_005" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2717
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2746
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_demux_001" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2763
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_demux_004" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2814
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_demux_005" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2831
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2848
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2912
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_rsp_mux_002.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 2978
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3044
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3110
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3176
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3210
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3273
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3302
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|soc_video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0.v Line: 3418
Info (12128): Elaborating entity "soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|soc_video_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "soc_video_system_avalon_st_adapter" for hierarchy "soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1181
Info (12128): Elaborating entity "soc_video_system_avalon_st_adapter_channel_adapter_0" for hierarchy "soc_video_system:u0|soc_video_system_avalon_st_adapter:avalon_st_adapter|soc_video_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at soc_video_system_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_video_system_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_video_system:u0|altera_reset_controller:rst_controller" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1216
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_video_system:u0|altera_reset_controller:rst_controller_002" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/soc_video_system.vhd Line: 1346
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_altpll.v Line: 140
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.16.08:56:09 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[1]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 69
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[2]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 99
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[3]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 129
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[12]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 399
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[13]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 429
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[22]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 699
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[23]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_9f11.tdf Line: 729
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[0]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 38
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[1]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 68
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[2]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 98
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[3]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 128
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[4]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 158
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[5]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 188
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[6]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 218
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|q_b[7]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_1q91.tdf Line: 248
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|q_b[8]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_hs91.tdf Line: 278
        Warning (14320): Synthesized away node "soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|q_b[9]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_hs91.tdf Line: 308
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|q_b[9]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_j7b1.tdf Line: 307
        Warning (14320): Synthesized away node "soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|q_b[9]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_l7b1.tdf Line: 307
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altsyncram_m4g1.tdf Line: 27
Warning (12241): 29 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data" to the node "soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data" into an OR gate File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 81
Info (13000): Registers with preset signals will power-up high File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_pixel_buffer.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[16]~synth" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13010): Node "GPIO[17]~synth" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13010): Node "GPIO[19]~synth" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Warning (13010): Node "GPIO[24]~synth" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 64
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 461 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 27
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 42
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
Info (21057): Implemented 6238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 5809 logic cells
    Info (21064): Implemented 309 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Wed May 16 08:56:42 2018
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.map.smsg.


