#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 20 17:09:51 2022
# Process ID: 44444
# Current directory: D:/VivadoProCS202/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33128 D:\VivadoProCS202\CPU\CPU.xpr
# Log file: D:/VivadoProCS202/CPU/vivado.log
# Journal file: D:/VivadoProCS202/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProCS202/CPU/CPU.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/prgrom/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/VivadoProCS202/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProCS202/CPU/CPU.ip_user_files -ipstatic_source_dir D:/VivadoProCS202/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/RAM/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 4 RAM_synth_1
export_simulation -of_objects [get_files D:/VivadoProCS202/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/VivadoProCS202/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProCS202/CPU/CPU.ip_user_files -ipstatic_source_dir D:/VivadoProCS202/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProCS202/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/VivadoProCS202/CPU/CPU.runs/impl_1/cputop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/VivadoProCS202/CPU/CPU.runs/impl_1/cputop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server
