

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_197_1'
================================================================
* Date:           Tue Nov 26 16:00:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      489|      489|  4.890 us|  4.890 us|  489|  489|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_197_1  |      487|      487|         4|          2|          1|   243|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_13"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_3_1_reload"   --->   Operation 10 'read' 'in_pkts_dest_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_id_3_1_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_3_1_reload"   --->   Operation 11 'read' 'in_pkts_id_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_last_3_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_3_1_reload"   --->   Operation 12 'read' 'in_pkts_last_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_user_3_1_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_3_1_reload"   --->   Operation 13 'read' 'in_pkts_user_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_3_1_reload"   --->   Operation 14 'read' 'in_pkts_strb_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_3_1_reload"   --->   Operation 15 'read' 'in_pkts_keep_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_1_reload"   --->   Operation 16 'read' 'in_pkts_dest_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_id_0_1_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_1_reload"   --->   Operation 17 'read' 'in_pkts_id_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_last_0_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_1_reload"   --->   Operation 18 'read' 'in_pkts_last_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_user_0_1_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_1_reload"   --->   Operation 19 'read' 'in_pkts_user_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_1_reload"   --->   Operation 20 'read' 'in_pkts_strb_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_1_reload"   --->   Operation 21 'read' 'in_pkts_keep_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i89"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%icmp_ln197 = icmp_eq  i8 %i, i8 243" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 25 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln197 = add i8 %i, i8 1" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 26 'add' 'add_ln197' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.body.i89.split, void %_Z22output_stream_dispatchRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_S7_.exit.exitStub" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 27 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_cast = zext i8 %i" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 28 'zext' 'i_1_cast' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 243, i64 243, i64 243" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 30 'specloopname' 'specloopname_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_pkts_keep_addr_1 = getelementptr i4 %out_pkts_keep, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 31 'getelementptr' 'out_pkts_keep_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_pkts_strb_addr_1 = getelementptr i4 %out_pkts_strb, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 32 'getelementptr' 'out_pkts_strb_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_pkts_user_addr_1 = getelementptr i2 %out_pkts_user, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 33 'getelementptr' 'out_pkts_user_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_pkts_last_addr_1 = getelementptr i1 %out_pkts_last, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 34 'getelementptr' 'out_pkts_last_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_pkts_id_addr_1 = getelementptr i5 %out_pkts_id, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 35 'getelementptr' 'out_pkts_id_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_pkts_dest_addr_1 = getelementptr i6 %out_pkts_dest, i64 0, i64 %i_1_cast" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 36 'getelementptr' 'out_pkts_dest_addr_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln199 = store i4 %in_pkts_keep_0_1_reload_read, i8 %out_pkts_keep_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 37 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln199 = store i4 %in_pkts_strb_0_1_reload_read, i8 %out_pkts_strb_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 38 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln199 = store i2 %in_pkts_user_0_1_reload_read, i8 %out_pkts_user_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 39 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 243> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln199 = store i1 %in_pkts_last_0_1_reload_read, i8 %out_pkts_last_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 40 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln199 = store i5 %in_pkts_id_0_1_reload_read, i8 %out_pkts_id_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 41 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 243> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln199 = store i6 %in_pkts_dest_0_1_reload_read, i8 %out_pkts_dest_addr_1" [src/RNI.cpp:199->src/RNI.cpp:42]   --->   Operation 42 'store' 'store_ln199' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 243> <RAM>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%icmp_ln200 = icmp_eq  i8 %i, i8 242" [src/RNI.cpp:200->src/RNI.cpp:42]   --->   Operation 43 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %for.inc.i98, void %if.then.i90" [src/RNI.cpp:200->src/RNI.cpp:42]   --->   Operation 44 'br' 'br_ln200' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_pkts_dest_addr = getelementptr i6 %out_pkts_dest, i64 0, i64 242"   --->   Operation 45 'getelementptr' 'out_pkts_dest_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%out_pkts_id_addr = getelementptr i5 %out_pkts_id, i64 0, i64 242"   --->   Operation 46 'getelementptr' 'out_pkts_id_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%out_pkts_last_addr = getelementptr i1 %out_pkts_last, i64 0, i64 242"   --->   Operation 47 'getelementptr' 'out_pkts_last_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%out_pkts_user_addr = getelementptr i2 %out_pkts_user, i64 0, i64 242"   --->   Operation 48 'getelementptr' 'out_pkts_user_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_pkts_strb_addr = getelementptr i4 %out_pkts_strb, i64 0, i64 242"   --->   Operation 49 'getelementptr' 'out_pkts_strb_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%out_pkts_keep_addr = getelementptr i4 %out_pkts_keep, i64 0, i64 242"   --->   Operation 50 'getelementptr' 'out_pkts_keep_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln202 = store i4 %in_pkts_keep_3_1_reload_read, i8 %out_pkts_keep_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 52 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_2 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln202 = store i4 %in_pkts_strb_3_1_reload_read, i8 %out_pkts_strb_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 53 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln202 = store i2 %in_pkts_user_3_1_reload_read, i8 %out_pkts_user_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 54 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 243> <RAM>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln202 = store i1 %in_pkts_last_3_1_reload_read, i8 %out_pkts_last_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 55 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln202 = store i5 %in_pkts_id_3_1_reload_read, i8 %out_pkts_id_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 56 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 243> <RAM>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln202 = store i6 %in_pkts_dest_3_1_reload_read, i8 %out_pkts_dest_addr" [src/RNI.cpp:202->src/RNI.cpp:42]   --->   Operation 57 'store' 'store_ln202' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 243> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.inc.i98" [src/RNI.cpp:203->src/RNI.cpp:42]   --->   Operation 58 'br' 'br_ln203' <Predicate = (!icmp_ln197 & icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln197 = store i8 %add_ln197, i8 %i_1" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 59 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %i_1_cast" [src/RNI.cpp:204->src/RNI.cpp:42]   --->   Operation 60 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%out_pkts_data = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:204->src/RNI.cpp:42]   --->   Operation 61 'load' 'out_pkts_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%out_pkts_keep_load = load i8 %out_pkts_keep_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 62 'load' 'out_pkts_keep_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%out_pkts_strb_load = load i8 %out_pkts_strb_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 63 'load' 'out_pkts_strb_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%out_pkts_user_load = load i8 %out_pkts_user_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 64 'load' 'out_pkts_user_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 243> <RAM>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%out_pkts_last_load = load i8 %out_pkts_last_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 65 'load' 'out_pkts_last_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%out_pkts_id_load = load i8 %out_pkts_id_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 66 'load' 'out_pkts_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 243> <RAM>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%out_pkts_dest_load = load i8 %out_pkts_dest_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 67 'load' 'out_pkts_dest_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 243> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%out_pkts_data = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:204->src/RNI.cpp:42]   --->   Operation 68 'load' 'out_pkts_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i16 %out_pkts_data" [src/RNI.cpp:204->src/RNI.cpp:42]   --->   Operation 69 'sext' 'sext_ln204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%out_pkts_keep_load = load i8 %out_pkts_keep_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 70 'load' 'out_pkts_keep_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_4 : Operation 71 [1/2] (2.32ns)   --->   "%out_pkts_strb_load = load i8 %out_pkts_strb_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 71 'load' 'out_pkts_strb_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 243> <RAM>
ST_4 : Operation 72 [1/2] (2.32ns)   --->   "%out_pkts_user_load = load i8 %out_pkts_user_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 72 'load' 'out_pkts_user_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 243> <RAM>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%out_pkts_last_load = load i8 %out_pkts_last_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 73 'load' 'out_pkts_last_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%out_pkts_id_load = load i8 %out_pkts_id_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 74 'load' 'out_pkts_id_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 243> <RAM>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%out_pkts_dest_load = load i8 %out_pkts_dest_addr_1" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 75 'load' 'out_pkts_dest_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 243> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %sext_ln204, i4 %out_pkts_keep_load, i4 %out_pkts_strb_load, i2 %out_pkts_user_load, i1 %out_pkts_last_load, i5 %out_pkts_id_load, i6 %out_pkts_dest_load" [src/RNI.cpp:205->src/RNI.cpp:42]   --->   Operation 76 'write' 'write_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.body.i89" [src/RNI.cpp:197->src/RNI.cpp:42]   --->   Operation 77 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [27]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:197->src/RNI.cpp:42) on local variable 'i' [45]  (0.000 ns)
	'getelementptr' operation ('out_pkts_id_addr_1', src/RNI.cpp:199->src/RNI.cpp:42) [64]  (0.000 ns)
	'store' operation ('store_ln199', src/RNI.cpp:199->src/RNI.cpp:42) of variable 'in_pkts_id_0_1_reload_read' on array 'out_pkts_id' [70]  (3.254 ns)
	blocking operation 1.915 ns on control path)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('out_pkts_id_addr') [47]  (0.000 ns)
	'store' operation ('store_ln202', src/RNI.cpp:202->src/RNI.cpp:42) of variable 'in_pkts_id_3_1_reload_read' on array 'out_pkts_id' [79]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:204->src/RNI.cpp:42) [83]  (0.000 ns)
	'load' operation ('out_pkts.data', src/RNI.cpp:204->src/RNI.cpp:42) on array 'NEURONS_MEMBRANE' [84]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation ('out_pkts.data', src/RNI.cpp:204->src/RNI.cpp:42) on array 'NEURONS_MEMBRANE' [84]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
