{
    "CMSSW_7_5_X_2015-03-18-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-16-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-16-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-16-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-17-0200_INCOMPLETE": "slc6_amd64_gcc491"
}