/*
 * Copyright (c) 2023 Huawei Device Co., Ltd.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef UNWIND_DEFINE_H
#define UNWIND_DEFINE_H

#include <cinttypes>
#include <string>
#if defined(__arm__)
#include "unwind_arm_define.h"
#elif defined(__aarch64__)
#include "unwind_arm64_define.h"
#elif defined(__i386__)
#include "unwind_x86_define.h"
#elif defined(__x86_64__)
#include "unwind_x86_64_define.h"
#else
#error "Unsupported architecture"
#endif

namespace OHOS {
namespace HiviewDFX {
#define FP_MINI_REGS_SIZE 4
#define QUT_MINI_REGS_SIZE 7

static const int FRAME_MAX_SIZE = 64;
static const int REGS_MAX_SIZE = 64;

/**
 * @brief chip architecture
 */
enum ArchType : uint8_t {
    ARCH_UNKNOWN = 0,
    ARCH_ARM,
    ARCH_ARM64,
    ARCH_X86,
    ARCH_X86_64,
};

enum RegLocationType : uint8_t {
    REG_LOC_UNUSED,
    REG_LOC_UNDEFINED,
    REG_LOC_CFA_OFFSET,      // register stored in the offset from cfa
    REG_LOC_REGISTER,        // register stored in register
    REG_LOC_VAL_OFFSET,      // register value is offset from cfa
    REG_LOC_CFA_EXPRESSION,  // register stored in expression result
    REG_LOC_VAL_EXPRESSION,  // register value is expression result
};

enum UnwindType : int8_t {
    UWNIND_TYPE_CUSTOMIZE = -2,
    UWNIND_TYPE_LOCAL = -1,
    UWNIND_TYPE_REMOTE,
};

enum UnwindFrameType {
    UNWIND_FRAME_ALIGNED = -3,       /* x86_64: frame stack pointer aligned */
    UNWIND_FRAME_SYSCALL = -3,      /* arm32: r7 saved in r12, sp offset zero */
    UNWIND_FRAME_STANDARD = -2,     /* regular r7, sp +/- offset */
    UNWIND_FRAME_SIGRETURN = -1,    /* special sigreturn frame */
    UNWIND_FRAME_OTHER = 0,         /* not cacheable (special or unrecognised) */
    UNWIND_FRAME_GUESSED = 1        /* guessed it was regular, but not known */
};

enum UnwindDynInfoFormatType {
    UNW_INFO_FORMAT_DYNAMIC,            /* unw_dyn_proc_info_t */
    UNW_INFO_FORMAT_TABLE,              /* unw_dyn_table_t */
    UNW_INFO_FORMAT_REMOTE_TABLE,       /* unw_dyn_remote_table_t */
    UNW_INFO_FORMAT_ARM_EXIDX,          /* ARM specific unwind info */
    UNW_INFO_FORMAT_IP_OFFSET           /* Like UNW_INFO_FORMAT_REMOTE_TABLE, but table entries are
                                            considered relative to di->start_ip, rather than di->segbase */
};

/**
 * @brief Unwind mode
 */
enum UnwindMode {
    /** Dwarf unwind */
    DWARF_UNWIND = 0,
    /** Frame pointer unwind */
    FRAMEPOINTER_UNWIND,
    /** Quick unwind table */
    MINIMAL_UNWIND,
    /** Mix unwind table */
    MIX_UNWIND,
};

/**
 * @brief Unwind cache mode
 */
enum UnwindCachingPolicy : uint8_t {
    /** unwind no cache */
    UNWIND_CACHE_NONE = 0,
    /** unwind global cache */
    UNWIND_CACHE_GLOBAL,
    /** unwind per-thread cache */
    UNWIND_CACHE_PER_THREAD,
};
} // namespace HiviewDFX
} // namespace OHOS
#endif
