//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 19:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_30
.address_size 64


.visible .entry resize(
	.param .u64 resize_param_0,
	.param .u32 resize_param_1,
	.param .u32 resize_param_2,
	.param .u32 resize_param_3,
	.param .u64 resize_param_4,
	.param .u32 resize_param_5,
	.param .u32 resize_param_6,
	.param .u32 resize_param_7,
	.param .u32 resize_param_8,
	.param .u32 resize_param_9,
	.param .u32 resize_param_10
)
{
	.reg .pred 	%p<11>;
	.reg .s32 	%r<54>;
	.reg .f32 	%f<21>;
	.reg .s64 	%rd<12>;


	ld.param.u64 	%rd4, [resize_param_0];
	ld.param.u32 	%r8, [resize_param_1];
	ld.param.u32 	%r14, [resize_param_2];
	ld.param.u64 	%rd5, [resize_param_4];
	ld.param.u32 	%r9, [resize_param_5];
	ld.param.u32 	%r10, [resize_param_6];
	ld.param.u32 	%r11, [resize_param_8];
	ld.param.u32 	%r12, [resize_param_9];
	ld.param.u32 	%r13, [resize_param_10];
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r18, %r16, %r15, %r17;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r19, %r20, %r21;
	setp.lt.s32	%p1, %r18, %r8;
	setp.lt.s32	%p2, %r22, %r14;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_11;
	bra.uni 	BB0_1;

BB0_1:
	mov.f32 	%f20, 0f00000000;
	setp.gt.s32	%p4, %r13, 0;
	@%p4 bra 	BB0_3;

	mov.f32 	%f19, %f20;
	bra.uni 	BB0_10;

BB0_3:
	mov.f32 	%f19, %f20;
	mov.u32 	%r51, 0;
	cvta.to.global.u64 	%rd6, %rd5;

BB0_4:
	setp.lt.s32	%p5, %r12, 1;
	@%p5 bra 	BB0_9;

	mul.lo.s32 	%r52, %r12, %r18;
	mul.lo.s32 	%r33, %r13, %r22;
	mad.lo.s32 	%r34, %r11, %r10, %r33;
	mad.lo.s32 	%r35, %r9, %r34, %r52;
	mad.lo.s32 	%r36, %r9, %r51, %r35;
	mul.wide.s32 	%rd7, %r36, 4;
	add.s64 	%rd11, %rd6, %rd7;
	mov.u32 	%r53, 0;

BB0_6:
	mad.lo.s32 	%r41, %r22, %r13, %r51;
	setp.lt.s32	%p6, %r41, %r10;
	setp.lt.s32	%p7, %r52, %r9;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB0_8;
	bra.uni 	BB0_7;

BB0_7:
	ld.global.f32 	%f17, [%rd11];
	add.f32 	%f20, %f20, %f17;
	add.f32 	%f19, %f19, 0f3F800000;

BB0_8:
	add.s64 	%rd11, %rd11, 4;
	add.s32 	%r52, %r52, 1;
	add.s32 	%r53, %r53, 1;
	setp.lt.s32	%p9, %r53, %r12;
	@%p9 bra 	BB0_6;

BB0_9:
	add.s32 	%r51, %r51, 1;
	setp.lt.s32	%p10, %r51, %r13;
	@%p10 bra 	BB0_4;

BB0_10:
	mad.lo.s32 	%r50, %r22, %r8, %r18;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r50, 4;
	add.s64 	%rd10, %rd8, %rd9;
	div.rn.f32 	%f18, %f20, %f19;
	st.global.f32 	[%rd10], %f18;

BB0_11:
	ret;
}


