
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051d8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005360  08005360  00006360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005398  08005398  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005398  08005398  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005398  08005398  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005398  08005398  00006398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800539c  0800539c  0000639c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080053a0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000164  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000178  20000178  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd43  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027b0  00000000  00000000  00016d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000da0  00000000  00000000  00019538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a9a  00000000  00000000  0001a2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b637  00000000  00000000  0001ad72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012867  00000000  00000000  000363a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a13d7  00000000  00000000  00048c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e9fe7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003784  00000000  00000000  000ea02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000ed7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005348 	.word	0x08005348

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08005348 	.word	0x08005348

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f003 ff43 	bl	800405c <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000031 	.word	0x20000031
 80001e0:	200000d4 	.word	0x200000d4

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f000 ffbc 	bl	8001170 <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000037 	.word	0x20000037
 800020c:	20000030 	.word	0x20000030
 8000210:	20000038 	.word	0x20000038

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f000 ff6c 	bl	8001170 <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f001 fa6b 	bl	8001788 <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f001 fa65 	bl	8001788 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000031 	.word	0x20000031
 80002d4:	20000037 	.word	0x20000037
 80002d8:	20000034 	.word	0x20000034
 80002dc:	20000030 	.word	0x20000030
 80002e0:	20000038 	.word	0x20000038
 80002e4:	48000400 	.word	0x48000400

080002e8 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a06      	ldr	r2, [pc, #24]	@ (8000310 <HAL_UART_ErrorCallback+0x28>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d105      	bne.n	8000306 <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 80002fa:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <HAL_UART_ErrorCallback+0x2c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000300:	f7ff ff62 	bl	80001c8 <StartRx>
 8000304:	e000      	b.n	8000308 <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 8000306:	bf00      	nop
}
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40013800 	.word	0x40013800
 8000314:	20000037 	.word	0x20000037

08000318 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b088      	sub	sp, #32
 800031c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031e:	f107 030c 	add.w	r3, r7, #12
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800032e:	4b22      	ldr	r3, [pc, #136]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	4a21      	ldr	r2, [pc, #132]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 8000334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000338:	6153      	str	r3, [r2, #20]
 800033a:	4b1f      	ldr	r3, [pc, #124]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000342:	60bb      	str	r3, [r7, #8]
 8000344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000346:	4b1c      	ldr	r3, [pc, #112]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a1b      	ldr	r2, [pc, #108]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 800034c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000350:	6153      	str	r3, [r2, #20]
 8000352:	4b19      	ldr	r3, [pc, #100]	@ (80003b8 <MX_GPIO_Init+0xa0>)
 8000354:	695b      	ldr	r3, [r3, #20]
 8000356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800035a:	607b      	str	r3, [r7, #4]
 800035c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin, GPIO_PIN_RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2130      	movs	r1, #48	@ 0x30
 8000362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000366:	f001 fa0f 	bl	8001788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	2108      	movs	r1, #8
 800036e:	4813      	ldr	r0, [pc, #76]	@ (80003bc <MX_GPIO_Init+0xa4>)
 8000370:	f001 fa0a 	bl	8001788 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin;
 8000374:	2330      	movs	r3, #48	@ 0x30
 8000376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000378:	2301      	movs	r3, #1
 800037a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000380:	2300      	movs	r3, #0
 8000382:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000384:	f107 030c 	add.w	r3, r7, #12
 8000388:	4619      	mov	r1, r3
 800038a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800038e:	f001 f889 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000392:	2308      	movs	r3, #8
 8000394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000396:	2301      	movs	r3, #1
 8000398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039a:	2300      	movs	r3, #0
 800039c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039e:	2300      	movs	r3, #0
 80003a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003a2:	f107 030c 	add.w	r3, r7, #12
 80003a6:	4619      	mov	r1, r3
 80003a8:	4804      	ldr	r0, [pc, #16]	@ (80003bc <MX_GPIO_Init+0xa4>)
 80003aa:	f001 f87b 	bl	80014a4 <HAL_GPIO_Init>

}
 80003ae:	bf00      	nop
 80003b0:	3720      	adds	r7, #32
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40021000 	.word	0x40021000
 80003bc:	48000400 	.word	0x48000400

080003c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c6:	f000 fe79 	bl	80010bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ca:	f000 f853 	bl	8000474 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003ce:	f7ff ffa3 	bl	8000318 <MX_GPIO_Init>
  MX_TIM3_Init();
 80003d2:	f000 f98d 	bl	80006f0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80003d6:	f000 fa8f 	bl	80008f8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80003da:	f000 f913 	bl	8000604 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 80003de:	f7ff ff01 	bl	80001e4 <Comm_Init>
  Motors_Init();
 80003e2:	f000 fc57 	bl	8000c94 <Motors_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float left  = 0.0f;
 80003e6:	f04f 0300 	mov.w	r3, #0
 80003ea:	607b      	str	r3, [r7, #4]
	  float right = 0.0f;
 80003ec:	f04f 0300 	mov.w	r3, #0
 80003f0:	603b      	str	r3, [r7, #0]

	  if (g_keys_state & KEY_W) { // forward
 80003f2:	4b1e      	ldr	r3, [pc, #120]	@ (800046c <main+0xac>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	f003 0301 	and.w	r3, r3, #1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d005      	beq.n	800040c <main+0x4c>
		  left  = -1.0f;
 8000400:	4b1b      	ldr	r3, [pc, #108]	@ (8000470 <main+0xb0>)
 8000402:	607b      	str	r3, [r7, #4]
		  right = 1.0f;
 8000404:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000408:	603b      	str	r3, [r7, #0]
 800040a:	e027      	b.n	800045c <main+0x9c>
	  } else if (g_keys_state & KEY_S) { // reverse
 800040c:	4b17      	ldr	r3, [pc, #92]	@ (800046c <main+0xac>)
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	b2db      	uxtb	r3, r3
 8000412:	f003 0304 	and.w	r3, r3, #4
 8000416:	2b00      	cmp	r3, #0
 8000418:	d005      	beq.n	8000426 <main+0x66>
		  left  = 1.0f;
 800041a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800041e:	607b      	str	r3, [r7, #4]
		  right = -1.0f;
 8000420:	4b13      	ldr	r3, [pc, #76]	@ (8000470 <main+0xb0>)
 8000422:	603b      	str	r3, [r7, #0]
 8000424:	e01a      	b.n	800045c <main+0x9c>
	  } else if (g_keys_state & KEY_A) { // turn left
 8000426:	4b11      	ldr	r3, [pc, #68]	@ (800046c <main+0xac>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	b2db      	uxtb	r3, r3
 800042c:	f003 0302 	and.w	r3, r3, #2
 8000430:	2b00      	cmp	r3, #0
 8000432:	d006      	beq.n	8000442 <main+0x82>
		  left  = 0.5f;
 8000434:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000438:	607b      	str	r3, [r7, #4]
		  right = 0.5f;
 800043a:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800043e:	603b      	str	r3, [r7, #0]
 8000440:	e00c      	b.n	800045c <main+0x9c>
	  } else if (g_keys_state & KEY_D) { // turn right
 8000442:	4b0a      	ldr	r3, [pc, #40]	@ (800046c <main+0xac>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	b2db      	uxtb	r3, r3
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	2b00      	cmp	r3, #0
 800044e:	d005      	beq.n	800045c <main+0x9c>
		  left  = -0.5f;
 8000450:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8000454:	607b      	str	r3, [r7, #4]
		  right = -0.5f;
 8000456:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 800045a:	603b      	str	r3, [r7, #0]
	  }

	  Motors_Speed_inPercent(left, right);
 800045c:	edd7 0a00 	vldr	s1, [r7]
 8000460:	ed97 0a01 	vldr	s0, [r7, #4]
 8000464:	f000 fc64 	bl	8000d30 <Motors_Speed_inPercent>
  {
 8000468:	e7bd      	b.n	80003e6 <main+0x26>
 800046a:	bf00      	nop
 800046c:	20000030 	.word	0x20000030
 8000470:	bf800000 	.word	0xbf800000

08000474 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b096      	sub	sp, #88	@ 0x58
 8000478:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800047e:	2228      	movs	r2, #40	@ 0x28
 8000480:	2100      	movs	r1, #0
 8000482:	4618      	mov	r0, r3
 8000484:	f004 ff34 	bl	80052f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000488:	f107 031c 	add.w	r3, r7, #28
 800048c:	2200      	movs	r2, #0
 800048e:	601a      	str	r2, [r3, #0]
 8000490:	605a      	str	r2, [r3, #4]
 8000492:	609a      	str	r2, [r3, #8]
 8000494:	60da      	str	r2, [r3, #12]
 8000496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
 800049e:	605a      	str	r2, [r3, #4]
 80004a0:	609a      	str	r2, [r3, #8]
 80004a2:	60da      	str	r2, [r3, #12]
 80004a4:	611a      	str	r2, [r3, #16]
 80004a6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004a8:	2302      	movs	r3, #2
 80004aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004ac:	2301      	movs	r3, #1
 80004ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004b0:	2310      	movs	r3, #16
 80004b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004b4:	2300      	movs	r3, #0
 80004b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004bc:	4618      	mov	r0, r3
 80004be:	f001 f97b 	bl	80017b8 <HAL_RCC_OscConfig>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004c8:	f000 f826 	bl	8000518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004cc:	230f      	movs	r3, #15
 80004ce:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004d0:	2300      	movs	r3, #0
 80004d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	2300      	movs	r3, #0
 80004d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004d8:	2300      	movs	r3, #0
 80004da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004dc:	2300      	movs	r3, #0
 80004de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004e0:	f107 031c 	add.w	r3, r7, #28
 80004e4:	2100      	movs	r1, #0
 80004e6:	4618      	mov	r0, r3
 80004e8:	f002 f974 	bl	80027d4 <HAL_RCC_ClockConfig>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004f2:	f000 f811 	bl	8000518 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004f6:	2301      	movs	r3, #1
 80004f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004fa:	2300      	movs	r3, #0
 80004fc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	4618      	mov	r0, r3
 8000502:	f002 fbab 	bl	8002c5c <HAL_RCCEx_PeriphCLKConfig>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800050c:	f000 f804 	bl	8000518 <Error_Handler>
  }
}
 8000510:	bf00      	nop
 8000512:	3758      	adds	r7, #88	@ 0x58
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800051c:	b672      	cpsid	i
}
 800051e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <Error_Handler+0x8>

08000524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800052a:	4b0f      	ldr	r3, [pc, #60]	@ (8000568 <HAL_MspInit+0x44>)
 800052c:	699b      	ldr	r3, [r3, #24]
 800052e:	4a0e      	ldr	r2, [pc, #56]	@ (8000568 <HAL_MspInit+0x44>)
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	6193      	str	r3, [r2, #24]
 8000536:	4b0c      	ldr	r3, [pc, #48]	@ (8000568 <HAL_MspInit+0x44>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	4b09      	ldr	r3, [pc, #36]	@ (8000568 <HAL_MspInit+0x44>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	4a08      	ldr	r2, [pc, #32]	@ (8000568 <HAL_MspInit+0x44>)
 8000548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054c:	61d3      	str	r3, [r2, #28]
 800054e:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <HAL_MspInit+0x44>)
 8000550:	69db      	ldr	r3, [r3, #28]
 8000552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000556:	603b      	str	r3, [r7, #0]
 8000558:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	370c      	adds	r7, #12
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000

0800056c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000570:	bf00      	nop
 8000572:	e7fd      	b.n	8000570 <NMI_Handler+0x4>

08000574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000578:	bf00      	nop
 800057a:	e7fd      	b.n	8000578 <HardFault_Handler+0x4>

0800057c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <MemManage_Handler+0x4>

08000584 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <BusFault_Handler+0x4>

0800058c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <UsageFault_Handler+0x4>

08000594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005a2:	b480      	push	{r7}
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c2:	f000 fdc1 	bl	8001148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005d0:	4802      	ldr	r0, [pc, #8]	@ (80005dc <USART1_IRQHandler+0x10>)
 80005d2:	f003 fd87 	bl	80040e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	200000d4 	.word	0x200000d4

080005e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <SystemInit+0x20>)
 80005e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005ea:	4a05      	ldr	r2, [pc, #20]	@ (8000600 <SystemInit+0x20>)
 80005ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08e      	sub	sp, #56	@ 0x38
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800060a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	605a      	str	r2, [r3, #4]
 8000614:	609a      	str	r2, [r3, #8]
 8000616:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000618:	f107 031c 	add.w	r3, r7, #28
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000624:	463b      	mov	r3, r7
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]
 8000632:	615a      	str	r2, [r3, #20]
 8000634:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000636:	4b2d      	ldr	r3, [pc, #180]	@ (80006ec <MX_TIM2_Init+0xe8>)
 8000638:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800063c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800063e:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <MX_TIM2_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000644:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <MX_TIM2_Init+0xe8>)
 8000646:	2200      	movs	r2, #0
 8000648:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800064a:	4b28      	ldr	r3, [pc, #160]	@ (80006ec <MX_TIM2_Init+0xe8>)
 800064c:	f04f 32ff 	mov.w	r2, #4294967295
 8000650:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000652:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <MX_TIM2_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000658:	4b24      	ldr	r3, [pc, #144]	@ (80006ec <MX_TIM2_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800065e:	4823      	ldr	r0, [pc, #140]	@ (80006ec <MX_TIM2_Init+0xe8>)
 8000660:	f002 fc20 	bl	8002ea4 <HAL_TIM_Base_Init>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800066a:	f7ff ff55 	bl	8000518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800066e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000672:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000674:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000678:	4619      	mov	r1, r3
 800067a:	481c      	ldr	r0, [pc, #112]	@ (80006ec <MX_TIM2_Init+0xe8>)
 800067c:	f002 ff7f 	bl	800357e <HAL_TIM_ConfigClockSource>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000686:	f7ff ff47 	bl	8000518 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800068a:	4818      	ldr	r0, [pc, #96]	@ (80006ec <MX_TIM2_Init+0xe8>)
 800068c:	f002 fc61 	bl	8002f52 <HAL_TIM_PWM_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000696:	f7ff ff3f 	bl	8000518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800069e:	2300      	movs	r3, #0
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006a2:	f107 031c 	add.w	r3, r7, #28
 80006a6:	4619      	mov	r1, r3
 80006a8:	4810      	ldr	r0, [pc, #64]	@ (80006ec <MX_TIM2_Init+0xe8>)
 80006aa:	f003 fc1b 	bl	8003ee4 <HAL_TIMEx_MasterConfigSynchronization>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80006b4:	f7ff ff30 	bl	8000518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006b8:	2360      	movs	r3, #96	@ 0x60
 80006ba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006c8:	463b      	mov	r3, r7
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	4807      	ldr	r0, [pc, #28]	@ (80006ec <MX_TIM2_Init+0xe8>)
 80006d0:	f002 fe1a 	bl	8003308 <HAL_TIM_PWM_ConfigChannel>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80006da:	f7ff ff1d 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80006de:	4803      	ldr	r0, [pc, #12]	@ (80006ec <MX_TIM2_Init+0xe8>)
 80006e0:	f000 f8b0 	bl	8000844 <HAL_TIM_MspPostInit>

}
 80006e4:	bf00      	nop
 80006e6:	3738      	adds	r7, #56	@ 0x38
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	2000003c 	.word	0x2000003c

080006f0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08e      	sub	sp, #56	@ 0x38
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000704:	f107 031c 	add.w	r3, r7, #28
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000710:	463b      	mov	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000722:	4b2d      	ldr	r3, [pc, #180]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000724:	4a2d      	ldr	r2, [pc, #180]	@ (80007dc <MX_TIM3_Init+0xec>)
 8000726:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000728:	4b2b      	ldr	r3, [pc, #172]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 800072a:	2200      	movs	r2, #0
 800072c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800072e:	4b2a      	ldr	r3, [pc, #168]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000734:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000736:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800073a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000742:	4b25      	ldr	r3, [pc, #148]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000748:	4823      	ldr	r0, [pc, #140]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 800074a:	f002 fbab 	bl	8002ea4 <HAL_TIM_Base_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000754:	f7ff fee0 	bl	8000518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000758:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800075c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800075e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000762:	4619      	mov	r1, r3
 8000764:	481c      	ldr	r0, [pc, #112]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000766:	f002 ff0a 	bl	800357e <HAL_TIM_ConfigClockSource>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000770:	f7ff fed2 	bl	8000518 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000774:	4818      	ldr	r0, [pc, #96]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000776:	f002 fbec 	bl	8002f52 <HAL_TIM_PWM_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000780:	f7ff feca 	bl	8000518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000784:	2300      	movs	r3, #0
 8000786:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000788:	2300      	movs	r3, #0
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800078c:	f107 031c 	add.w	r3, r7, #28
 8000790:	4619      	mov	r1, r3
 8000792:	4811      	ldr	r0, [pc, #68]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 8000794:	f003 fba6 	bl	8003ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800079e:	f7ff febb 	bl	8000518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a2:	2360      	movs	r3, #96	@ 0x60
 80007a4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b2:	463b      	mov	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 80007ba:	f002 fda5 	bl	8003308 <HAL_TIM_PWM_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80007c4:	f7ff fea8 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007c8:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <MX_TIM3_Init+0xe8>)
 80007ca:	f000 f83b 	bl	8000844 <HAL_TIM_MspPostInit>

}
 80007ce:	bf00      	nop
 80007d0:	3738      	adds	r7, #56	@ 0x38
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000088 	.word	0x20000088
 80007dc:	40000400 	.word	0x40000400

080007e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007f0:	d10c      	bne.n	800080c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007f2:	4b12      	ldr	r3, [pc, #72]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 80007f4:	69db      	ldr	r3, [r3, #28]
 80007f6:	4a11      	ldr	r2, [pc, #68]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	61d3      	str	r3, [r2, #28]
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800080a:	e010      	b.n	800082e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a0b      	ldr	r2, [pc, #44]	@ (8000840 <HAL_TIM_Base_MspInit+0x60>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d10b      	bne.n	800082e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	4a08      	ldr	r2, [pc, #32]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	61d3      	str	r3, [r2, #28]
 8000822:	4b06      	ldr	r3, [pc, #24]	@ (800083c <HAL_TIM_Base_MspInit+0x5c>)
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
}
 800082e:	bf00      	nop
 8000830:	3714      	adds	r7, #20
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	40021000 	.word	0x40021000
 8000840:	40000400 	.word	0x40000400

08000844 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	@ 0x28
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000864:	d11d      	bne.n	80008a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000866:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 8000868:	695b      	ldr	r3, [r3, #20]
 800086a:	4a21      	ldr	r2, [pc, #132]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 800086c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000870:	6153      	str	r3, [r2, #20]
 8000872:	4b1f      	ldr	r3, [pc, #124]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 8000874:	695b      	ldr	r3, [r3, #20]
 8000876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800087e:	2301      	movs	r3, #1
 8000880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800088e:	2301      	movs	r3, #1
 8000890:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089c:	f000 fe02 	bl	80014a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80008a0:	e021      	b.n	80008e6 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a13      	ldr	r2, [pc, #76]	@ (80008f4 <HAL_TIM_MspPostInit+0xb0>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d11c      	bne.n	80008e6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	4a0f      	ldr	r2, [pc, #60]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 80008b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b6:	6153      	str	r3, [r2, #20]
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <HAL_TIM_MspPostInit+0xac>)
 80008ba:	695b      	ldr	r3, [r3, #20]
 80008bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008c4:	2340      	movs	r3, #64	@ 0x40
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80008d4:	2302      	movs	r3, #2
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e2:	f000 fddf 	bl	80014a4 <HAL_GPIO_Init>
}
 80008e6:	bf00      	nop
 80008e8:	3728      	adds	r7, #40	@ 0x28
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40000400 	.word	0x40000400

080008f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 80008fe:	4a15      	ldr	r2, [pc, #84]	@ (8000954 <MX_USART1_UART_Init+0x5c>)
 8000900:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000908:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800090a:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 800091e:	220c      	movs	r2, #12
 8000920:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000930:	2200      	movs	r2, #0
 8000932:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 8000936:	2200      	movs	r2, #0
 8000938:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_USART1_UART_Init+0x58>)
 800093c:	f003 fb40 	bl	8003fc0 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000946:	f7ff fde7 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200000d4 	.word	0x200000d4
 8000954:	40013800 	.word	0x40013800

08000958 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	@ 0x28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a1c      	ldr	r2, [pc, #112]	@ (80009e8 <HAL_UART_MspInit+0x90>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d131      	bne.n	80009de <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <HAL_UART_MspInit+0x94>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	4a1b      	ldr	r2, [pc, #108]	@ (80009ec <HAL_UART_MspInit+0x94>)
 8000980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000984:	6193      	str	r3, [r2, #24]
 8000986:	4b19      	ldr	r3, [pc, #100]	@ (80009ec <HAL_UART_MspInit+0x94>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	4b16      	ldr	r3, [pc, #88]	@ (80009ec <HAL_UART_MspInit+0x94>)
 8000994:	695b      	ldr	r3, [r3, #20]
 8000996:	4a15      	ldr	r2, [pc, #84]	@ (80009ec <HAL_UART_MspInit+0x94>)
 8000998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800099c:	6153      	str	r3, [r2, #20]
 800099e:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <HAL_UART_MspInit+0x94>)
 80009a0:	695b      	ldr	r3, [r3, #20]
 80009a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80009ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	2302      	movs	r3, #2
 80009b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b8:	2303      	movs	r3, #3
 80009ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009bc:	2307      	movs	r3, #7
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	4619      	mov	r1, r3
 80009c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ca:	f000 fd6b 	bl	80014a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	2025      	movs	r0, #37	@ 0x25
 80009d4:	f000 fcb3 	bl	800133e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009d8:	2025      	movs	r0, #37	@ 0x25
 80009da:	f000 fccc 	bl	8001376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009de:	bf00      	nop
 80009e0:	3728      	adds	r7, #40	@ 0x28
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40013800 	.word	0x40013800
 80009ec:	40021000 	.word	0x40021000

080009f0 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8000a06:	1d3a      	adds	r2, r7, #4
 8000a08:	f107 0308 	add.w	r3, r7, #8
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f002 f8f2 	bl	8002bf8 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000a14:	f002 f8ac 	bl	8002b70 <HAL_RCC_GetPCLK1Freq>
 8000a18:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d002      	beq.n	8000a26 <tim_apb1_clk_hz+0x36>
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	e000      	b.n	8000a28 <tim_apb1_clk_hz+0x38>
 8000a26:	69fb      	ldr	r3, [r7, #28]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3720      	adds	r7, #32
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 8000a3c:	f7ff ffd8 	bl	80009f0 <tim_apb1_clk_hz>
 8000a40:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d101      	bne.n	8000a4c <compute_psc_arr+0x1c>
 8000a48:	2301      	movs	r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
 8000a50:	e024      	b.n	8000a9c <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	1c5a      	adds	r2, r3, #1
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	fb02 f303 	mul.w	r3, r2, r3
 8000a5c:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d015      	beq.n	8000a90 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6c:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d00f      	beq.n	8000a94 <compute_psc_arr+0x64>
        a -= 1u;
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a80:	d209      	bcs.n	8000a96 <compute_psc_arr+0x66>
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	69fa      	ldr	r2, [r7, #28]
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	e011      	b.n	8000ab4 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8000a90:	bf00      	nop
 8000a92:	e000      	b.n	8000a96 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 8000a94:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	61fb      	str	r3, [r7, #28]
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000aa2:	d3d6      	bcc.n	8000a52 <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aaa:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ab2:	601a      	str	r2, [r3, #0]
}
 8000ab4:	3720      	adds	r7, #32
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8000ac6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000aca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ad2:	d801      	bhi.n	8000ad8 <pct_to_freq_hz+0x1c>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	e02d      	b.n	8000b34 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8000ad8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000adc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000b40 <pct_to_freq_hz+0x84>
 8000ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ae8:	db02      	blt.n	8000af0 <pct_to_freq_hz+0x34>
 8000aea:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8000aee:	e021      	b.n	8000b34 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8000af0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000af4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000b44 <pct_to_freq_hz+0x88>
 8000af8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000afc:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000b40 <pct_to_freq_hz+0x84>
 8000b00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b04:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8000b08:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b18:	d502      	bpl.n	8000b20 <pct_to_freq_hz+0x64>
 8000b1a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000b1e:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8000b20:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b24:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000b28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b30:	ee17 3a90 	vmov	r3, s15
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	42c80000 	.word	0x42c80000
 8000b44:	46c35000 	.word	0x46c35000

08000b48 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d10b      	bne.n	8000b74 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d069      	beq.n	8000c38 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8000b64:	68b9      	ldr	r1, [r7, #8]
 8000b66:	68f8      	ldr	r0, [r7, #12]
 8000b68:	f002 fb40 	bl	80031ec <HAL_TIM_PWM_Stop>
            *running = false;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	e062      	b.n	8000c3a <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8000b74:	f107 0210 	add.w	r2, r7, #16
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	6838      	ldr	r0, [r7, #0]
 8000b80:	f7ff ff56 	bl	8000a30 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	697a      	ldr	r2, [r7, #20]
 8000b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d106      	bne.n	8000bae <pwm_set_freq_50pct+0x66>
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	0852      	lsrs	r2, r2, #1
 8000baa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bac:	e02d      	b.n	8000c0a <pwm_set_freq_50pct+0xc2>
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	2b04      	cmp	r3, #4
 8000bb2:	d106      	bne.n	8000bc2 <pwm_set_freq_50pct+0x7a>
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	68fa      	ldr	r2, [r7, #12]
 8000bba:	6812      	ldr	r2, [r2, #0]
 8000bbc:	085b      	lsrs	r3, r3, #1
 8000bbe:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bc0:	e023      	b.n	8000c0a <pwm_set_freq_50pct+0xc2>
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	2b08      	cmp	r3, #8
 8000bc6:	d106      	bne.n	8000bd6 <pwm_set_freq_50pct+0x8e>
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	68fa      	ldr	r2, [r7, #12]
 8000bce:	6812      	ldr	r2, [r2, #0]
 8000bd0:	085b      	lsrs	r3, r3, #1
 8000bd2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000bd4:	e019      	b.n	8000c0a <pwm_set_freq_50pct+0xc2>
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	2b0c      	cmp	r3, #12
 8000bda:	d106      	bne.n	8000bea <pwm_set_freq_50pct+0xa2>
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	3301      	adds	r3, #1
 8000be0:	68fa      	ldr	r2, [r7, #12]
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	085b      	lsrs	r3, r3, #1
 8000be6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000be8:	e00f      	b.n	8000c0a <pwm_set_freq_50pct+0xc2>
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	2b10      	cmp	r3, #16
 8000bee:	d106      	bne.n	8000bfe <pwm_set_freq_50pct+0xb6>
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	6812      	ldr	r2, [r2, #0]
 8000bf8:	085b      	lsrs	r3, r3, #1
 8000bfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bfc:	e005      	b.n	8000c0a <pwm_set_freq_50pct+0xc2>
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	3301      	adds	r3, #1
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	085b      	lsrs	r3, r3, #1
 8000c08:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2200      	movs	r2, #0
 8000c10:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 8000c12:	2101      	movs	r1, #1
 8000c14:	68f8      	ldr	r0, [r7, #12]
 8000c16:	f002 fc8b 	bl	8003530 <HAL_TIM_GenerateEvent>

    if (!*running) {
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	f083 0301 	eor.w	r3, r3, #1
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d008      	beq.n	8000c3a <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8000c28:	68b9      	ldr	r1, [r7, #8]
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f002 f9f2 	bl	8003014 <HAL_TIM_PWM_Start>
        *running = true;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	e000      	b.n	8000c3a <pwm_set_freq_50pct+0xf2>
        return;
 8000c38:	bf00      	nop
    }
}
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <motor_set_dir_left>:

static void motor_set_dir_left(motor_dir_t dir)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_PORT, L_DIR_PIN,
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	bf0c      	ite	eq
 8000c50:	2301      	moveq	r3, #1
 8000c52:	2300      	movne	r3, #0
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	461a      	mov	r2, r3
 8000c58:	2110      	movs	r1, #16
 8000c5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c5e:	f000 fd93 	bl	8001788 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	4603      	mov	r3, r0
 8000c72:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_PORT, R_DIR_PIN,
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	bf0c      	ite	eq
 8000c7a:	2301      	moveq	r3, #1
 8000c7c:	2300      	movne	r3, #0
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	461a      	mov	r2, r3
 8000c82:	2120      	movs	r1, #32
 8000c84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c88:	f000 fd7e 	bl	8001788 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	481a      	ldr	r0, [pc, #104]	@ (8000d04 <Motors_Init+0x70>)
 8000c9c:	f002 faa6 	bl	80031ec <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4819      	ldr	r0, [pc, #100]	@ (8000d08 <Motors_Init+0x74>)
 8000ca4:	f002 faa2 	bl	80031ec <HAL_TIM_PWM_Stop>
    s_runL = false;
 8000ca8:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <Motors_Init+0x78>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8000cae:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <Motors_Init+0x7c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8000cb4:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <Motors_Init+0x80>)
 8000cb6:	f04f 0200 	mov.w	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <Motors_Init+0x80>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a15      	ldr	r2, [pc, #84]	@ (8000d18 <Motors_Init+0x84>)
 8000cc2:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8000cc4:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <Motors_Init+0x88>)
 8000cc6:	f04f 0200 	mov.w	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <Motors_Init+0x88>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a13      	ldr	r2, [pc, #76]	@ (8000d20 <Motors_Init+0x8c>)
 8000cd2:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8000cd4:	f000 fa4c 	bl	8001170 <HAL_GetTick>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4a12      	ldr	r2, [pc, #72]	@ (8000d24 <Motors_Init+0x90>)
 8000cdc:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8000cde:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <Motors_Init+0x94>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8000ce4:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <Motors_Init+0x98>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <Motors_Init+0x94>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ffa6 	bl	8000c40 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8000cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <Motors_Init+0x98>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ffb6 	bl	8000c6a <motor_set_dir_right>
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	2000003c 	.word	0x2000003c
 8000d08:	20000088 	.word	0x20000088
 8000d0c:	20000170 	.word	0x20000170
 8000d10:	20000171 	.word	0x20000171
 8000d14:	20000160 	.word	0x20000160
 8000d18:	2000015c 	.word	0x2000015c
 8000d1c:	20000168 	.word	0x20000168
 8000d20:	20000164 	.word	0x20000164
 8000d24:	2000016c 	.word	0x2000016c
 8000d28:	20000172 	.word	0x20000172
 8000d2c:	20000173 	.word	0x20000173

08000d30 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b088      	sub	sp, #32
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	ed87 0a01 	vstr	s0, [r7, #4]
 8000d3a:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000d3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4a:	bf4c      	ite	mi
 8000d4c:	2301      	movmi	r3, #1
 8000d4e:	2300      	movpl	r3, #0
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000d54:	edd7 7a00 	vldr	s15, [r7]
 8000d58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d60:	bf4c      	ite	mi
 8000d62:	2301      	movmi	r3, #1
 8000d64:	2300      	movpl	r3, #0
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 8000d6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d76:	d504      	bpl.n	8000d82 <Motors_Speed_inPercent+0x52>
 8000d78:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d7c:	eef1 7a67 	vneg.f32	s15, s15
 8000d80:	e001      	b.n	8000d86 <Motors_Speed_inPercent+0x56>
 8000d82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d86:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 8000d8a:	edd7 7a00 	vldr	s15, [r7]
 8000d8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d96:	d504      	bpl.n	8000da2 <Motors_Speed_inPercent+0x72>
 8000d98:	edd7 7a00 	vldr	s15, [r7]
 8000d9c:	eef1 7a67 	vneg.f32	s15, s15
 8000da0:	e001      	b.n	8000da6 <Motors_Speed_inPercent+0x76>
 8000da2:	edd7 7a00 	vldr	s15, [r7]
 8000da6:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 8000daa:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dae:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 800102c <Motors_Speed_inPercent+0x2fc>
 8000db2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dba:	dd01      	ble.n	8000dc0 <Motors_Speed_inPercent+0x90>
 8000dbc:	4b9c      	ldr	r3, [pc, #624]	@ (8001030 <Motors_Speed_inPercent+0x300>)
 8000dbe:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8000dc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dc4:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800102c <Motors_Speed_inPercent+0x2fc>
 8000dc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd0:	dd01      	ble.n	8000dd6 <Motors_Speed_inPercent+0xa6>
 8000dd2:	4b97      	ldr	r3, [pc, #604]	@ (8001030 <Motors_Speed_inPercent+0x300>)
 8000dd4:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 8000dd6:	4b97      	ldr	r3, [pc, #604]	@ (8001034 <Motors_Speed_inPercent+0x304>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	7dfa      	ldrb	r2, [r7, #23]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	bf14      	ite	ne
 8000de0:	2301      	movne	r3, #1
 8000de2:	2300      	moveq	r3, #0
 8000de4:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 8000de6:	4b94      	ldr	r3, [pc, #592]	@ (8001038 <Motors_Speed_inPercent+0x308>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	7dba      	ldrb	r2, [r7, #22]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	bf14      	ite	ne
 8000df0:	2301      	movne	r3, #1
 8000df2:	2300      	moveq	r3, #0
 8000df4:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 8000df6:	7d7b      	ldrb	r3, [r7, #21]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d00a      	beq.n	8000e12 <Motors_Speed_inPercent+0xe2>
 8000dfc:	4b8f      	ldr	r3, [pc, #572]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000dfe:	edd3 7a00 	vldr	s15, [r3]
 8000e02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0a:	dd02      	ble.n	8000e12 <Motors_Speed_inPercent+0xe2>
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 8000e12:	7d3b      	ldrb	r3, [r7, #20]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d00a      	beq.n	8000e2e <Motors_Speed_inPercent+0xfe>
 8000e18:	4b89      	ldr	r3, [pc, #548]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000e1a:	edd3 7a00 	vldr	s15, [r3]
 8000e1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e26:	dd02      	ble.n	8000e2e <Motors_Speed_inPercent+0xfe>
 8000e28:	f04f 0300 	mov.w	r3, #0
 8000e2c:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8000e2e:	4a85      	ldr	r2, [pc, #532]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8000e34:	4a84      	ldr	r2, [pc, #528]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 8000e3a:	f000 f999 	bl	8001170 <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8000e40:	4b82      	ldr	r3, [pc, #520]	@ (800104c <Motors_Speed_inPercent+0x31c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	1ad2      	subs	r2, r2, r3
 8000e48:	4b81      	ldr	r3, [pc, #516]	@ (8001050 <Motors_Speed_inPercent+0x320>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	f0c0 80e9 	bcc.w	8001024 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 8000e52:	4a7e      	ldr	r2, [pc, #504]	@ (800104c <Motors_Speed_inPercent+0x31c>)
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 8000e58:	4b7e      	ldr	r3, [pc, #504]	@ (8001054 <Motors_Speed_inPercent+0x324>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 8000e5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e6a:	d808      	bhi.n	8000e7e <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 8000e6c:	4b75      	ldr	r3, [pc, #468]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a72      	ldr	r2, [pc, #456]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000e72:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8000e74:	4b74      	ldr	r3, [pc, #464]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a71      	ldr	r2, [pc, #452]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	e091      	b.n	8000fa2 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 8000e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000e80:	ed93 7a00 	vldr	s14, [r3]
 8000e84:	4b6f      	ldr	r3, [pc, #444]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000e86:	edd3 7a00 	vldr	s15, [r3]
 8000e8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e92:	d519      	bpl.n	8000ec8 <Motors_Speed_inPercent+0x198>
 8000e94:	4b69      	ldr	r3, [pc, #420]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000e96:	ed93 7a00 	vldr	s14, [r3]
 8000e9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea2:	4b66      	ldr	r3, [pc, #408]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000ea4:	edc3 7a00 	vstr	s15, [r3]
 8000ea8:	4b64      	ldr	r3, [pc, #400]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000eaa:	ed93 7a00 	vldr	s14, [r3]
 8000eae:	4b65      	ldr	r3, [pc, #404]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000eb0:	edd3 7a00 	vldr	s15, [r3]
 8000eb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ebc:	dd28      	ble.n	8000f10 <Motors_Speed_inPercent+0x1e0>
 8000ebe:	4b61      	ldr	r3, [pc, #388]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a5e      	ldr	r2, [pc, #376]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	e023      	b.n	8000f10 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8000ec8:	4b5c      	ldr	r3, [pc, #368]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000eca:	ed93 7a00 	vldr	s14, [r3]
 8000ece:	4b5d      	ldr	r3, [pc, #372]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000ed0:	edd3 7a00 	vldr	s15, [r3]
 8000ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000edc:	dd18      	ble.n	8000f10 <Motors_Speed_inPercent+0x1e0>
 8000ede:	4b57      	ldr	r3, [pc, #348]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000ee0:	ed93 7a00 	vldr	s14, [r3]
 8000ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eec:	4b53      	ldr	r3, [pc, #332]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000eee:	edc3 7a00 	vstr	s15, [r3]
 8000ef2:	4b52      	ldr	r3, [pc, #328]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000ef4:	ed93 7a00 	vldr	s14, [r3]
 8000ef8:	4b52      	ldr	r3, [pc, #328]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000efa:	edd3 7a00 	vldr	s15, [r3]
 8000efe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f06:	d503      	bpl.n	8000f10 <Motors_Speed_inPercent+0x1e0>
 8000f08:	4b4e      	ldr	r3, [pc, #312]	@ (8001044 <Motors_Speed_inPercent+0x314>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a4b      	ldr	r2, [pc, #300]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000f0e:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8000f10:	4b4b      	ldr	r3, [pc, #300]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f12:	ed93 7a00 	vldr	s14, [r3]
 8000f16:	4b4c      	ldr	r3, [pc, #304]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f18:	edd3 7a00 	vldr	s15, [r3]
 8000f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f24:	d519      	bpl.n	8000f5a <Motors_Speed_inPercent+0x22a>
 8000f26:	4b46      	ldr	r3, [pc, #280]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f28:	ed93 7a00 	vldr	s14, [r3]
 8000f2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f34:	4b42      	ldr	r3, [pc, #264]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f36:	edc3 7a00 	vstr	s15, [r3]
 8000f3a:	4b41      	ldr	r3, [pc, #260]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f3c:	ed93 7a00 	vldr	s14, [r3]
 8000f40:	4b41      	ldr	r3, [pc, #260]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f42:	edd3 7a00 	vldr	s15, [r3]
 8000f46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4e:	dd28      	ble.n	8000fa2 <Motors_Speed_inPercent+0x272>
 8000f50:	4b3d      	ldr	r3, [pc, #244]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a3a      	ldr	r2, [pc, #232]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	e023      	b.n	8000fa2 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8000f5a:	4b39      	ldr	r3, [pc, #228]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f5c:	ed93 7a00 	vldr	s14, [r3]
 8000f60:	4b39      	ldr	r3, [pc, #228]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f62:	edd3 7a00 	vldr	s15, [r3]
 8000f66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f6e:	dd18      	ble.n	8000fa2 <Motors_Speed_inPercent+0x272>
 8000f70:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f72:	ed93 7a00 	vldr	s14, [r3]
 8000f76:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7e:	4b30      	ldr	r3, [pc, #192]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f80:	edc3 7a00 	vstr	s15, [r3]
 8000f84:	4b2e      	ldr	r3, [pc, #184]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000f86:	ed93 7a00 	vldr	s14, [r3]
 8000f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f8c:	edd3 7a00 	vldr	s15, [r3]
 8000f90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f98:	d503      	bpl.n	8000fa2 <Motors_Speed_inPercent+0x272>
 8000f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001048 <Motors_Speed_inPercent+0x318>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a28      	ldr	r2, [pc, #160]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000fa0:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8000fa2:	7d7b      	ldrb	r3, [r7, #21]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00f      	beq.n	8000fc8 <Motors_Speed_inPercent+0x298>
 8000fa8:	4b24      	ldr	r3, [pc, #144]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000faa:	edd3 7a00 	vldr	s15, [r3]
 8000fae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb6:	d107      	bne.n	8000fc8 <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 8000fb8:	4a1e      	ldr	r2, [pc, #120]	@ (8001034 <Motors_Speed_inPercent+0x304>)
 8000fba:	7dfb      	ldrb	r3, [r7, #23]
 8000fbc:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <Motors_Speed_inPercent+0x304>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fe3c 	bl	8000c40 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 8000fc8:	7d3b      	ldrb	r3, [r7, #20]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d00f      	beq.n	8000fee <Motors_Speed_inPercent+0x2be>
 8000fce:	4b1c      	ldr	r3, [pc, #112]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 8000fd0:	edd3 7a00 	vldr	s15, [r3]
 8000fd4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	d107      	bne.n	8000fee <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8000fde:	4a16      	ldr	r2, [pc, #88]	@ (8001038 <Motors_Speed_inPercent+0x308>)
 8000fe0:	7dbb      	ldrb	r3, [r7, #22]
 8000fe2:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <Motors_Speed_inPercent+0x308>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fe3e 	bl	8000c6a <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <Motors_Speed_inPercent+0x30c>)
 8000ff0:	edd3 7a00 	vldr	s15, [r3]
 8000ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff8:	f7ff fd60 	bl	8000abc <pct_to_freq_hz>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a16      	ldr	r2, [pc, #88]	@ (8001058 <Motors_Speed_inPercent+0x328>)
 8001000:	2100      	movs	r1, #0
 8001002:	4816      	ldr	r0, [pc, #88]	@ (800105c <Motors_Speed_inPercent+0x32c>)
 8001004:	f7ff fda0 	bl	8000b48 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001008:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <Motors_Speed_inPercent+0x310>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	f7ff fd53 	bl	8000abc <pct_to_freq_hz>
 8001016:	4603      	mov	r3, r0
 8001018:	4a11      	ldr	r2, [pc, #68]	@ (8001060 <Motors_Speed_inPercent+0x330>)
 800101a:	2100      	movs	r1, #0
 800101c:	4811      	ldr	r0, [pc, #68]	@ (8001064 <Motors_Speed_inPercent+0x334>)
 800101e:	f7ff fd93 	bl	8000b48 <pwm_set_freq_50pct>
 8001022:	e000      	b.n	8001026 <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001024:	bf00      	nop
}
 8001026:	3720      	adds	r7, #32
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	42c80000 	.word	0x42c80000
 8001030:	42c80000 	.word	0x42c80000
 8001034:	20000172 	.word	0x20000172
 8001038:	20000173 	.word	0x20000173
 800103c:	2000015c 	.word	0x2000015c
 8001040:	20000160 	.word	0x20000160
 8001044:	20000164 	.word	0x20000164
 8001048:	20000168 	.word	0x20000168
 800104c:	2000016c 	.word	0x2000016c
 8001050:	20000004 	.word	0x20000004
 8001054:	20000008 	.word	0x20000008
 8001058:	20000170 	.word	0x20000170
 800105c:	2000003c 	.word	0x2000003c
 8001060:	20000171 	.word	0x20000171
 8001064:	20000088 	.word	0x20000088

08001068 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001068:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010a0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800106c:	f7ff fab8 	bl	80005e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001070:	480c      	ldr	r0, [pc, #48]	@ (80010a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001072:	490d      	ldr	r1, [pc, #52]	@ (80010a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <LoopForever+0xe>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001078:	e002      	b.n	8001080 <LoopCopyDataInit>

0800107a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800107c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107e:	3304      	adds	r3, #4

08001080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001084:	d3f9      	bcc.n	800107a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001088:	4c0a      	ldr	r4, [pc, #40]	@ (80010b4 <LoopForever+0x16>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800108c:	e001      	b.n	8001092 <LoopFillZerobss>

0800108e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001090:	3204      	adds	r2, #4

08001092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001094:	d3fb      	bcc.n	800108e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001096:	f004 f933 	bl	8005300 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109a:	f7ff f991 	bl	80003c0 <main>

0800109e <LoopForever>:

LoopForever:
    b LoopForever
 800109e:	e7fe      	b.n	800109e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010a0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80010a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80010ac:	080053a0 	.word	0x080053a0
  ldr r2, =_sbss
 80010b0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80010b4:	20000178 	.word	0x20000178

080010b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010b8:	e7fe      	b.n	80010b8 <ADC1_2_IRQHandler>
	...

080010bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <HAL_Init+0x28>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <HAL_Init+0x28>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010cc:	2003      	movs	r0, #3
 80010ce:	f000 f92b 	bl	8001328 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d2:	200f      	movs	r0, #15
 80010d4:	f000 f808 	bl	80010e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d8:	f7ff fa24 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40022000 	.word	0x40022000

080010e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f0:	4b12      	ldr	r3, [pc, #72]	@ (800113c <HAL_InitTick+0x54>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_InitTick+0x58>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001102:	fbb2 f3f3 	udiv	r3, r2, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f943 	bl	8001392 <HAL_SYSTICK_Config>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e00e      	b.n	8001134 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d80a      	bhi.n	8001132 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111c:	2200      	movs	r2, #0
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	f04f 30ff 	mov.w	r0, #4294967295
 8001124:	f000 f90b 	bl	800133e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001128:	4a06      	ldr	r2, [pc, #24]	@ (8001144 <HAL_InitTick+0x5c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e000      	b.n	8001134 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000000 	.word	0x20000000
 8001140:	20000010 	.word	0x20000010
 8001144:	2000000c 	.word	0x2000000c

08001148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800114c:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <HAL_IncTick+0x20>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	4b06      	ldr	r3, [pc, #24]	@ (800116c <HAL_IncTick+0x24>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4413      	add	r3, r2
 8001158:	4a04      	ldr	r2, [pc, #16]	@ (800116c <HAL_IncTick+0x24>)
 800115a:	6013      	str	r3, [r2, #0]
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000010 	.word	0x20000010
 800116c:	20000174 	.word	0x20000174

08001170 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return uwTick;  
 8001174:	4b03      	ldr	r3, [pc, #12]	@ (8001184 <HAL_GetTick+0x14>)
 8001176:	681b      	ldr	r3, [r3, #0]
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000174 	.word	0x20000174

08001188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001198:	4b0c      	ldr	r3, [pc, #48]	@ (80011cc <__NVIC_SetPriorityGrouping+0x44>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011a4:	4013      	ands	r3, r2
 80011a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ba:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <__NVIC_SetPriorityGrouping+0x44>)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	60d3      	str	r3, [r2, #12]
}
 80011c0:	bf00      	nop
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <__NVIC_GetPriorityGrouping+0x18>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	0a1b      	lsrs	r3, r3, #8
 80011da:	f003 0307 	and.w	r3, r3, #7
}
 80011de:	4618      	mov	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	db0b      	blt.n	8001216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	f003 021f 	and.w	r2, r3, #31
 8001204:	4907      	ldr	r1, [pc, #28]	@ (8001224 <__NVIC_EnableIRQ+0x38>)
 8001206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	2001      	movs	r0, #1
 800120e:	fa00 f202 	lsl.w	r2, r0, r2
 8001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e000e100 	.word	0xe000e100

08001228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	db0a      	blt.n	8001252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	490c      	ldr	r1, [pc, #48]	@ (8001274 <__NVIC_SetPriority+0x4c>)
 8001242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001246:	0112      	lsls	r2, r2, #4
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	440b      	add	r3, r1
 800124c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001250:	e00a      	b.n	8001268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4908      	ldr	r1, [pc, #32]	@ (8001278 <__NVIC_SetPriority+0x50>)
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	3b04      	subs	r3, #4
 8001260:	0112      	lsls	r2, r2, #4
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	440b      	add	r3, r1
 8001266:	761a      	strb	r2, [r3, #24]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000e100 	.word	0xe000e100
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800127c:	b480      	push	{r7}
 800127e:	b089      	sub	sp, #36	@ 0x24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	f1c3 0307 	rsb	r3, r3, #7
 8001296:	2b04      	cmp	r3, #4
 8001298:	bf28      	it	cs
 800129a:	2304      	movcs	r3, #4
 800129c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3304      	adds	r3, #4
 80012a2:	2b06      	cmp	r3, #6
 80012a4:	d902      	bls.n	80012ac <NVIC_EncodePriority+0x30>
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3b03      	subs	r3, #3
 80012aa:	e000      	b.n	80012ae <NVIC_EncodePriority+0x32>
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	f04f 32ff 	mov.w	r2, #4294967295
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43da      	mvns	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	401a      	ands	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c4:	f04f 31ff 	mov.w	r1, #4294967295
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	fa01 f303 	lsl.w	r3, r1, r3
 80012ce:	43d9      	mvns	r1, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	4313      	orrs	r3, r2
         );
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3724      	adds	r7, #36	@ 0x24
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f4:	d301      	bcc.n	80012fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00f      	b.n	800131a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <SysTick_Config+0x40>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3b01      	subs	r3, #1
 8001300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001302:	210f      	movs	r1, #15
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f7ff ff8e 	bl	8001228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <SysTick_Config+0x40>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001312:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <SysTick_Config+0x40>)
 8001314:	2207      	movs	r2, #7
 8001316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	e000e010 	.word	0xe000e010

08001328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7ff ff29 	bl	8001188 <__NVIC_SetPriorityGrouping>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b086      	sub	sp, #24
 8001342:	af00      	add	r7, sp, #0
 8001344:	4603      	mov	r3, r0
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]
 800134a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001350:	f7ff ff3e 	bl	80011d0 <__NVIC_GetPriorityGrouping>
 8001354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	6978      	ldr	r0, [r7, #20]
 800135c:	f7ff ff8e 	bl	800127c <NVIC_EncodePriority>
 8001360:	4602      	mov	r2, r0
 8001362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff5d 	bl	8001228 <__NVIC_SetPriority>
}
 800136e:	bf00      	nop
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff31 	bl	80011ec <__NVIC_EnableIRQ>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffa2 	bl	80012e4 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e02e      	b.n	800141a <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d008      	beq.n	80013d8 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2204      	movs	r2, #4
 80013ca:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e020      	b.n	800141a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 020e 	bic.w	r2, r2, #14
 80013e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 0201 	bic.w	r2, r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001400:	2101      	movs	r1, #1
 8001402:	fa01 f202 	lsl.w	r2, r1, r2
 8001406:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b084      	sub	sp, #16
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001438:	2b02      	cmp	r3, #2
 800143a:	d005      	beq.n	8001448 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2204      	movs	r2, #4
 8001440:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	73fb      	strb	r3, [r7, #15]
 8001446:	e027      	b.n	8001498 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f022 020e 	bic.w	r2, r2, #14
 8001456:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 0201 	bic.w	r2, r2, #1
 8001466:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001470:	2101      	movs	r1, #1
 8001472:	fa01 f202 	lsl.w	r2, r1, r2
 8001476:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	4798      	blx	r3
    }
  }
  return status;
 8001498:	7bfb      	ldrb	r3, [r7, #15]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b2:	e14e      	b.n	8001752 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2101      	movs	r1, #1
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa01 f303 	lsl.w	r3, r1, r3
 80014c0:	4013      	ands	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 8140 	beq.w	800174c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d005      	beq.n	80014e4 <HAL_GPIO_Init+0x40>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d130      	bne.n	8001546 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68da      	ldr	r2, [r3, #12]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800151a:	2201      	movs	r2, #1
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	4013      	ands	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	091b      	lsrs	r3, r3, #4
 8001530:	f003 0201 	and.w	r2, r3, #1
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4313      	orrs	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 0303 	and.w	r3, r3, #3
 800154e:	2b03      	cmp	r3, #3
 8001550:	d017      	beq.n	8001582 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	2203      	movs	r2, #3
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4013      	ands	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4313      	orrs	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 0303 	and.w	r3, r3, #3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d123      	bne.n	80015d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	08da      	lsrs	r2, r3, #3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3208      	adds	r2, #8
 8001596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800159a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	220f      	movs	r2, #15
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4013      	ands	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	691a      	ldr	r2, [r3, #16]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	08da      	lsrs	r2, r3, #3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3208      	adds	r2, #8
 80015d0:	6939      	ldr	r1, [r7, #16]
 80015d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	2203      	movs	r2, #3
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4013      	ands	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f003 0203 	and.w	r2, r3, #3
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	4313      	orrs	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 809a 	beq.w	800174c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001618:	4b55      	ldr	r3, [pc, #340]	@ (8001770 <HAL_GPIO_Init+0x2cc>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	4a54      	ldr	r2, [pc, #336]	@ (8001770 <HAL_GPIO_Init+0x2cc>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6193      	str	r3, [r2, #24]
 8001624:	4b52      	ldr	r3, [pc, #328]	@ (8001770 <HAL_GPIO_Init+0x2cc>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001630:	4a50      	ldr	r2, [pc, #320]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	3302      	adds	r3, #2
 8001638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	220f      	movs	r2, #15
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800165a:	d013      	beq.n	8001684 <HAL_GPIO_Init+0x1e0>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a46      	ldr	r2, [pc, #280]	@ (8001778 <HAL_GPIO_Init+0x2d4>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d00d      	beq.n	8001680 <HAL_GPIO_Init+0x1dc>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a45      	ldr	r2, [pc, #276]	@ (800177c <HAL_GPIO_Init+0x2d8>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d007      	beq.n	800167c <HAL_GPIO_Init+0x1d8>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a44      	ldr	r2, [pc, #272]	@ (8001780 <HAL_GPIO_Init+0x2dc>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d101      	bne.n	8001678 <HAL_GPIO_Init+0x1d4>
 8001674:	2303      	movs	r3, #3
 8001676:	e006      	b.n	8001686 <HAL_GPIO_Init+0x1e2>
 8001678:	2305      	movs	r3, #5
 800167a:	e004      	b.n	8001686 <HAL_GPIO_Init+0x1e2>
 800167c:	2302      	movs	r3, #2
 800167e:	e002      	b.n	8001686 <HAL_GPIO_Init+0x1e2>
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <HAL_GPIO_Init+0x1e2>
 8001684:	2300      	movs	r3, #0
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	f002 0203 	and.w	r2, r2, #3
 800168c:	0092      	lsls	r2, r2, #2
 800168e:	4093      	lsls	r3, r2
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001696:	4937      	ldr	r1, [pc, #220]	@ (8001774 <HAL_GPIO_Init+0x2d0>)
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	089b      	lsrs	r3, r3, #2
 800169c:	3302      	adds	r3, #2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016a4:	4b37      	ldr	r3, [pc, #220]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d003      	beq.n	80016c8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016c8:	4a2e      	ldr	r2, [pc, #184]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	43db      	mvns	r3, r3
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	4013      	ands	r3, r2
 80016dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80016f2:	4a24      	ldr	r2, [pc, #144]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016f8:	4b22      	ldr	r3, [pc, #136]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	43db      	mvns	r3, r3
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800171c:	4a19      	ldr	r2, [pc, #100]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001722:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	43db      	mvns	r3, r3
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001746:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <HAL_GPIO_Init+0x2e0>)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	3301      	adds	r3, #1
 8001750:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	fa22 f303 	lsr.w	r3, r2, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	f47f aea9 	bne.w	80014b4 <HAL_GPIO_Init+0x10>
  }
}
 8001762:	bf00      	nop
 8001764:	bf00      	nop
 8001766:	371c      	adds	r7, #28
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	40021000 	.word	0x40021000
 8001774:	40010000 	.word	0x40010000
 8001778:	48000400 	.word	0x48000400
 800177c:	48000800 	.word	0x48000800
 8001780:	48000c00 	.word	0x48000c00
 8001784:	40010400 	.word	0x40010400

08001788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	807b      	strh	r3, [r7, #2]
 8001794:	4613      	mov	r3, r2
 8001796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001798:	787b      	ldrb	r3, [r7, #1]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800179e:	887a      	ldrh	r2, [r7, #2]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017a4:	e002      	b.n	80017ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017a6:	887a      	ldrh	r2, [r7, #2]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80017be:	af00      	add	r7, sp, #0
 80017c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d102      	bne.n	80017de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	f000 bff4 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 816d 	beq.w	8001ace <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017f4:	4bb4      	ldr	r3, [pc, #720]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 030c 	and.w	r3, r3, #12
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d00c      	beq.n	800181a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001800:	4bb1      	ldr	r3, [pc, #708]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 030c 	and.w	r3, r3, #12
 8001808:	2b08      	cmp	r3, #8
 800180a:	d157      	bne.n	80018bc <HAL_RCC_OscConfig+0x104>
 800180c:	4bae      	ldr	r3, [pc, #696]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001818:	d150      	bne.n	80018bc <HAL_RCC_OscConfig+0x104>
 800181a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800181e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001822:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001826:	fa93 f3a3 	rbit	r3, r3
 800182a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800182e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001832:	fab3 f383 	clz	r3, r3
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b3f      	cmp	r3, #63	@ 0x3f
 800183a:	d802      	bhi.n	8001842 <HAL_RCC_OscConfig+0x8a>
 800183c:	4ba2      	ldr	r3, [pc, #648]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	e015      	b.n	800186e <HAL_RCC_OscConfig+0xb6>
 8001842:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001846:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800184e:	fa93 f3a3 	rbit	r3, r3
 8001852:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001856:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800185a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800185e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001862:	fa93 f3a3 	rbit	r3, r3
 8001866:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800186a:	4b97      	ldr	r3, [pc, #604]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800186c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001872:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001876:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800187a:	fa92 f2a2 	rbit	r2, r2
 800187e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001882:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001886:	fab2 f282 	clz	r2, r2
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	f042 0220 	orr.w	r2, r2, #32
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	f002 021f 	and.w	r2, r2, #31
 8001896:	2101      	movs	r1, #1
 8001898:	fa01 f202 	lsl.w	r2, r1, r2
 800189c:	4013      	ands	r3, r2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 8114 	beq.w	8001acc <HAL_RCC_OscConfig+0x314>
 80018a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	f040 810b 	bne.w	8001acc <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	f000 bf85 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018cc:	d106      	bne.n	80018dc <HAL_RCC_OscConfig+0x124>
 80018ce:	4b7e      	ldr	r3, [pc, #504]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	e036      	b.n	800194a <HAL_RCC_OscConfig+0x192>
 80018dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10c      	bne.n	8001906 <HAL_RCC_OscConfig+0x14e>
 80018ec:	4b76      	ldr	r3, [pc, #472]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a75      	ldr	r2, [pc, #468]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	4b73      	ldr	r3, [pc, #460]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a72      	ldr	r2, [pc, #456]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80018fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	e021      	b.n	800194a <HAL_RCC_OscConfig+0x192>
 8001906:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001916:	d10c      	bne.n	8001932 <HAL_RCC_OscConfig+0x17a>
 8001918:	4b6b      	ldr	r3, [pc, #428]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a6a      	ldr	r2, [pc, #424]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800191e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	4b68      	ldr	r3, [pc, #416]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a67      	ldr	r2, [pc, #412]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800192a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800192e:	6013      	str	r3, [r2, #0]
 8001930:	e00b      	b.n	800194a <HAL_RCC_OscConfig+0x192>
 8001932:	4b65      	ldr	r3, [pc, #404]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a64      	ldr	r2, [pc, #400]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	4b62      	ldr	r3, [pc, #392]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a61      	ldr	r2, [pc, #388]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001944:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001948:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800194a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 800194c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800194e:	f023 020f 	bic.w	r2, r3, #15
 8001952:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001956:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	495a      	ldr	r1, [pc, #360]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001960:	4313      	orrs	r3, r2
 8001962:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001968:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d054      	beq.n	8001a1e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7ff fbfc 	bl	8001170 <HAL_GetTick>
 8001978:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800197e:	f7ff fbf7 	bl	8001170 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b64      	cmp	r3, #100	@ 0x64
 800198c:	d902      	bls.n	8001994 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	f000 bf19 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001994:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001998:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80019a0:	fa93 f3a3 	rbit	r3, r3
 80019a4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80019a8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ac:	fab3 f383 	clz	r3, r3
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80019b4:	d802      	bhi.n	80019bc <HAL_RCC_OscConfig+0x204>
 80019b6:	4b44      	ldr	r3, [pc, #272]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	e015      	b.n	80019e8 <HAL_RCC_OscConfig+0x230>
 80019bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019c0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80019c8:	fa93 f3a3 	rbit	r3, r3
 80019cc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80019d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019d4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80019d8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80019dc:	fa93 f3a3 	rbit	r3, r3
 80019e0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80019e4:	4b38      	ldr	r3, [pc, #224]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019ec:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80019f0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80019f4:	fa92 f2a2 	rbit	r2, r2
 80019f8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80019fc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001a00:	fab2 f282 	clz	r2, r2
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	f042 0220 	orr.w	r2, r2, #32
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	f002 021f 	and.w	r2, r2, #31
 8001a10:	2101      	movs	r1, #1
 8001a12:	fa01 f202 	lsl.w	r2, r1, r2
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0b0      	beq.n	800197e <HAL_RCC_OscConfig+0x1c6>
 8001a1c:	e057      	b.n	8001ace <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fba7 	bl	8001170 <HAL_GetTick>
 8001a22:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a26:	e00a      	b.n	8001a3e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a28:	f7ff fba2 	bl	8001170 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b64      	cmp	r3, #100	@ 0x64
 8001a36:	d902      	bls.n	8001a3e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	f000 bec4 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001a3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a42:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001a4a:	fa93 f3a3 	rbit	r3, r3
 8001a4e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001a52:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a56:	fab3 f383 	clz	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a5e:	d802      	bhi.n	8001a66 <HAL_RCC_OscConfig+0x2ae>
 8001a60:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	e015      	b.n	8001a92 <HAL_RCC_OscConfig+0x2da>
 8001a66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a6a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001a72:	fa93 f3a3 	rbit	r3, r3
 8001a76:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001a7a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a7e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a82:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a86:	fa93 f3a3 	rbit	r3, r3
 8001a8a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <HAL_RCC_OscConfig+0x310>)
 8001a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a96:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001a9a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001a9e:	fa92 f2a2 	rbit	r2, r2
 8001aa2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001aa6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001aaa:	fab2 f282 	clz	r2, r2
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	f042 0220 	orr.w	r2, r2, #32
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	f002 021f 	and.w	r2, r2, #31
 8001aba:	2101      	movs	r1, #1
 8001abc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1b0      	bne.n	8001a28 <HAL_RCC_OscConfig+0x270>
 8001ac6:	e002      	b.n	8001ace <HAL_RCC_OscConfig+0x316>
 8001ac8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ace:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 816c 	beq.w	8001dbc <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ae4:	4bcc      	ldr	r3, [pc, #816]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f003 030c 	and.w	r3, r3, #12
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d00b      	beq.n	8001b08 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001af0:	4bc9      	ldr	r3, [pc, #804]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f003 030c 	and.w	r3, r3, #12
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d16d      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x420>
 8001afc:	4bc6      	ldr	r3, [pc, #792]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d167      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x420>
 8001b08:	2302      	movs	r3, #2
 8001b0a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001b1a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b1e:	fab3 f383 	clz	r3, r3
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b26:	d802      	bhi.n	8001b2e <HAL_RCC_OscConfig+0x376>
 8001b28:	4bbb      	ldr	r3, [pc, #748]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	e013      	b.n	8001b56 <HAL_RCC_OscConfig+0x39e>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b34:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001b40:	2302      	movs	r3, #2
 8001b42:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001b46:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001b4a:	fa93 f3a3 	rbit	r3, r3
 8001b4e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001b52:	4bb1      	ldr	r3, [pc, #708]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	2202      	movs	r2, #2
 8001b58:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001b5c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001b60:	fa92 f2a2 	rbit	r2, r2
 8001b64:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001b68:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001b6c:	fab2 f282 	clz	r2, r2
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	f042 0220 	orr.w	r2, r2, #32
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	f002 021f 	and.w	r2, r2, #31
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00a      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3e6>
 8001b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d002      	beq.n	8001b9e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	f000 be14 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001baa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	21f8      	movs	r1, #248	@ 0xf8
 8001bb4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001bbc:	fa91 f1a1 	rbit	r1, r1
 8001bc0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001bc4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001bc8:	fab1 f181 	clz	r1, r1
 8001bcc:	b2c9      	uxtb	r1, r1
 8001bce:	408b      	lsls	r3, r1
 8001bd0:	4991      	ldr	r1, [pc, #580]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd6:	e0f1      	b.n	8001dbc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 8083 	beq.w	8001cf0 <HAL_RCC_OscConfig+0x538>
 8001bea:	2301      	movs	r3, #1
 8001bec:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001bf4:	fa93 f3a3 	rbit	r3, r3
 8001bf8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001bfc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c00:	fab3 f383 	clz	r3, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c0a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	461a      	mov	r2, r3
 8001c12:	2301      	movs	r3, #1
 8001c14:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c16:	f7ff faab 	bl	8001170 <HAL_GetTick>
 8001c1a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1e:	e00a      	b.n	8001c36 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c20:	f7ff faa6 	bl	8001170 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d902      	bls.n	8001c36 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	f000 bdc8 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001c36:	2302      	movs	r3, #2
 8001c38:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001c40:	fa93 f3a3 	rbit	r3, r3
 8001c44:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001c48:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c4c:	fab3 f383 	clz	r3, r3
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c54:	d802      	bhi.n	8001c5c <HAL_RCC_OscConfig+0x4a4>
 8001c56:	4b70      	ldr	r3, [pc, #448]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	e013      	b.n	8001c84 <HAL_RCC_OscConfig+0x4cc>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c62:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001c66:	fa93 f3a3 	rbit	r3, r3
 8001c6a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c6e:	2302      	movs	r3, #2
 8001c70:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c74:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001c78:	fa93 f3a3 	rbit	r3, r3
 8001c7c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001c80:	4b65      	ldr	r3, [pc, #404]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c84:	2202      	movs	r2, #2
 8001c86:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001c8a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001c8e:	fa92 f2a2 	rbit	r2, r2
 8001c92:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001c96:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c9a:	fab2 f282 	clz	r2, r2
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	f042 0220 	orr.w	r2, r2, #32
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	f002 021f 	and.w	r2, r2, #31
 8001caa:	2101      	movs	r1, #1
 8001cac:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0b4      	beq.n	8001c20 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb6:	4b58      	ldr	r3, [pc, #352]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	21f8      	movs	r1, #248	@ 0xf8
 8001ccc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001cd4:	fa91 f1a1 	rbit	r1, r1
 8001cd8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001cdc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001ce0:	fab1 f181 	clz	r1, r1
 8001ce4:	b2c9      	uxtb	r1, r1
 8001ce6:	408b      	lsls	r3, r1
 8001ce8:	494b      	ldr	r1, [pc, #300]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]
 8001cee:	e065      	b.n	8001dbc <HAL_RCC_OscConfig+0x604>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001cfa:	fa93 f3a3 	rbit	r3, r3
 8001cfe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001d02:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d10:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	461a      	mov	r2, r3
 8001d18:	2300      	movs	r3, #0
 8001d1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fa28 	bl	8001170 <HAL_GetTick>
 8001d20:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d24:	e00a      	b.n	8001d3c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d26:	f7ff fa23 	bl	8001170 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d902      	bls.n	8001d3c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	f000 bd45 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d42:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001d46:	fa93 f3a3 	rbit	r3, r3
 8001d4a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001d4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d5a:	d802      	bhi.n	8001d62 <HAL_RCC_OscConfig+0x5aa>
 8001d5c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	e013      	b.n	8001d8a <HAL_RCC_OscConfig+0x5d2>
 8001d62:	2302      	movs	r3, #2
 8001d64:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001d6c:	fa93 f3a3 	rbit	r3, r3
 8001d70:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001d74:	2302      	movs	r3, #2
 8001d76:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001d7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d7e:	fa93 f3a3 	rbit	r3, r3
 8001d82:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d86:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <HAL_RCC_OscConfig+0x660>)
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001d90:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001d94:	fa92 f2a2 	rbit	r2, r2
 8001d98:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001d9c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001da0:	fab2 f282 	clz	r2, r2
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f042 0220 	orr.w	r2, r2, #32
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	f002 021f 	and.w	r2, r2, #31
 8001db0:	2101      	movs	r1, #1
 8001db2:	fa01 f202 	lsl.w	r2, r1, r2
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1b4      	bne.n	8001d26 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 8115 	beq.w	8001ffc <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dd6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d07e      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x728>
 8001de2:	2301      	movs	r3, #1
 8001de4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001df4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001df8:	fab3 f383 	clz	r3, r3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_RCC_OscConfig+0x664>)
 8001e02:	4413      	add	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	461a      	mov	r2, r3
 8001e08:	2301      	movs	r3, #1
 8001e0a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0c:	f7ff f9b0 	bl	8001170 <HAL_GetTick>
 8001e10:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e14:	e00f      	b.n	8001e36 <HAL_RCC_OscConfig+0x67e>
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e20:	f7ff f9a6 	bl	8001170 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d902      	bls.n	8001e36 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	f000 bcc8 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001e36:	2302      	movs	r3, #2
 8001e38:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001e48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e4c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001e50:	2202      	movs	r2, #2
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e58:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	fa93 f2a3 	rbit	r2, r3
 8001e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e74:	2202      	movs	r2, #2
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	fa93 f2a3 	rbit	r2, r3
 8001e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e8a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e8e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e90:	4bb0      	ldr	r3, [pc, #704]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8001e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e98:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001e9c:	2102      	movs	r1, #2
 8001e9e:	6019      	str	r1, [r3, #0]
 8001ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	fa93 f1a3 	rbit	r1, r3
 8001eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001eb6:	6019      	str	r1, [r3, #0]
  return result;
 8001eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ebc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f003 031f 	and.w	r3, r3, #31
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0a0      	beq.n	8001e20 <HAL_RCC_OscConfig+0x668>
 8001ede:	e08d      	b.n	8001ffc <HAL_RCC_OscConfig+0x844>
 8001ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ee8:	2201      	movs	r2, #1
 8001eea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	fa93 f2a3 	rbit	r2, r3
 8001efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f02:	601a      	str	r2, [r3, #0]
  return result;
 8001f04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f08:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f0c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f0e:	fab3 f383 	clz	r3, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b90      	ldr	r3, [pc, #576]	@ (8002158 <HAL_RCC_OscConfig+0x9a0>)
 8001f18:	4413      	add	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	2300      	movs	r3, #0
 8001f20:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f22:	f7ff f925 	bl	8001170 <HAL_GetTick>
 8001f26:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2a:	e00a      	b.n	8001f42 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f2c:	f7ff f920 	bl	8001170 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d902      	bls.n	8001f42 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	f000 bc42 	b.w	80027c6 <HAL_RCC_OscConfig+0x100e>
 8001f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f46:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f52:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	fa93 f2a3 	rbit	r2, r3
 8001f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f60:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f6a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001f6e:	2202      	movs	r2, #2
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f76:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	fa93 f2a3 	rbit	r2, r3
 8001f80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001f92:	2202      	movs	r2, #2
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f9a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	fa93 f2a3 	rbit	r2, r3
 8001fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001fac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fae:	4b69      	ldr	r3, [pc, #420]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8001fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001fba:	2102      	movs	r1, #2
 8001fbc:	6019      	str	r1, [r3, #0]
 8001fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	fa93 f1a3 	rbit	r1, r3
 8001fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fd4:	6019      	str	r1, [r3, #0]
  return result;
 8001fd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fda:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	fab3 f383 	clz	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d197      	bne.n	8001f2c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002000:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 819e 	beq.w	800234e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002012:	2300      	movs	r3, #0
 8002014:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002018:	4b4e      	ldr	r3, [pc, #312]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 800201a:	69db      	ldr	r3, [r3, #28]
 800201c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d116      	bne.n	8002052 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002024:	4b4b      	ldr	r3, [pc, #300]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	4a4a      	ldr	r2, [pc, #296]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 800202a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202e:	61d3      	str	r3, [r2, #28]
 8002030:	4b48      	ldr	r3, [pc, #288]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002038:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002046:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800204a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800204c:	2301      	movs	r3, #1
 800204e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002052:	4b42      	ldr	r3, [pc, #264]	@ (800215c <HAL_RCC_OscConfig+0x9a4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205a:	2b00      	cmp	r3, #0
 800205c:	d11a      	bne.n	8002094 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205e:	4b3f      	ldr	r3, [pc, #252]	@ (800215c <HAL_RCC_OscConfig+0x9a4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a3e      	ldr	r2, [pc, #248]	@ (800215c <HAL_RCC_OscConfig+0x9a4>)
 8002064:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002068:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206a:	f7ff f881 	bl	8001170 <HAL_GetTick>
 800206e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	e009      	b.n	8002088 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002074:	f7ff f87c 	bl	8001170 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b64      	cmp	r3, #100	@ 0x64
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e39e      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002088:	4b34      	ldr	r3, [pc, #208]	@ (800215c <HAL_RCC_OscConfig+0x9a4>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002090:	2b00      	cmp	r3, #0
 8002092:	d0ef      	beq.n	8002074 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002094:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002098:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x8fa>
 80020a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6213      	str	r3, [r2, #32]
 80020b0:	e035      	b.n	800211e <HAL_RCC_OscConfig+0x966>
 80020b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10c      	bne.n	80020dc <HAL_RCC_OscConfig+0x924>
 80020c2:	4b24      	ldr	r3, [pc, #144]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	4a23      	ldr	r2, [pc, #140]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020c8:	f023 0301 	bic.w	r3, r3, #1
 80020cc:	6213      	str	r3, [r2, #32]
 80020ce:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	4a20      	ldr	r2, [pc, #128]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020d4:	f023 0304 	bic.w	r3, r3, #4
 80020d8:	6213      	str	r3, [r2, #32]
 80020da:	e020      	b.n	800211e <HAL_RCC_OscConfig+0x966>
 80020dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	2b05      	cmp	r3, #5
 80020ea:	d10c      	bne.n	8002106 <HAL_RCC_OscConfig+0x94e>
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4a18      	ldr	r2, [pc, #96]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020f2:	f043 0304 	orr.w	r3, r3, #4
 80020f6:	6213      	str	r3, [r2, #32]
 80020f8:	4b16      	ldr	r3, [pc, #88]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	4a15      	ldr	r2, [pc, #84]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6213      	str	r3, [r2, #32]
 8002104:	e00b      	b.n	800211e <HAL_RCC_OscConfig+0x966>
 8002106:	4b13      	ldr	r3, [pc, #76]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a12      	ldr	r2, [pc, #72]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	6213      	str	r3, [r2, #32]
 8002112:	4b10      	ldr	r3, [pc, #64]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a0f      	ldr	r2, [pc, #60]	@ (8002154 <HAL_RCC_OscConfig+0x99c>)
 8002118:	f023 0304 	bic.w	r3, r3, #4
 800211c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800211e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002122:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	f000 8087 	beq.w	800223e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002130:	f7ff f81e 	bl	8001170 <HAL_GetTick>
 8002134:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002138:	e012      	b.n	8002160 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7ff f819 	bl	8001170 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d908      	bls.n	8002160 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e339      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 8002152:	bf00      	nop
 8002154:	40021000 	.word	0x40021000
 8002158:	10908120 	.word	0x10908120
 800215c:	40007000 	.word	0x40007000
 8002160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002164:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002168:	2202      	movs	r2, #2
 800216a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002170:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	fa93 f2a3 	rbit	r2, r3
 800217a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800217e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002188:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800218c:	2202      	movs	r2, #2
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002194:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	fa93 f2a3 	rbit	r2, r3
 800219e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80021a6:	601a      	str	r2, [r3, #0]
  return result;
 80021a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ac:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80021b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b2:	fab3 f383 	clz	r3, r3
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <HAL_RCC_OscConfig+0xa10>
 80021c2:	4b98      	ldr	r3, [pc, #608]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	e013      	b.n	80021f0 <HAL_RCC_OscConfig+0xa38>
 80021c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021cc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80021d0:	2202      	movs	r2, #2
 80021d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	fa93 f2a3 	rbit	r2, r3
 80021e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	4b8d      	ldr	r3, [pc, #564]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 80021ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021f4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80021f8:	2102      	movs	r1, #2
 80021fa:	6011      	str	r1, [r2, #0]
 80021fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002200:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	fa92 f1a2 	rbit	r1, r2
 800220a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800220e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002212:	6011      	str	r1, [r2, #0]
  return result;
 8002214:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002218:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	fab2 f282 	clz	r2, r2
 8002222:	b2d2      	uxtb	r2, r2
 8002224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002228:	b2d2      	uxtb	r2, r2
 800222a:	f002 021f 	and.w	r2, r2, #31
 800222e:	2101      	movs	r1, #1
 8002230:	fa01 f202 	lsl.w	r2, r1, r2
 8002234:	4013      	ands	r3, r2
 8002236:	2b00      	cmp	r3, #0
 8002238:	f43f af7f 	beq.w	800213a <HAL_RCC_OscConfig+0x982>
 800223c:	e07d      	b.n	800233a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7fe ff97 	bl	8001170 <HAL_GetTick>
 8002242:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002246:	e00b      	b.n	8002260 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002248:	f7fe ff92 	bl	8001170 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002258:	4293      	cmp	r3, r2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e2b2      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 8002260:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002264:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002268:	2202      	movs	r2, #2
 800226a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002270:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	fa93 f2a3 	rbit	r2, r3
 800227a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002288:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800228c:	2202      	movs	r2, #2
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002294:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	fa93 f2a3 	rbit	r2, r3
 800229e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80022a6:	601a      	str	r2, [r3, #0]
  return result;
 80022a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80022b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b2:	fab3 f383 	clz	r3, r3
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d102      	bne.n	80022c8 <HAL_RCC_OscConfig+0xb10>
 80022c2:	4b58      	ldr	r3, [pc, #352]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	e013      	b.n	80022f0 <HAL_RCC_OscConfig+0xb38>
 80022c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022cc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80022d0:	2202      	movs	r2, #2
 80022d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	fa93 f2a3 	rbit	r2, r3
 80022e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 80022ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022f4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80022f8:	2102      	movs	r1, #2
 80022fa:	6011      	str	r1, [r2, #0]
 80022fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002300:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	fa92 f1a2 	rbit	r1, r2
 800230a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800230e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002312:	6011      	str	r1, [r2, #0]
  return result;
 8002314:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002318:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	fab2 f282 	clz	r2, r2
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	f002 021f 	and.w	r2, r2, #31
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f202 	lsl.w	r2, r1, r2
 8002334:	4013      	ands	r3, r2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d186      	bne.n	8002248 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800233a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800233e:	2b01      	cmp	r3, #1
 8002340:	d105      	bne.n	800234e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002342:	4b38      	ldr	r3, [pc, #224]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	4a37      	ldr	r2, [pc, #220]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 8002348:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800234c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800234e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002352:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 8232 	beq.w	80027c4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002360:	4b30      	ldr	r3, [pc, #192]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 030c 	and.w	r3, r3, #12
 8002368:	2b08      	cmp	r3, #8
 800236a:	f000 8201 	beq.w	8002770 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800236e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002372:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	2b02      	cmp	r3, #2
 800237c:	f040 8157 	bne.w	800262e <HAL_RCC_OscConfig+0xe76>
 8002380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002384:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002388:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800238c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002392:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	fa93 f2a3 	rbit	r2, r3
 800239c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80023a4:	601a      	str	r2, [r3, #0]
  return result;
 80023a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023aa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80023ae:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023ba:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	461a      	mov	r2, r3
 80023c2:	2300      	movs	r3, #0
 80023c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c6:	f7fe fed3 	bl	8001170 <HAL_GetTick>
 80023ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ce:	e009      	b.n	80023e4 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d0:	f7fe fece 	bl	8001170 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e1f0      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 80023e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80023ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80023f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	fa93 f2a3 	rbit	r2, r3
 8002400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002404:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002408:	601a      	str	r2, [r3, #0]
  return result;
 800240a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002412:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002414:	fab3 f383 	clz	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b3f      	cmp	r3, #63	@ 0x3f
 800241c:	d804      	bhi.n	8002428 <HAL_RCC_OscConfig+0xc70>
 800241e:	4b01      	ldr	r3, [pc, #4]	@ (8002424 <HAL_RCC_OscConfig+0xc6c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	e029      	b.n	8002478 <HAL_RCC_OscConfig+0xcc0>
 8002424:	40021000 	.word	0x40021000
 8002428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800242c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002430:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002434:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800243a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	fa93 f2a3 	rbit	r2, r3
 8002444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002448:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002452:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002456:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002460:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	fa93 f2a3 	rbit	r2, r3
 800246a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	4bc3      	ldr	r3, [pc, #780]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800247c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002480:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002484:	6011      	str	r1, [r2, #0]
 8002486:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800248a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	fa92 f1a2 	rbit	r1, r2
 8002494:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002498:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800249c:	6011      	str	r1, [r2, #0]
  return result;
 800249e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024a2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	fab2 f282 	clz	r2, r2
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	f042 0220 	orr.w	r2, r2, #32
 80024b2:	b2d2      	uxtb	r2, r2
 80024b4:	f002 021f 	and.w	r2, r2, #31
 80024b8:	2101      	movs	r1, #1
 80024ba:	fa01 f202 	lsl.w	r2, r1, r2
 80024be:	4013      	ands	r3, r2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d185      	bne.n	80023d0 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024c4:	4baf      	ldr	r3, [pc, #700]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80024cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80024d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	49a7      	ldr	r1, [pc, #668]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	604b      	str	r3, [r1, #4]
 80024ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80024f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fe:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	fa93 f2a3 	rbit	r2, r3
 8002508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800250c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002510:	601a      	str	r2, [r3, #0]
  return result;
 8002512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002516:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800251a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251c:	fab3 f383 	clz	r3, r3
 8002520:	b2db      	uxtb	r3, r3
 8002522:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002526:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	461a      	mov	r2, r3
 800252e:	2301      	movs	r3, #1
 8002530:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002532:	f7fe fe1d 	bl	8001170 <HAL_GetTick>
 8002536:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800253a:	e009      	b.n	8002550 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800253c:	f7fe fe18 	bl	8001170 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e13a      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 8002550:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002554:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002558:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800255c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002562:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	fa93 f2a3 	rbit	r2, r3
 800256c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002570:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002574:	601a      	str	r2, [r3, #0]
  return result;
 8002576:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800257a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800257e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002580:	fab3 f383 	clz	r3, r3
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b3f      	cmp	r3, #63	@ 0x3f
 8002588:	d802      	bhi.n	8002590 <HAL_RCC_OscConfig+0xdd8>
 800258a:	4b7e      	ldr	r3, [pc, #504]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	e027      	b.n	80025e0 <HAL_RCC_OscConfig+0xe28>
 8002590:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002594:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002598:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800259c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	fa93 f2a3 	rbit	r2, r3
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80025be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	fa93 f2a3 	rbit	r2, r3
 80025d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	4b69      	ldr	r3, [pc, #420]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025e4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80025e8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80025ec:	6011      	str	r1, [r2, #0]
 80025ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025f2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80025f6:	6812      	ldr	r2, [r2, #0]
 80025f8:	fa92 f1a2 	rbit	r1, r2
 80025fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002600:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002604:	6011      	str	r1, [r2, #0]
  return result;
 8002606:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800260a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	fab2 f282 	clz	r2, r2
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	f042 0220 	orr.w	r2, r2, #32
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	f002 021f 	and.w	r2, r2, #31
 8002620:	2101      	movs	r1, #1
 8002622:	fa01 f202 	lsl.w	r2, r1, r2
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d087      	beq.n	800253c <HAL_RCC_OscConfig+0xd84>
 800262c:	e0ca      	b.n	80027c4 <HAL_RCC_OscConfig+0x100c>
 800262e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002632:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002636:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800263a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800263c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002640:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	fa93 f2a3 	rbit	r2, r3
 800264a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800264e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002652:	601a      	str	r2, [r3, #0]
  return result;
 8002654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002658:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800265c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800265e:	fab3 f383 	clz	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002668:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	461a      	mov	r2, r3
 8002670:	2300      	movs	r3, #0
 8002672:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002674:	f7fe fd7c 	bl	8001170 <HAL_GetTick>
 8002678:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267c:	e009      	b.n	8002692 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800267e:	f7fe fd77 	bl	8001170 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e099      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 8002692:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002696:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800269a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800269e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	fa93 f2a3 	rbit	r2, r3
 80026ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80026b6:	601a      	str	r2, [r3, #0]
  return result;
 80026b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026bc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80026c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80026ca:	d802      	bhi.n	80026d2 <HAL_RCC_OscConfig+0xf1a>
 80026cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	e027      	b.n	8002722 <HAL_RCC_OscConfig+0xf6a>
 80026d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80026da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	fa93 f2a3 	rbit	r2, r3
 80026ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002700:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	fa93 f2a3 	rbit	r2, r3
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_RCC_OscConfig+0xfcc>)
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002726:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800272a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800272e:	6011      	str	r1, [r2, #0]
 8002730:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002734:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002738:	6812      	ldr	r2, [r2, #0]
 800273a:	fa92 f1a2 	rbit	r1, r2
 800273e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002742:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002746:	6011      	str	r1, [r2, #0]
  return result;
 8002748:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800274c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	fab2 f282 	clz	r2, r2
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f042 0220 	orr.w	r2, r2, #32
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	f002 021f 	and.w	r2, r2, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f202 	lsl.w	r2, r1, r2
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d187      	bne.n	800267e <HAL_RCC_OscConfig+0xec6>
 800276e:	e029      	b.n	80027c4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002770:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002774:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d103      	bne.n	8002788 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e020      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
 8002784:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002788:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <HAL_RCC_OscConfig+0x1018>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002790:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002794:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d10b      	bne.n	80027c0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80027a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80027ac:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80027b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40021000 	.word	0x40021000

080027d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b09e      	sub	sp, #120	@ 0x78
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e154      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027ec:	4b89      	ldr	r3, [pc, #548]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d910      	bls.n	800281c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fa:	4b86      	ldr	r3, [pc, #536]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 0207 	bic.w	r2, r3, #7
 8002802:	4984      	ldr	r1, [pc, #528]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800280a:	4b82      	ldr	r3, [pc, #520]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	429a      	cmp	r2, r3
 8002816:	d001      	beq.n	800281c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e13c      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d008      	beq.n	800283a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002828:	4b7b      	ldr	r3, [pc, #492]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4978      	ldr	r1, [pc, #480]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 8002836:	4313      	orrs	r3, r2
 8002838:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80cd 	beq.w	80029e2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d137      	bne.n	80028c0 <HAL_RCC_ClockConfig+0xec>
 8002850:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002854:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002858:	fa93 f3a3 	rbit	r3, r3
 800285c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800285e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b3f      	cmp	r3, #63	@ 0x3f
 8002868:	d802      	bhi.n	8002870 <HAL_RCC_ClockConfig+0x9c>
 800286a:	4b6b      	ldr	r3, [pc, #428]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	e00f      	b.n	8002890 <HAL_RCC_ClockConfig+0xbc>
 8002870:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002874:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	667b      	str	r3, [r7, #100]	@ 0x64
 800287e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002882:	663b      	str	r3, [r7, #96]	@ 0x60
 8002884:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002886:	fa93 f3a3 	rbit	r3, r3
 800288a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800288c:	4b62      	ldr	r3, [pc, #392]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002894:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002896:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002898:	fa92 f2a2 	rbit	r2, r2
 800289c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800289e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80028a0:	fab2 f282 	clz	r2, r2
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	f042 0220 	orr.w	r2, r2, #32
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	f002 021f 	and.w	r2, r2, #31
 80028b0:	2101      	movs	r1, #1
 80028b2:	fa01 f202 	lsl.w	r2, r1, r2
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d171      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e0ea      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d137      	bne.n	8002938 <HAL_RCC_ClockConfig+0x164>
 80028c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028cc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80028d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d8:	fab3 f383 	clz	r3, r3
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b3f      	cmp	r3, #63	@ 0x3f
 80028e0:	d802      	bhi.n	80028e8 <HAL_RCC_ClockConfig+0x114>
 80028e2:	4b4d      	ldr	r3, [pc, #308]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	e00f      	b.n	8002908 <HAL_RCC_ClockConfig+0x134>
 80028e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028f0:	fa93 f3a3 	rbit	r3, r3
 80028f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80028f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80028fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002904:	4b44      	ldr	r3, [pc, #272]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800290c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800290e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002910:	fa92 f2a2 	rbit	r2, r2
 8002914:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002916:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002918:	fab2 f282 	clz	r2, r2
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	f042 0220 	orr.w	r2, r2, #32
 8002922:	b2d2      	uxtb	r2, r2
 8002924:	f002 021f 	and.w	r2, r2, #31
 8002928:	2101      	movs	r1, #1
 800292a:	fa01 f202 	lsl.w	r2, r1, r2
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d135      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e0ae      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
 8002938:	2302      	movs	r3, #2
 800293a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800293e:	fa93 f3a3 	rbit	r3, r3
 8002942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002946:	fab3 f383 	clz	r3, r3
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2b3f      	cmp	r3, #63	@ 0x3f
 800294e:	d802      	bhi.n	8002956 <HAL_RCC_ClockConfig+0x182>
 8002950:	4b31      	ldr	r3, [pc, #196]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	e00d      	b.n	8002972 <HAL_RCC_ClockConfig+0x19e>
 8002956:	2302      	movs	r3, #2
 8002958:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800295c:	fa93 f3a3 	rbit	r3, r3
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
 8002962:	2302      	movs	r3, #2
 8002964:	623b      	str	r3, [r7, #32]
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	fa93 f3a3 	rbit	r3, r3
 800296c:	61fb      	str	r3, [r7, #28]
 800296e:	4b2a      	ldr	r3, [pc, #168]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	2202      	movs	r2, #2
 8002974:	61ba      	str	r2, [r7, #24]
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	fa92 f2a2 	rbit	r2, r2
 800297c:	617a      	str	r2, [r7, #20]
  return result;
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	fab2 f282 	clz	r2, r2
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	f042 0220 	orr.w	r2, r2, #32
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	f002 021f 	and.w	r2, r2, #31
 8002990:	2101      	movs	r1, #1
 8002992:	fa01 f202 	lsl.w	r2, r1, r2
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e07a      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f023 0203 	bic.w	r2, r3, #3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	491a      	ldr	r1, [pc, #104]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029b2:	f7fe fbdd 	bl	8001170 <HAL_GetTick>
 80029b6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b8:	e00a      	b.n	80029d0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ba:	f7fe fbd9 	bl	8001170 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e062      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d0:	4b11      	ldr	r3, [pc, #68]	@ (8002a18 <HAL_RCC_ClockConfig+0x244>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 020c 	and.w	r2, r3, #12
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	429a      	cmp	r2, r3
 80029e0:	d1eb      	bne.n	80029ba <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d215      	bcs.n	8002a1c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029f0:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 0207 	bic.w	r2, r3, #7
 80029f8:	4906      	ldr	r1, [pc, #24]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a00:	4b04      	ldr	r3, [pc, #16]	@ (8002a14 <HAL_RCC_ClockConfig+0x240>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d006      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e041      	b.n	8002a96 <HAL_RCC_ClockConfig+0x2c2>
 8002a12:	bf00      	nop
 8002a14:	40022000 	.word	0x40022000
 8002a18:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2cc>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	491a      	ldr	r1, [pc, #104]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2cc>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d009      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a46:	4b16      	ldr	r3, [pc, #88]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2cc>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	4912      	ldr	r1, [pc, #72]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2cc>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a5a:	f000 f829 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8002a5e:	4601      	mov	r1, r0
 8002a60:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa0 <HAL_RCC_ClockConfig+0x2cc>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a68:	22f0      	movs	r2, #240	@ 0xf0
 8002a6a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	fa92 f2a2 	rbit	r2, r2
 8002a72:	60fa      	str	r2, [r7, #12]
  return result;
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	fab2 f282 	clz	r2, r2
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	40d3      	lsrs	r3, r2
 8002a7e:	4a09      	ldr	r2, [pc, #36]	@ (8002aa4 <HAL_RCC_ClockConfig+0x2d0>)
 8002a80:	5cd3      	ldrb	r3, [r2, r3]
 8002a82:	fa21 f303 	lsr.w	r3, r1, r3
 8002a86:	4a08      	ldr	r2, [pc, #32]	@ (8002aa8 <HAL_RCC_ClockConfig+0x2d4>)
 8002a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002a8a:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <HAL_RCC_ClockConfig+0x2d8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe fb2a 	bl	80010e8 <HAL_InitTick>
  
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3778      	adds	r7, #120	@ 0x78
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	08005360 	.word	0x08005360
 8002aa8:	20000000 	.word	0x20000000
 8002aac:	2000000c 	.word	0x2000000c

08002ab0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	2300      	movs	r3, #0
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002aca:	4b1e      	ldr	r3, [pc, #120]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 030c 	and.w	r3, r3, #12
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d002      	beq.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x30>
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d003      	beq.n	8002ae6 <HAL_RCC_GetSysClockFreq+0x36>
 8002ade:	e026      	b.n	8002b2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ae0:	4b19      	ldr	r3, [pc, #100]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ae2:	613b      	str	r3, [r7, #16]
      break;
 8002ae4:	e026      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	0c9b      	lsrs	r3, r3, #18
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	4a17      	ldr	r2, [pc, #92]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002af0:	5cd3      	ldrb	r3, [r2, r3]
 8002af2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002af4:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	f003 030f 	and.w	r3, r3, #15
 8002afc:	4a14      	ldr	r2, [pc, #80]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d008      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	e004      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a0c      	ldr	r2, [pc, #48]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	613b      	str	r3, [r7, #16]
      break;
 8002b2c:	e002      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b2e:	4b06      	ldr	r3, [pc, #24]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b30:	613b      	str	r3, [r7, #16]
      break;
 8002b32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b34:	693b      	ldr	r3, [r7, #16]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40021000 	.word	0x40021000
 8002b48:	007a1200 	.word	0x007a1200
 8002b4c:	08005378 	.word	0x08005378
 8002b50:	08005388 	.word	0x08005388
 8002b54:	003d0900 	.word	0x003d0900

08002b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000000 	.word	0x20000000

08002b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002b76:	f7ff ffef 	bl	8002b58 <HAL_RCC_GetHCLKFreq>
 8002b7a:	4601      	mov	r1, r0
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b84:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002b88:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	fa92 f2a2 	rbit	r2, r2
 8002b90:	603a      	str	r2, [r7, #0]
  return result;
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	fab2 f282 	clz	r2, r2
 8002b98:	b2d2      	uxtb	r2, r2
 8002b9a:	40d3      	lsrs	r3, r2
 8002b9c:	4a04      	ldr	r2, [pc, #16]	@ (8002bb0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002b9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ba0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	08005370 	.word	0x08005370

08002bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002bba:	f7ff ffcd 	bl	8002b58 <HAL_RCC_GetHCLKFreq>
 8002bbe:	4601      	mov	r1, r0
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002bc8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002bcc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	fa92 f2a2 	rbit	r2, r2
 8002bd4:	603a      	str	r2, [r7, #0]
  return result;
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	fab2 f282 	clz	r2, r2
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	40d3      	lsrs	r3, r2
 8002be0:	4a04      	ldr	r2, [pc, #16]	@ (8002bf4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	08005370 	.word	0x08005370

08002bf8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	220f      	movs	r2, #15
 8002c06:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c08:	4b12      	ldr	r3, [pc, #72]	@ (8002c54 <HAL_RCC_GetClockConfig+0x5c>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f003 0203 	and.w	r2, r3, #3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002c14:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <HAL_RCC_GetClockConfig+0x5c>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002c20:	4b0c      	ldr	r3, [pc, #48]	@ (8002c54 <HAL_RCC_GetClockConfig+0x5c>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c2c:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <HAL_RCC_GetClockConfig+0x5c>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	08db      	lsrs	r3, r3, #3
 8002c32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002c3a:	4b07      	ldr	r3, [pc, #28]	@ (8002c58 <HAL_RCC_GetClockConfig+0x60>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0207 	and.w	r2, r3, #7
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	601a      	str	r2, [r3, #0]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40022000 	.word	0x40022000

08002c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b092      	sub	sp, #72	@ 0x48
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 80cb 	beq.w	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c80:	4b85      	ldr	r3, [pc, #532]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c82:	69db      	ldr	r3, [r3, #28]
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10e      	bne.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c8c:	4b82      	ldr	r3, [pc, #520]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	4a81      	ldr	r2, [pc, #516]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c96:	61d3      	str	r3, [r2, #28]
 8002c98:	4b7f      	ldr	r3, [pc, #508]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002caa:	4b7c      	ldr	r3, [pc, #496]	@ (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d118      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cb6:	4b79      	ldr	r3, [pc, #484]	@ (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a78      	ldr	r2, [pc, #480]	@ (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc2:	f7fe fa55 	bl	8001170 <HAL_GetTick>
 8002cc6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc8:	e008      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cca:	f7fe fa51 	bl	8001170 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b64      	cmp	r3, #100	@ 0x64
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e0d9      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cdc:	4b6f      	ldr	r3, [pc, #444]	@ (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0f0      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ce8:	4b6b      	ldr	r3, [pc, #428]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d07b      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d074      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d06:	4b64      	ldr	r3, [pc, #400]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d14:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d18:	fa93 f3a3 	rbit	r3, r3
 8002d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d20:	fab3 f383 	clz	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	461a      	mov	r2, r3
 8002d28:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d2a:	4413      	add	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	461a      	mov	r2, r3
 8002d30:	2301      	movs	r3, #1
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d44:	fab3 f383 	clz	r3, r3
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b54      	ldr	r3, [pc, #336]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d4e:	4413      	add	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	461a      	mov	r2, r3
 8002d54:	2300      	movs	r3, #0
 8002d56:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d58:	4a4f      	ldr	r2, [pc, #316]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d5c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d043      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7fe fa02 	bl	8001170 <HAL_GetTick>
 8002d6c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d70:	f7fe f9fe 	bl	8001170 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e084      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002d86:	2302      	movs	r3, #2
 8002d88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d92:	2302      	movs	r3, #2
 8002d94:	623b      	str	r3, [r7, #32]
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	61fb      	str	r3, [r7, #28]
  return result;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d102      	bne.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002db0:	4b39      	ldr	r3, [pc, #228]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	e007      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002db6:	2302      	movs	r3, #2
 8002db8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	fa93 f3a3 	rbit	r3, r3
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	4b35      	ldr	r3, [pc, #212]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	613a      	str	r2, [r7, #16]
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	fa92 f2a2 	rbit	r2, r2
 8002dd0:	60fa      	str	r2, [r7, #12]
  return result;
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	fab2 f282 	clz	r2, r2
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	f002 021f 	and.w	r2, r2, #31
 8002de4:	2101      	movs	r1, #1
 8002de6:	fa01 f202 	lsl.w	r2, r1, r2
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0bf      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002df0:	4b29      	ldr	r3, [pc, #164]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4926      	ldr	r1, [pc, #152]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d105      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e0a:	4b23      	ldr	r3, [pc, #140]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	4a22      	ldr	r2, [pc, #136]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e14:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d008      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e22:	4b1d      	ldr	r3, [pc, #116]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	491a      	ldr	r1, [pc, #104]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e40:	4b15      	ldr	r3, [pc, #84]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e44:	f023 0210 	bic.w	r2, r3, #16
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4912      	ldr	r1, [pc, #72]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d008      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	490b      	ldr	r1, [pc, #44]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d008      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e7c:	4b06      	ldr	r3, [pc, #24]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	4903      	ldr	r1, [pc, #12]	@ (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3748      	adds	r7, #72	@ 0x48
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40007000 	.word	0x40007000
 8002ea0:	10908100 	.word	0x10908100

08002ea4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e049      	b.n	8002f4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d106      	bne.n	8002ed0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7fd fc88 	bl	80007e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3304      	adds	r3, #4
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	f000 fc14 	bl	8003710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e049      	b.n	8002ff8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f841 	bl	8003000 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2202      	movs	r2, #2
 8002f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4610      	mov	r0, r2
 8002f92:	f000 fbbd 	bl	8003710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_TIM_PWM_Start+0x24>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b01      	cmp	r3, #1
 800302e:	bf14      	ite	ne
 8003030:	2301      	movne	r3, #1
 8003032:	2300      	moveq	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	e03c      	b.n	80030b2 <HAL_TIM_PWM_Start+0x9e>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b04      	cmp	r3, #4
 800303c:	d109      	bne.n	8003052 <HAL_TIM_PWM_Start+0x3e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b01      	cmp	r3, #1
 8003048:	bf14      	ite	ne
 800304a:	2301      	movne	r3, #1
 800304c:	2300      	moveq	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	e02f      	b.n	80030b2 <HAL_TIM_PWM_Start+0x9e>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b08      	cmp	r3, #8
 8003056:	d109      	bne.n	800306c <HAL_TIM_PWM_Start+0x58>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b01      	cmp	r3, #1
 8003062:	bf14      	ite	ne
 8003064:	2301      	movne	r3, #1
 8003066:	2300      	moveq	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	e022      	b.n	80030b2 <HAL_TIM_PWM_Start+0x9e>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	2b0c      	cmp	r3, #12
 8003070:	d109      	bne.n	8003086 <HAL_TIM_PWM_Start+0x72>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b01      	cmp	r3, #1
 800307c:	bf14      	ite	ne
 800307e:	2301      	movne	r3, #1
 8003080:	2300      	moveq	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	e015      	b.n	80030b2 <HAL_TIM_PWM_Start+0x9e>
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b10      	cmp	r3, #16
 800308a:	d109      	bne.n	80030a0 <HAL_TIM_PWM_Start+0x8c>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b01      	cmp	r3, #1
 8003096:	bf14      	ite	ne
 8003098:	2301      	movne	r3, #1
 800309a:	2300      	moveq	r3, #0
 800309c:	b2db      	uxtb	r3, r3
 800309e:	e008      	b.n	80030b2 <HAL_TIM_PWM_Start+0x9e>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	bf14      	ite	ne
 80030ac:	2301      	movne	r3, #1
 80030ae:	2300      	moveq	r3, #0
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e088      	b.n	80031cc <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d104      	bne.n	80030ca <HAL_TIM_PWM_Start+0xb6>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030c8:	e023      	b.n	8003112 <HAL_TIM_PWM_Start+0xfe>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d104      	bne.n	80030da <HAL_TIM_PWM_Start+0xc6>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2202      	movs	r2, #2
 80030d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030d8:	e01b      	b.n	8003112 <HAL_TIM_PWM_Start+0xfe>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d104      	bne.n	80030ea <HAL_TIM_PWM_Start+0xd6>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030e8:	e013      	b.n	8003112 <HAL_TIM_PWM_Start+0xfe>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	d104      	bne.n	80030fa <HAL_TIM_PWM_Start+0xe6>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030f8:	e00b      	b.n	8003112 <HAL_TIM_PWM_Start+0xfe>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d104      	bne.n	800310a <HAL_TIM_PWM_Start+0xf6>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003108:	e003      	b.n	8003112 <HAL_TIM_PWM_Start+0xfe>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2202      	movs	r2, #2
 800310e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2201      	movs	r2, #1
 8003118:	6839      	ldr	r1, [r7, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f000 febc 	bl	8003e98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a2b      	ldr	r2, [pc, #172]	@ (80031d4 <HAL_TIM_PWM_Start+0x1c0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00e      	beq.n	8003148 <HAL_TIM_PWM_Start+0x134>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a2a      	ldr	r2, [pc, #168]	@ (80031d8 <HAL_TIM_PWM_Start+0x1c4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d009      	beq.n	8003148 <HAL_TIM_PWM_Start+0x134>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a28      	ldr	r2, [pc, #160]	@ (80031dc <HAL_TIM_PWM_Start+0x1c8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d004      	beq.n	8003148 <HAL_TIM_PWM_Start+0x134>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a27      	ldr	r2, [pc, #156]	@ (80031e0 <HAL_TIM_PWM_Start+0x1cc>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d101      	bne.n	800314c <HAL_TIM_PWM_Start+0x138>
 8003148:	2301      	movs	r3, #1
 800314a:	e000      	b.n	800314e <HAL_TIM_PWM_Start+0x13a>
 800314c:	2300      	movs	r3, #0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d007      	beq.n	8003162 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003160:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a1b      	ldr	r2, [pc, #108]	@ (80031d4 <HAL_TIM_PWM_Start+0x1c0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d00e      	beq.n	800318a <HAL_TIM_PWM_Start+0x176>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003174:	d009      	beq.n	800318a <HAL_TIM_PWM_Start+0x176>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a1a      	ldr	r2, [pc, #104]	@ (80031e4 <HAL_TIM_PWM_Start+0x1d0>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d004      	beq.n	800318a <HAL_TIM_PWM_Start+0x176>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a14      	ldr	r2, [pc, #80]	@ (80031d8 <HAL_TIM_PWM_Start+0x1c4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d115      	bne.n	80031b6 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	4b15      	ldr	r3, [pc, #84]	@ (80031e8 <HAL_TIM_PWM_Start+0x1d4>)
 8003192:	4013      	ands	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2b06      	cmp	r3, #6
 800319a:	d015      	beq.n	80031c8 <HAL_TIM_PWM_Start+0x1b4>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a2:	d011      	beq.n	80031c8 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031b4:	e008      	b.n	80031c8 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 0201 	orr.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	e000      	b.n	80031ca <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40012c00 	.word	0x40012c00
 80031d8:	40014000 	.word	0x40014000
 80031dc:	40014400 	.word	0x40014400
 80031e0:	40014800 	.word	0x40014800
 80031e4:	40000400 	.word	0x40000400
 80031e8:	00010007 	.word	0x00010007

080031ec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2200      	movs	r2, #0
 80031fc:	6839      	ldr	r1, [r7, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fe4a 	bl	8003e98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a3b      	ldr	r2, [pc, #236]	@ (80032f8 <HAL_TIM_PWM_Stop+0x10c>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00e      	beq.n	800322c <HAL_TIM_PWM_Stop+0x40>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a3a      	ldr	r2, [pc, #232]	@ (80032fc <HAL_TIM_PWM_Stop+0x110>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d009      	beq.n	800322c <HAL_TIM_PWM_Stop+0x40>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a38      	ldr	r2, [pc, #224]	@ (8003300 <HAL_TIM_PWM_Stop+0x114>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d004      	beq.n	800322c <HAL_TIM_PWM_Stop+0x40>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a37      	ldr	r2, [pc, #220]	@ (8003304 <HAL_TIM_PWM_Stop+0x118>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d101      	bne.n	8003230 <HAL_TIM_PWM_Stop+0x44>
 800322c:	2301      	movs	r3, #1
 800322e:	e000      	b.n	8003232 <HAL_TIM_PWM_Stop+0x46>
 8003230:	2300      	movs	r3, #0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d017      	beq.n	8003266 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6a1a      	ldr	r2, [r3, #32]
 800323c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003240:	4013      	ands	r3, r2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10f      	bne.n	8003266 <HAL_TIM_PWM_Stop+0x7a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6a1a      	ldr	r2, [r3, #32]
 800324c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003250:	4013      	ands	r3, r2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d107      	bne.n	8003266 <HAL_TIM_PWM_Stop+0x7a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003264:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6a1a      	ldr	r2, [r3, #32]
 800326c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003270:	4013      	ands	r3, r2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10f      	bne.n	8003296 <HAL_TIM_PWM_Stop+0xaa>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d107      	bne.n	8003296 <HAL_TIM_PWM_Stop+0xaa>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d104      	bne.n	80032a6 <HAL_TIM_PWM_Stop+0xba>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032a4:	e023      	b.n	80032ee <HAL_TIM_PWM_Stop+0x102>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	d104      	bne.n	80032b6 <HAL_TIM_PWM_Stop+0xca>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032b4:	e01b      	b.n	80032ee <HAL_TIM_PWM_Stop+0x102>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Stop+0xda>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032c4:	e013      	b.n	80032ee <HAL_TIM_PWM_Stop+0x102>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b0c      	cmp	r3, #12
 80032ca:	d104      	bne.n	80032d6 <HAL_TIM_PWM_Stop+0xea>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032d4:	e00b      	b.n	80032ee <HAL_TIM_PWM_Stop+0x102>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b10      	cmp	r3, #16
 80032da:	d104      	bne.n	80032e6 <HAL_TIM_PWM_Stop+0xfa>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032e4:	e003      	b.n	80032ee <HAL_TIM_PWM_Stop+0x102>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	40012c00 	.word	0x40012c00
 80032fc:	40014000 	.word	0x40014000
 8003300:	40014400 	.word	0x40014400
 8003304:	40014800 	.word	0x40014800

08003308 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003322:	2302      	movs	r3, #2
 8003324:	e0ff      	b.n	8003526 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b14      	cmp	r3, #20
 8003332:	f200 80f0 	bhi.w	8003516 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003336:	a201      	add	r2, pc, #4	@ (adr r2, 800333c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333c:	08003391 	.word	0x08003391
 8003340:	08003517 	.word	0x08003517
 8003344:	08003517 	.word	0x08003517
 8003348:	08003517 	.word	0x08003517
 800334c:	080033d1 	.word	0x080033d1
 8003350:	08003517 	.word	0x08003517
 8003354:	08003517 	.word	0x08003517
 8003358:	08003517 	.word	0x08003517
 800335c:	08003413 	.word	0x08003413
 8003360:	08003517 	.word	0x08003517
 8003364:	08003517 	.word	0x08003517
 8003368:	08003517 	.word	0x08003517
 800336c:	08003453 	.word	0x08003453
 8003370:	08003517 	.word	0x08003517
 8003374:	08003517 	.word	0x08003517
 8003378:	08003517 	.word	0x08003517
 800337c:	08003495 	.word	0x08003495
 8003380:	08003517 	.word	0x08003517
 8003384:	08003517 	.word	0x08003517
 8003388:	08003517 	.word	0x08003517
 800338c:	080034d5 	.word	0x080034d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68b9      	ldr	r1, [r7, #8]
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fa3e 	bl	8003818 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699a      	ldr	r2, [r3, #24]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0208 	orr.w	r2, r2, #8
 80033aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0204 	bic.w	r2, r2, #4
 80033ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6999      	ldr	r1, [r3, #24]
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	619a      	str	r2, [r3, #24]
      break;
 80033ce:	e0a5      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 faa4 	bl	8003924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699a      	ldr	r2, [r3, #24]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699a      	ldr	r2, [r3, #24]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6999      	ldr	r1, [r3, #24]
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	021a      	lsls	r2, r3, #8
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	619a      	str	r2, [r3, #24]
      break;
 8003410:	e084      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68b9      	ldr	r1, [r7, #8]
 8003418:	4618      	mov	r0, r3
 800341a:	f000 fb03 	bl	8003a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	69da      	ldr	r2, [r3, #28]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0208 	orr.w	r2, r2, #8
 800342c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	69da      	ldr	r2, [r3, #28]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0204 	bic.w	r2, r2, #4
 800343c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	69d9      	ldr	r1, [r3, #28]
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	61da      	str	r2, [r3, #28]
      break;
 8003450:	e064      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	4618      	mov	r0, r3
 800345a:	f000 fb61 	bl	8003b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	69da      	ldr	r2, [r3, #28]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800346c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	69da      	ldr	r2, [r3, #28]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800347c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69d9      	ldr	r1, [r3, #28]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	021a      	lsls	r2, r3, #8
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	61da      	str	r2, [r3, #28]
      break;
 8003492:	e043      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fba4 	bl	8003be8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0208 	orr.w	r2, r2, #8
 80034ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0204 	bic.w	r2, r2, #4
 80034be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80034d2:	e023      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68b9      	ldr	r1, [r7, #8]
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fbe2 	bl	8003ca4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	021a      	lsls	r2, r3, #8
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003514:	e002      	b.n	800351c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	75fb      	strb	r3, [r7, #23]
      break;
 800351a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003524:	7dfb      	ldrb	r3, [r7, #23]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop

08003530 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_TIM_GenerateEvent+0x18>
 8003544:	2302      	movs	r3, #2
 8003546:	e014      	b.n	8003572 <HAL_TIM_GenerateEvent+0x42>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2202      	movs	r2, #2
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
 8003586:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003588:	2300      	movs	r3, #0
 800358a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_TIM_ConfigClockSource+0x1c>
 8003596:	2302      	movs	r3, #2
 8003598:	e0b6      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x18a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2202      	movs	r2, #2
 80035a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80035bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035c4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035d6:	d03e      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0xd8>
 80035d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035dc:	f200 8087 	bhi.w	80036ee <HAL_TIM_ConfigClockSource+0x170>
 80035e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035e4:	f000 8086 	beq.w	80036f4 <HAL_TIM_ConfigClockSource+0x176>
 80035e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ec:	d87f      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 80035ee:	2b70      	cmp	r3, #112	@ 0x70
 80035f0:	d01a      	beq.n	8003628 <HAL_TIM_ConfigClockSource+0xaa>
 80035f2:	2b70      	cmp	r3, #112	@ 0x70
 80035f4:	d87b      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 80035f6:	2b60      	cmp	r3, #96	@ 0x60
 80035f8:	d050      	beq.n	800369c <HAL_TIM_ConfigClockSource+0x11e>
 80035fa:	2b60      	cmp	r3, #96	@ 0x60
 80035fc:	d877      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 80035fe:	2b50      	cmp	r3, #80	@ 0x50
 8003600:	d03c      	beq.n	800367c <HAL_TIM_ConfigClockSource+0xfe>
 8003602:	2b50      	cmp	r3, #80	@ 0x50
 8003604:	d873      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 8003606:	2b40      	cmp	r3, #64	@ 0x40
 8003608:	d058      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0x13e>
 800360a:	2b40      	cmp	r3, #64	@ 0x40
 800360c:	d86f      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 800360e:	2b30      	cmp	r3, #48	@ 0x30
 8003610:	d064      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x15e>
 8003612:	2b30      	cmp	r3, #48	@ 0x30
 8003614:	d86b      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 8003616:	2b20      	cmp	r3, #32
 8003618:	d060      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x15e>
 800361a:	2b20      	cmp	r3, #32
 800361c:	d867      	bhi.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
 800361e:	2b00      	cmp	r3, #0
 8003620:	d05c      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x15e>
 8003622:	2b10      	cmp	r3, #16
 8003624:	d05a      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x15e>
 8003626:	e062      	b.n	80036ee <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003638:	f000 fc0e 	bl	8003e58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800364a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	609a      	str	r2, [r3, #8]
      break;
 8003654:	e04f      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003666:	f000 fbf7 	bl	8003e58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003678:	609a      	str	r2, [r3, #8]
      break;
 800367a:	e03c      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003688:	461a      	mov	r2, r3
 800368a:	f000 fb6b 	bl	8003d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2150      	movs	r1, #80	@ 0x50
 8003694:	4618      	mov	r0, r3
 8003696:	f000 fbc4 	bl	8003e22 <TIM_ITRx_SetConfig>
      break;
 800369a:	e02c      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036a8:	461a      	mov	r2, r3
 80036aa:	f000 fb8a 	bl	8003dc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2160      	movs	r1, #96	@ 0x60
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fbb4 	bl	8003e22 <TIM_ITRx_SetConfig>
      break;
 80036ba:	e01c      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c8:	461a      	mov	r2, r3
 80036ca:	f000 fb4b 	bl	8003d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2140      	movs	r1, #64	@ 0x40
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fba4 	bl	8003e22 <TIM_ITRx_SetConfig>
      break;
 80036da:	e00c      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4619      	mov	r1, r3
 80036e6:	4610      	mov	r0, r2
 80036e8:	f000 fb9b 	bl	8003e22 <TIM_ITRx_SetConfig>
      break;
 80036ec:	e003      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
      break;
 80036f2:	e000      	b.n	80036f6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80036f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a38      	ldr	r2, [pc, #224]	@ (8003804 <TIM_Base_SetConfig+0xf4>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d007      	beq.n	8003738 <TIM_Base_SetConfig+0x28>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800372e:	d003      	beq.n	8003738 <TIM_Base_SetConfig+0x28>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a35      	ldr	r2, [pc, #212]	@ (8003808 <TIM_Base_SetConfig+0xf8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d108      	bne.n	800374a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800373e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a2d      	ldr	r2, [pc, #180]	@ (8003804 <TIM_Base_SetConfig+0xf4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d013      	beq.n	800377a <TIM_Base_SetConfig+0x6a>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003758:	d00f      	beq.n	800377a <TIM_Base_SetConfig+0x6a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a2a      	ldr	r2, [pc, #168]	@ (8003808 <TIM_Base_SetConfig+0xf8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d00b      	beq.n	800377a <TIM_Base_SetConfig+0x6a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a29      	ldr	r2, [pc, #164]	@ (800380c <TIM_Base_SetConfig+0xfc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d007      	beq.n	800377a <TIM_Base_SetConfig+0x6a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a28      	ldr	r2, [pc, #160]	@ (8003810 <TIM_Base_SetConfig+0x100>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d003      	beq.n	800377a <TIM_Base_SetConfig+0x6a>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a27      	ldr	r2, [pc, #156]	@ (8003814 <TIM_Base_SetConfig+0x104>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d108      	bne.n	800378c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a14      	ldr	r2, [pc, #80]	@ (8003804 <TIM_Base_SetConfig+0xf4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00b      	beq.n	80037d0 <TIM_Base_SetConfig+0xc0>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a14      	ldr	r2, [pc, #80]	@ (800380c <TIM_Base_SetConfig+0xfc>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d007      	beq.n	80037d0 <TIM_Base_SetConfig+0xc0>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a13      	ldr	r2, [pc, #76]	@ (8003810 <TIM_Base_SetConfig+0x100>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d003      	beq.n	80037d0 <TIM_Base_SetConfig+0xc0>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a12      	ldr	r2, [pc, #72]	@ (8003814 <TIM_Base_SetConfig+0x104>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d103      	bne.n	80037d8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	691a      	ldr	r2, [r3, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d105      	bne.n	80037f6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	f023 0201 	bic.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	611a      	str	r2, [r3, #16]
  }
}
 80037f6:	bf00      	nop
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40012c00 	.word	0x40012c00
 8003808:	40000400 	.word	0x40000400
 800380c:	40014000 	.word	0x40014000
 8003810:	40014400 	.word	0x40014400
 8003814:	40014800 	.word	0x40014800

08003818 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f023 0201 	bic.w	r2, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f023 0303 	bic.w	r3, r3, #3
 8003852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	4313      	orrs	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f023 0302 	bic.w	r3, r3, #2
 8003864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	4313      	orrs	r3, r2
 800386e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a28      	ldr	r2, [pc, #160]	@ (8003914 <TIM_OC1_SetConfig+0xfc>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00b      	beq.n	8003890 <TIM_OC1_SetConfig+0x78>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a27      	ldr	r2, [pc, #156]	@ (8003918 <TIM_OC1_SetConfig+0x100>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d007      	beq.n	8003890 <TIM_OC1_SetConfig+0x78>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a26      	ldr	r2, [pc, #152]	@ (800391c <TIM_OC1_SetConfig+0x104>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d003      	beq.n	8003890 <TIM_OC1_SetConfig+0x78>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a25      	ldr	r2, [pc, #148]	@ (8003920 <TIM_OC1_SetConfig+0x108>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d10c      	bne.n	80038aa <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f023 0308 	bic.w	r3, r3, #8
 8003896:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f023 0304 	bic.w	r3, r3, #4
 80038a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a19      	ldr	r2, [pc, #100]	@ (8003914 <TIM_OC1_SetConfig+0xfc>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d00b      	beq.n	80038ca <TIM_OC1_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a18      	ldr	r2, [pc, #96]	@ (8003918 <TIM_OC1_SetConfig+0x100>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d007      	beq.n	80038ca <TIM_OC1_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a17      	ldr	r2, [pc, #92]	@ (800391c <TIM_OC1_SetConfig+0x104>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d003      	beq.n	80038ca <TIM_OC1_SetConfig+0xb2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a16      	ldr	r2, [pc, #88]	@ (8003920 <TIM_OC1_SetConfig+0x108>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d111      	bne.n	80038ee <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	621a      	str	r2, [r3, #32]
}
 8003908:	bf00      	nop
 800390a:	371c      	adds	r7, #28
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40012c00 	.word	0x40012c00
 8003918:	40014000 	.word	0x40014000
 800391c:	40014400 	.word	0x40014400
 8003920:	40014800 	.word	0x40014800

08003924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f023 0210 	bic.w	r2, r3, #16
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800395e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4313      	orrs	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f023 0320 	bic.w	r3, r3, #32
 8003972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	4313      	orrs	r3, r2
 800397e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a24      	ldr	r2, [pc, #144]	@ (8003a14 <TIM_OC2_SetConfig+0xf0>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d10d      	bne.n	80039a4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800398e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	4313      	orrs	r3, r2
 800399a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <TIM_OC2_SetConfig+0xf0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d00b      	beq.n	80039c4 <TIM_OC2_SetConfig+0xa0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003a18 <TIM_OC2_SetConfig+0xf4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d007      	beq.n	80039c4 <TIM_OC2_SetConfig+0xa0>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a19      	ldr	r2, [pc, #100]	@ (8003a1c <TIM_OC2_SetConfig+0xf8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d003      	beq.n	80039c4 <TIM_OC2_SetConfig+0xa0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a18      	ldr	r2, [pc, #96]	@ (8003a20 <TIM_OC2_SetConfig+0xfc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d113      	bne.n	80039ec <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039ca:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80039d2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	4313      	orrs	r3, r2
 80039de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	621a      	str	r2, [r3, #32]
}
 8003a06:	bf00      	nop
 8003a08:	371c      	adds	r7, #28
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	40012c00 	.word	0x40012c00
 8003a18:	40014000 	.word	0x40014000
 8003a1c:	40014400 	.word	0x40014400
 8003a20:	40014800 	.word	0x40014800

08003a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f023 0303 	bic.w	r3, r3, #3
 8003a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a23      	ldr	r2, [pc, #140]	@ (8003b10 <TIM_OC3_SetConfig+0xec>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d10d      	bne.n	8003aa2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	021b      	lsls	r3, r3, #8
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003aa0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a1a      	ldr	r2, [pc, #104]	@ (8003b10 <TIM_OC3_SetConfig+0xec>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <TIM_OC3_SetConfig+0x9e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a19      	ldr	r2, [pc, #100]	@ (8003b14 <TIM_OC3_SetConfig+0xf0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d007      	beq.n	8003ac2 <TIM_OC3_SetConfig+0x9e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a18      	ldr	r2, [pc, #96]	@ (8003b18 <TIM_OC3_SetConfig+0xf4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d003      	beq.n	8003ac2 <TIM_OC3_SetConfig+0x9e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a17      	ldr	r2, [pc, #92]	@ (8003b1c <TIM_OC3_SetConfig+0xf8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d113      	bne.n	8003aea <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	011b      	lsls	r3, r3, #4
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	621a      	str	r2, [r3, #32]
}
 8003b04:	bf00      	nop
 8003b06:	371c      	adds	r7, #28
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	40012c00 	.word	0x40012c00
 8003b14:	40014000 	.word	0x40014000
 8003b18:	40014400 	.word	0x40014400
 8003b1c:	40014800 	.word	0x40014800

08003b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	021b      	lsls	r3, r3, #8
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	031b      	lsls	r3, r3, #12
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a16      	ldr	r2, [pc, #88]	@ (8003bd8 <TIM_OC4_SetConfig+0xb8>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00b      	beq.n	8003b9c <TIM_OC4_SetConfig+0x7c>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a15      	ldr	r2, [pc, #84]	@ (8003bdc <TIM_OC4_SetConfig+0xbc>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d007      	beq.n	8003b9c <TIM_OC4_SetConfig+0x7c>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a14      	ldr	r2, [pc, #80]	@ (8003be0 <TIM_OC4_SetConfig+0xc0>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <TIM_OC4_SetConfig+0x7c>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a13      	ldr	r2, [pc, #76]	@ (8003be4 <TIM_OC4_SetConfig+0xc4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d109      	bne.n	8003bb0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	019b      	lsls	r3, r3, #6
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	621a      	str	r2, [r3, #32]
}
 8003bca:	bf00      	nop
 8003bcc:	371c      	adds	r7, #28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40012c00 	.word	0x40012c00
 8003bdc:	40014000 	.word	0x40014000
 8003be0:	40014400 	.word	0x40014400
 8003be4:	40014800 	.word	0x40014800

08003be8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003c2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	041b      	lsls	r3, r3, #16
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a15      	ldr	r2, [pc, #84]	@ (8003c94 <TIM_OC5_SetConfig+0xac>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00b      	beq.n	8003c5a <TIM_OC5_SetConfig+0x72>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a14      	ldr	r2, [pc, #80]	@ (8003c98 <TIM_OC5_SetConfig+0xb0>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d007      	beq.n	8003c5a <TIM_OC5_SetConfig+0x72>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a13      	ldr	r2, [pc, #76]	@ (8003c9c <TIM_OC5_SetConfig+0xb4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d003      	beq.n	8003c5a <TIM_OC5_SetConfig+0x72>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <TIM_OC5_SetConfig+0xb8>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d109      	bne.n	8003c6e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	021b      	lsls	r3, r3, #8
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	621a      	str	r2, [r3, #32]
}
 8003c88:	bf00      	nop
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	40012c00 	.word	0x40012c00
 8003c98:	40014000 	.word	0x40014000
 8003c9c:	40014400 	.word	0x40014400
 8003ca0:	40014800 	.word	0x40014800

08003ca4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003cea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	051b      	lsls	r3, r3, #20
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a16      	ldr	r2, [pc, #88]	@ (8003d54 <TIM_OC6_SetConfig+0xb0>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <TIM_OC6_SetConfig+0x74>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a15      	ldr	r2, [pc, #84]	@ (8003d58 <TIM_OC6_SetConfig+0xb4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d007      	beq.n	8003d18 <TIM_OC6_SetConfig+0x74>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a14      	ldr	r2, [pc, #80]	@ (8003d5c <TIM_OC6_SetConfig+0xb8>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <TIM_OC6_SetConfig+0x74>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a13      	ldr	r2, [pc, #76]	@ (8003d60 <TIM_OC6_SetConfig+0xbc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d109      	bne.n	8003d2c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	029b      	lsls	r3, r3, #10
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40012c00 	.word	0x40012c00
 8003d58:	40014000 	.word	0x40014000
 8003d5c:	40014400 	.word	0x40014400
 8003d60:	40014800 	.word	0x40014800

08003d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b087      	sub	sp, #28
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	f023 0201 	bic.w	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f023 030a 	bic.w	r3, r3, #10
 8003da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	621a      	str	r2, [r3, #32]
}
 8003db6:	bf00      	nop
 8003db8:	371c      	adds	r7, #28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b087      	sub	sp, #28
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f023 0210 	bic.w	r2, r3, #16
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003dec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	031b      	lsls	r3, r3, #12
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dfe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	621a      	str	r2, [r3, #32]
}
 8003e16:	bf00      	nop
 8003e18:	371c      	adds	r7, #28
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b085      	sub	sp, #20
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	f043 0307 	orr.w	r3, r3, #7
 8003e44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	609a      	str	r2, [r3, #8]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
 8003e64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	021a      	lsls	r2, r3, #8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	609a      	str	r2, [r3, #8]
}
 8003e8c:	bf00      	nop
 8003e8e:	371c      	adds	r7, #28
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b087      	sub	sp, #28
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f003 031f 	and.w	r3, r3, #31
 8003eaa:	2201      	movs	r2, #1
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a1a      	ldr	r2, [r3, #32]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	401a      	ands	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a1a      	ldr	r2, [r3, #32]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	6879      	ldr	r1, [r7, #4]
 8003ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	621a      	str	r2, [r3, #32]
}
 8003ed6:	bf00      	nop
 8003ed8:	371c      	adds	r7, #28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
	...

08003ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e054      	b.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a24      	ldr	r2, [pc, #144]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d108      	bne.n	8003f38 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003f2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a17      	ldr	r2, [pc, #92]	@ (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d00e      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f64:	d009      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a13      	ldr	r2, [pc, #76]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d004      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a11      	ldr	r2, [pc, #68]	@ (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d10c      	bne.n	8003f94 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40012c00 	.word	0x40012c00
 8003fb8:	40000400 	.word	0x40000400
 8003fbc:	40014000 	.word	0x40014000

08003fc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e040      	b.n	8004054 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d106      	bne.n	8003fe8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7fc fcb8 	bl	8000958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2224      	movs	r2, #36	@ 0x24
 8003fec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 0201 	bic.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 fc9e 	bl	8004948 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 fb65 	bl	80046dc <UART_SetConfig>
 8004012:	4603      	mov	r3, r0
 8004014:	2b01      	cmp	r3, #1
 8004016:	d101      	bne.n	800401c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e01b      	b.n	8004054 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800402a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689a      	ldr	r2, [r3, #8]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800403a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fd1d 	bl	8004a8c <UART_CheckIdleState>
 8004052:	4603      	mov	r3, r0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	@ 0x28
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	4613      	mov	r3, r2
 8004068:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004070:	2b20      	cmp	r3, #32
 8004072:	d132      	bne.n	80040da <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_UART_Receive_IT+0x24>
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e02b      	b.n	80040dc <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d018      	beq.n	80040ca <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	e853 3f00 	ldrex	r3, [r3]
 80040a4:	613b      	str	r3, [r7, #16]
   return(result);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b6:	623b      	str	r3, [r7, #32]
 80040b8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ba:	69f9      	ldr	r1, [r7, #28]
 80040bc:	6a3a      	ldr	r2, [r7, #32]
 80040be:	e841 2300 	strex	r3, r2, [r1]
 80040c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1e6      	bne.n	8004098 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	461a      	mov	r2, r3
 80040ce:	68b9      	ldr	r1, [r7, #8]
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fdf1 	bl	8004cb8 <UART_Start_Receive_IT>
 80040d6:	4603      	mov	r3, r0
 80040d8:	e000      	b.n	80040dc <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80040da:	2302      	movs	r3, #2
  }
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3728      	adds	r7, #40	@ 0x28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b0ba      	sub	sp, #232	@ 0xe8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800410a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800410e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004112:	4013      	ands	r3, r2
 8004114:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d115      	bne.n	800414c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00f      	beq.n	800414c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800412c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d009      	beq.n	800414c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 82ab 	beq.w	8004698 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
      }
      return;
 800414a:	e2a5      	b.n	8004698 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800414c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 8117 	beq.w	8004384 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004162:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004166:	4b85      	ldr	r3, [pc, #532]	@ (800437c <HAL_UART_IRQHandler+0x298>)
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 810a 	beq.w	8004384 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d011      	beq.n	80041a0 <HAL_UART_IRQHandler+0xbc>
 800417c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00b      	beq.n	80041a0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2201      	movs	r2, #1
 800418e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004196:	f043 0201 	orr.w	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d011      	beq.n	80041d0 <HAL_UART_IRQHandler+0xec>
 80041ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00b      	beq.n	80041d0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2202      	movs	r2, #2
 80041be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	f043 0204 	orr.w	r2, r3, #4
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d011      	beq.n	8004200 <HAL_UART_IRQHandler+0x11c>
 80041dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2204      	movs	r2, #4
 80041ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041f6:	f043 0202 	orr.w	r2, r3, #2
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d017      	beq.n	800423c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800420c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004218:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800421c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00b      	beq.n	800423c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2208      	movs	r2, #8
 800422a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004232:	f043 0208 	orr.w	r2, r3, #8
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800423c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004244:	2b00      	cmp	r3, #0
 8004246:	d012      	beq.n	800426e <HAL_UART_IRQHandler+0x18a>
 8004248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800424c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00c      	beq.n	800426e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800425c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8211 	beq.w	800469c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800427a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800427e:	f003 0320 	and.w	r3, r3, #32
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b6:	2b40      	cmp	r3, #64	@ 0x40
 80042b8:	d005      	beq.n	80042c6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d04f      	beq.n	8004366 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 fdbc 	bl	8004e44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d6:	2b40      	cmp	r3, #64	@ 0x40
 80042d8:	d141      	bne.n	800435e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	3308      	adds	r3, #8
 80042e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042e8:	e853 3f00 	ldrex	r3, [r3]
 80042ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3308      	adds	r3, #8
 8004302:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004306:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800430a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004312:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800431e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1d9      	bne.n	80042da <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800432a:	2b00      	cmp	r3, #0
 800432c:	d013      	beq.n	8004356 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004332:	4a13      	ldr	r2, [pc, #76]	@ (8004380 <HAL_UART_IRQHandler+0x29c>)
 8004334:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800433a:	4618      	mov	r0, r3
 800433c:	f7fd f873 	bl	8001426 <HAL_DMA_Abort_IT>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d017      	beq.n	8004376 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004350:	4610      	mov	r0, r2
 8004352:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004354:	e00f      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fb ffc6 	bl	80002e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800435c:	e00b      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fb ffc2 	bl	80002e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	e007      	b.n	8004376 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7fb ffbe 	bl	80002e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004374:	e192      	b.n	800469c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004376:	bf00      	nop
    return;
 8004378:	e190      	b.n	800469c <HAL_UART_IRQHandler+0x5b8>
 800437a:	bf00      	nop
 800437c:	04000120 	.word	0x04000120
 8004380:	08004f0d 	.word	0x08004f0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004388:	2b01      	cmp	r3, #1
 800438a:	f040 814b 	bne.w	8004624 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800438e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004392:	f003 0310 	and.w	r3, r3, #16
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 8144 	beq.w	8004624 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800439c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043a0:	f003 0310 	and.w	r3, r3, #16
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 813d 	beq.w	8004624 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2210      	movs	r2, #16
 80043b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	f040 80b5 	bne.w	800452c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043ce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 8164 	beq.w	80046a0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80043de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043e2:	429a      	cmp	r2, r3
 80043e4:	f080 815c 	bcs.w	80046a0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	f000 8086 	beq.w	800450a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004406:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800440a:	e853 3f00 	ldrex	r3, [r3]
 800440e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004412:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004416:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800441a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004428:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800442c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004434:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004440:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1da      	bne.n	80043fe <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3308      	adds	r3, #8
 800444e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004450:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004452:	e853 3f00 	ldrex	r3, [r3]
 8004456:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004458:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800445a:	f023 0301 	bic.w	r3, r3, #1
 800445e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	3308      	adds	r3, #8
 8004468:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800446c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004470:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004474:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800447e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e1      	bne.n	8004448 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004494:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004496:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800449a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3308      	adds	r3, #8
 80044a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e3      	bne.n	8004484 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2220      	movs	r2, #32
 80044c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044da:	f023 0310 	bic.w	r3, r3, #16
 80044de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	461a      	mov	r2, r3
 80044e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044ee:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044f4:	e841 2300 	strex	r3, r2, [r1]
 80044f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1e4      	bne.n	80044ca <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004504:	4618      	mov	r0, r3
 8004506:	f7fc ff50 	bl	80013aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2202      	movs	r2, #2
 800450e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800451c:	b29b      	uxth	r3, r3
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	b29b      	uxth	r3, r3
 8004522:	4619      	mov	r1, r3
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 f8cd 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800452a:	e0b9      	b.n	80046a0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004538:	b29b      	uxth	r3, r3
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004546:	b29b      	uxth	r3, r3
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 80ab 	beq.w	80046a4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800454e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 80a6 	beq.w	80046a4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004560:	e853 3f00 	ldrex	r3, [r3]
 8004564:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004568:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800456c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	461a      	mov	r2, r3
 8004576:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800457a:	647b      	str	r3, [r7, #68]	@ 0x44
 800457c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004580:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004582:	e841 2300 	strex	r3, r2, [r1]
 8004586:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1e4      	bne.n	8004558 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3308      	adds	r3, #8
 8004594:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004598:	e853 3f00 	ldrex	r3, [r3]
 800459c:	623b      	str	r3, [r7, #32]
   return(result);
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	f023 0301 	bic.w	r3, r3, #1
 80045a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3308      	adds	r3, #8
 80045ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80045b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ba:	e841 2300 	strex	r3, r2, [r1]
 80045be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1e3      	bne.n	800458e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	e853 3f00 	ldrex	r3, [r3]
 80045e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0310 	bic.w	r3, r3, #16
 80045ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	461a      	mov	r2, r3
 80045f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004600:	69b9      	ldr	r1, [r7, #24]
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	e841 2300 	strex	r3, r2, [r1]
 8004608:	617b      	str	r3, [r7, #20]
   return(result);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1e4      	bne.n	80045da <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004616:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800461a:	4619      	mov	r1, r3
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 f851 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004622:	e03f      	b.n	80046a4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004628:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00e      	beq.n	800464e <HAL_UART_IRQHandler+0x56a>
 8004630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004634:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d008      	beq.n	800464e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004644:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 fe48 	bl	80052dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800464c:	e02d      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800464e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00e      	beq.n	8004678 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800465a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800465e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004662:	2b00      	cmp	r3, #0
 8004664:	d008      	beq.n	8004678 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800466a:	2b00      	cmp	r3, #0
 800466c:	d01c      	beq.n	80046a8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	4798      	blx	r3
    }
    return;
 8004676:	e017      	b.n	80046a8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800467c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004680:	2b00      	cmp	r3, #0
 8004682:	d012      	beq.n	80046aa <HAL_UART_IRQHandler+0x5c6>
 8004684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00c      	beq.n	80046aa <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fc51 	bl	8004f38 <UART_EndTransmit_IT>
    return;
 8004696:	e008      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
      return;
 8004698:	bf00      	nop
 800469a:	e006      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
    return;
 800469c:	bf00      	nop
 800469e:	e004      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
      return;
 80046a0:	bf00      	nop
 80046a2:	e002      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
      return;
 80046a4:	bf00      	nop
 80046a6:	e000      	b.n	80046aa <HAL_UART_IRQHandler+0x5c6>
    return;
 80046a8:	bf00      	nop
  }

}
 80046aa:	37e8      	adds	r7, #232	@ 0xe8
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b088      	sub	sp, #32
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	4b8a      	ldr	r3, [pc, #552]	@ (8004930 <UART_SetConfig+0x254>)
 8004708:	4013      	ands	r3, r2
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6812      	ldr	r2, [r2, #0]
 800470e:	6979      	ldr	r1, [r7, #20]
 8004710:	430b      	orrs	r3, r1
 8004712:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	430a      	orrs	r2, r1
 800474c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a78      	ldr	r2, [pc, #480]	@ (8004934 <UART_SetConfig+0x258>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d120      	bne.n	800479a <UART_SetConfig+0xbe>
 8004758:	4b77      	ldr	r3, [pc, #476]	@ (8004938 <UART_SetConfig+0x25c>)
 800475a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	2b03      	cmp	r3, #3
 8004762:	d817      	bhi.n	8004794 <UART_SetConfig+0xb8>
 8004764:	a201      	add	r2, pc, #4	@ (adr r2, 800476c <UART_SetConfig+0x90>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	0800477d 	.word	0x0800477d
 8004770:	08004789 	.word	0x08004789
 8004774:	0800478f 	.word	0x0800478f
 8004778:	08004783 	.word	0x08004783
 800477c:	2300      	movs	r3, #0
 800477e:	77fb      	strb	r3, [r7, #31]
 8004780:	e01d      	b.n	80047be <UART_SetConfig+0xe2>
 8004782:	2302      	movs	r3, #2
 8004784:	77fb      	strb	r3, [r7, #31]
 8004786:	e01a      	b.n	80047be <UART_SetConfig+0xe2>
 8004788:	2304      	movs	r3, #4
 800478a:	77fb      	strb	r3, [r7, #31]
 800478c:	e017      	b.n	80047be <UART_SetConfig+0xe2>
 800478e:	2308      	movs	r3, #8
 8004790:	77fb      	strb	r3, [r7, #31]
 8004792:	e014      	b.n	80047be <UART_SetConfig+0xe2>
 8004794:	2310      	movs	r3, #16
 8004796:	77fb      	strb	r3, [r7, #31]
 8004798:	e011      	b.n	80047be <UART_SetConfig+0xe2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a67      	ldr	r2, [pc, #412]	@ (800493c <UART_SetConfig+0x260>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d102      	bne.n	80047aa <UART_SetConfig+0xce>
 80047a4:	2300      	movs	r3, #0
 80047a6:	77fb      	strb	r3, [r7, #31]
 80047a8:	e009      	b.n	80047be <UART_SetConfig+0xe2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a64      	ldr	r2, [pc, #400]	@ (8004940 <UART_SetConfig+0x264>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d102      	bne.n	80047ba <UART_SetConfig+0xde>
 80047b4:	2300      	movs	r3, #0
 80047b6:	77fb      	strb	r3, [r7, #31]
 80047b8:	e001      	b.n	80047be <UART_SetConfig+0xe2>
 80047ba:	2310      	movs	r3, #16
 80047bc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c6:	d15a      	bne.n	800487e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80047c8:	7ffb      	ldrb	r3, [r7, #31]
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d827      	bhi.n	800481e <UART_SetConfig+0x142>
 80047ce:	a201      	add	r2, pc, #4	@ (adr r2, 80047d4 <UART_SetConfig+0xf8>)
 80047d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d4:	080047f9 	.word	0x080047f9
 80047d8:	08004801 	.word	0x08004801
 80047dc:	08004809 	.word	0x08004809
 80047e0:	0800481f 	.word	0x0800481f
 80047e4:	0800480f 	.word	0x0800480f
 80047e8:	0800481f 	.word	0x0800481f
 80047ec:	0800481f 	.word	0x0800481f
 80047f0:	0800481f 	.word	0x0800481f
 80047f4:	08004817 	.word	0x08004817
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047f8:	f7fe f9ba 	bl	8002b70 <HAL_RCC_GetPCLK1Freq>
 80047fc:	61b8      	str	r0, [r7, #24]
        break;
 80047fe:	e013      	b.n	8004828 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004800:	f7fe f9d8 	bl	8002bb4 <HAL_RCC_GetPCLK2Freq>
 8004804:	61b8      	str	r0, [r7, #24]
        break;
 8004806:	e00f      	b.n	8004828 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004808:	4b4e      	ldr	r3, [pc, #312]	@ (8004944 <UART_SetConfig+0x268>)
 800480a:	61bb      	str	r3, [r7, #24]
        break;
 800480c:	e00c      	b.n	8004828 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800480e:	f7fe f94f 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8004812:	61b8      	str	r0, [r7, #24]
        break;
 8004814:	e008      	b.n	8004828 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800481a:	61bb      	str	r3, [r7, #24]
        break;
 800481c:	e004      	b.n	8004828 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	77bb      	strb	r3, [r7, #30]
        break;
 8004826:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d074      	beq.n	8004918 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	005a      	lsls	r2, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	085b      	lsrs	r3, r3, #1
 8004838:	441a      	add	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004842:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	2b0f      	cmp	r3, #15
 8004848:	d916      	bls.n	8004878 <UART_SetConfig+0x19c>
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004850:	d212      	bcs.n	8004878 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	b29b      	uxth	r3, r3
 8004856:	f023 030f 	bic.w	r3, r3, #15
 800485a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	085b      	lsrs	r3, r3, #1
 8004860:	b29b      	uxth	r3, r3
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	b29a      	uxth	r2, r3
 8004868:	89fb      	ldrh	r3, [r7, #14]
 800486a:	4313      	orrs	r3, r2
 800486c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	89fa      	ldrh	r2, [r7, #14]
 8004874:	60da      	str	r2, [r3, #12]
 8004876:	e04f      	b.n	8004918 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	77bb      	strb	r3, [r7, #30]
 800487c:	e04c      	b.n	8004918 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800487e:	7ffb      	ldrb	r3, [r7, #31]
 8004880:	2b08      	cmp	r3, #8
 8004882:	d828      	bhi.n	80048d6 <UART_SetConfig+0x1fa>
 8004884:	a201      	add	r2, pc, #4	@ (adr r2, 800488c <UART_SetConfig+0x1b0>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048b1 	.word	0x080048b1
 8004890:	080048b9 	.word	0x080048b9
 8004894:	080048c1 	.word	0x080048c1
 8004898:	080048d7 	.word	0x080048d7
 800489c:	080048c7 	.word	0x080048c7
 80048a0:	080048d7 	.word	0x080048d7
 80048a4:	080048d7 	.word	0x080048d7
 80048a8:	080048d7 	.word	0x080048d7
 80048ac:	080048cf 	.word	0x080048cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048b0:	f7fe f95e 	bl	8002b70 <HAL_RCC_GetPCLK1Freq>
 80048b4:	61b8      	str	r0, [r7, #24]
        break;
 80048b6:	e013      	b.n	80048e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b8:	f7fe f97c 	bl	8002bb4 <HAL_RCC_GetPCLK2Freq>
 80048bc:	61b8      	str	r0, [r7, #24]
        break;
 80048be:	e00f      	b.n	80048e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048c0:	4b20      	ldr	r3, [pc, #128]	@ (8004944 <UART_SetConfig+0x268>)
 80048c2:	61bb      	str	r3, [r7, #24]
        break;
 80048c4:	e00c      	b.n	80048e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048c6:	f7fe f8f3 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 80048ca:	61b8      	str	r0, [r7, #24]
        break;
 80048cc:	e008      	b.n	80048e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048d2:	61bb      	str	r3, [r7, #24]
        break;
 80048d4:	e004      	b.n	80048e0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	77bb      	strb	r3, [r7, #30]
        break;
 80048de:	bf00      	nop
    }

    if (pclk != 0U)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d018      	beq.n	8004918 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	085a      	lsrs	r2, r3, #1
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	441a      	add	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	2b0f      	cmp	r3, #15
 80048fe:	d909      	bls.n	8004914 <UART_SetConfig+0x238>
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004906:	d205      	bcs.n	8004914 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	b29a      	uxth	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60da      	str	r2, [r3, #12]
 8004912:	e001      	b.n	8004918 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004924:	7fbb      	ldrb	r3, [r7, #30]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3720      	adds	r7, #32
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	efff69f3 	.word	0xefff69f3
 8004934:	40013800 	.word	0x40013800
 8004938:	40021000 	.word	0x40021000
 800493c:	40004400 	.word	0x40004400
 8004940:	40004800 	.word	0x40004800
 8004944:	007a1200 	.word	0x007a1200

08004948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00a      	beq.n	8004972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00a      	beq.n	80049b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00a      	beq.n	80049fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fe:	f003 0320 	and.w	r3, r3, #32
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01a      	beq.n	8004a5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a46:	d10a      	bne.n	8004a5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	605a      	str	r2, [r3, #4]
  }
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b098      	sub	sp, #96	@ 0x60
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a9c:	f7fc fb68 	bl	8001170 <HAL_GetTick>
 8004aa0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d12e      	bne.n	8004b0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ab0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f88c 	bl	8004bdc <UART_WaitOnFlagUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d021      	beq.n	8004b0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad2:	e853 3f00 	ldrex	r3, [r3]
 8004ad6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ade:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004aea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004aee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004af0:	e841 2300 	strex	r3, r2, [r1]
 8004af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e6      	bne.n	8004aca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2220      	movs	r2, #32
 8004b00:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e062      	b.n	8004bd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d149      	bne.n	8004bb0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b24:	2200      	movs	r2, #0
 8004b26:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f856 	bl	8004bdc <UART_WaitOnFlagUntilTimeout>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d03c      	beq.n	8004bb0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	e853 3f00 	ldrex	r3, [r3]
 8004b42:	623b      	str	r3, [r7, #32]
   return(result);
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b5c:	e841 2300 	strex	r3, r2, [r1]
 8004b60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1e6      	bne.n	8004b36 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3308      	adds	r3, #8
 8004b6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	e853 3f00 	ldrex	r3, [r3]
 8004b76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0301 	bic.w	r3, r3, #1
 8004b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	3308      	adds	r3, #8
 8004b86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b88:	61fa      	str	r2, [r7, #28]
 8004b8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8c:	69b9      	ldr	r1, [r7, #24]
 8004b8e:	69fa      	ldr	r2, [r7, #28]
 8004b90:	e841 2300 	strex	r3, r2, [r1]
 8004b94:	617b      	str	r3, [r7, #20]
   return(result);
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e5      	bne.n	8004b68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e011      	b.n	8004bd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3758      	adds	r7, #88	@ 0x58
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	603b      	str	r3, [r7, #0]
 8004be8:	4613      	mov	r3, r2
 8004bea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bec:	e04f      	b.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf4:	d04b      	beq.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bf6:	f7fc fabb 	bl	8001170 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d302      	bcc.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x30>
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e04e      	b.n	8004cae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0304 	and.w	r3, r3, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d037      	beq.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b80      	cmp	r3, #128	@ 0x80
 8004c22:	d034      	beq.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b40      	cmp	r3, #64	@ 0x40
 8004c28:	d031      	beq.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	69db      	ldr	r3, [r3, #28]
 8004c30:	f003 0308 	and.w	r3, r3, #8
 8004c34:	2b08      	cmp	r3, #8
 8004c36:	d110      	bne.n	8004c5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 f8ff 	bl	8004e44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2208      	movs	r2, #8
 8004c4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e029      	b.n	8004cae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	69db      	ldr	r3, [r3, #28]
 8004c60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c68:	d111      	bne.n	8004c8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 f8e5 	bl	8004e44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e00f      	b.n	8004cae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69da      	ldr	r2, [r3, #28]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4013      	ands	r3, r2
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	bf0c      	ite	eq
 8004c9e:	2301      	moveq	r3, #1
 8004ca0:	2300      	movne	r3, #0
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d0a0      	beq.n	8004bee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b097      	sub	sp, #92	@ 0x5c
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	88fa      	ldrh	r2, [r7, #6]
 8004cd0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	88fa      	ldrh	r2, [r7, #6]
 8004cd8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cea:	d10e      	bne.n	8004d0a <UART_Start_Receive_IT+0x52>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <UART_Start_Receive_IT+0x48>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004cfe:	e02d      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	22ff      	movs	r2, #255	@ 0xff
 8004d04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d08:	e028      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10d      	bne.n	8004d2e <UART_Start_Receive_IT+0x76>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d104      	bne.n	8004d24 <UART_Start_Receive_IT+0x6c>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	22ff      	movs	r2, #255	@ 0xff
 8004d1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d22:	e01b      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	227f      	movs	r2, #127	@ 0x7f
 8004d28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d2c:	e016      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d36:	d10d      	bne.n	8004d54 <UART_Start_Receive_IT+0x9c>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d104      	bne.n	8004d4a <UART_Start_Receive_IT+0x92>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	227f      	movs	r2, #127	@ 0x7f
 8004d44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d48:	e008      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	223f      	movs	r2, #63	@ 0x3f
 8004d4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d52:	e003      	b.n	8004d5c <UART_Start_Receive_IT+0xa4>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2222      	movs	r2, #34	@ 0x22
 8004d68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3308      	adds	r3, #8
 8004d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d76:	e853 3f00 	ldrex	r3, [r3]
 8004d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7e:	f043 0301 	orr.w	r3, r3, #1
 8004d82:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	3308      	adds	r3, #8
 8004d8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004d8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004d92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d94:	e841 2300 	strex	r3, r2, [r1]
 8004d98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1e5      	bne.n	8004d6c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da8:	d107      	bne.n	8004dba <UART_Start_Receive_IT+0x102>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d103      	bne.n	8004dba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4a21      	ldr	r2, [pc, #132]	@ (8004e3c <UART_Start_Receive_IT+0x184>)
 8004db6:	669a      	str	r2, [r3, #104]	@ 0x68
 8004db8:	e002      	b.n	8004dc0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	4a20      	ldr	r2, [pc, #128]	@ (8004e40 <UART_Start_Receive_IT+0x188>)
 8004dbe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d019      	beq.n	8004dfc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd0:	e853 3f00 	ldrex	r3, [r3]
 8004dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004de8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004dec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004dee:	e841 2300 	strex	r3, r2, [r1]
 8004df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1e6      	bne.n	8004dc8 <UART_Start_Receive_IT+0x110>
 8004dfa:	e018      	b.n	8004e2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	e853 3f00 	ldrex	r3, [r3]
 8004e08:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f043 0320 	orr.w	r3, r3, #32
 8004e10:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e1a:	623b      	str	r3, [r7, #32]
 8004e1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1e:	69f9      	ldr	r1, [r7, #28]
 8004e20:	6a3a      	ldr	r2, [r7, #32]
 8004e22:	e841 2300 	strex	r3, r2, [r1]
 8004e26:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1e6      	bne.n	8004dfc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	375c      	adds	r7, #92	@ 0x5c
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	08005135 	.word	0x08005135
 8004e40:	08004f8d 	.word	0x08004f8d

08004e44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b095      	sub	sp, #84	@ 0x54
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e54:	e853 3f00 	ldrex	r3, [r3]
 8004e58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	461a      	mov	r2, r3
 8004e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1e6      	bne.n	8004e4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3308      	adds	r3, #8
 8004e84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	e853 3f00 	ldrex	r3, [r3]
 8004e8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	f023 0301 	bic.w	r3, r3, #1
 8004e94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3308      	adds	r3, #8
 8004e9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ea4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e5      	bne.n	8004e7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d118      	bne.n	8004eec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	e853 3f00 	ldrex	r3, [r3]
 8004ec6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f023 0310 	bic.w	r3, r3, #16
 8004ece:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ed8:	61bb      	str	r3, [r7, #24]
 8004eda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004edc:	6979      	ldr	r1, [r7, #20]
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	e841 2300 	strex	r3, r2, [r1]
 8004ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1e6      	bne.n	8004eba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004f00:	bf00      	nop
 8004f02:	3754      	adds	r7, #84	@ 0x54
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f7fb f9dc 	bl	80002e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f30:	bf00      	nop
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b088      	sub	sp, #32
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	e853 3f00 	ldrex	r3, [r3]
 8004f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f54:	61fb      	str	r3, [r7, #28]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	61bb      	str	r3, [r7, #24]
 8004f60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f62:	6979      	ldr	r1, [r7, #20]
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	e841 2300 	strex	r3, r2, [r1]
 8004f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1e6      	bne.n	8004f40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2220      	movs	r2, #32
 8004f76:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7ff fb96 	bl	80046b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f84:	bf00      	nop
 8004f86:	3720      	adds	r7, #32
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b09c      	sub	sp, #112	@ 0x70
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004f9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fa4:	2b22      	cmp	r3, #34	@ 0x22
 8004fa6:	f040 80b9 	bne.w	800511c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004fb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004fb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004fb8:	b2d9      	uxtb	r1, r3
 8004fba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc4:	400a      	ands	r2, r1
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f040 809c 	bne.w	800512c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ffc:	e853 3f00 	ldrex	r3, [r3]
 8005000:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005004:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005008:	66bb      	str	r3, [r7, #104]	@ 0x68
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	461a      	mov	r2, r3
 8005010:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005012:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005014:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005016:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005018:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800501a:	e841 2300 	strex	r3, r2, [r1]
 800501e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e6      	bne.n	8004ff4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	3308      	adds	r3, #8
 800502c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005030:	e853 3f00 	ldrex	r3, [r3]
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005038:	f023 0301 	bic.w	r3, r3, #1
 800503c:	667b      	str	r3, [r7, #100]	@ 0x64
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	3308      	adds	r3, #8
 8005044:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005046:	647a      	str	r2, [r7, #68]	@ 0x44
 8005048:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800504c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800504e:	e841 2300 	strex	r3, r2, [r1]
 8005052:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1e5      	bne.n	8005026 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2220      	movs	r2, #32
 800505e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d018      	beq.n	80050ae <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	e853 3f00 	ldrex	r3, [r3]
 8005088:	623b      	str	r3, [r7, #32]
   return(result);
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005090:	663b      	str	r3, [r7, #96]	@ 0x60
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	461a      	mov	r2, r3
 8005098:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800509a:	633b      	str	r3, [r7, #48]	@ 0x30
 800509c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050a2:	e841 2300 	strex	r3, r2, [r1]
 80050a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1e6      	bne.n	800507c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d12e      	bne.n	8005114 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	e853 3f00 	ldrex	r3, [r3]
 80050c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f023 0310 	bic.w	r3, r3, #16
 80050d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050da:	61fb      	str	r3, [r7, #28]
 80050dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	69b9      	ldr	r1, [r7, #24]
 80050e0:	69fa      	ldr	r2, [r7, #28]
 80050e2:	e841 2300 	strex	r3, r2, [r1]
 80050e6:	617b      	str	r3, [r7, #20]
   return(result);
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e6      	bne.n	80050bc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	f003 0310 	and.w	r3, r3, #16
 80050f8:	2b10      	cmp	r3, #16
 80050fa:	d103      	bne.n	8005104 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2210      	movs	r2, #16
 8005102:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800510a:	4619      	mov	r1, r3
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f7ff fad9 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005112:	e00b      	b.n	800512c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7fb f87d 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 800511a:	e007      	b.n	800512c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0208 	orr.w	r2, r2, #8
 800512a:	619a      	str	r2, [r3, #24]
}
 800512c:	bf00      	nop
 800512e:	3770      	adds	r7, #112	@ 0x70
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b09c      	sub	sp, #112	@ 0x70
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005142:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800514c:	2b22      	cmp	r3, #34	@ 0x22
 800514e:	f040 80b9 	bne.w	80052c4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005158:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005160:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005162:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005166:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800516a:	4013      	ands	r3, r2
 800516c:	b29a      	uxth	r2, r3
 800516e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005170:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	1c9a      	adds	r2, r3, #2
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005194:	b29b      	uxth	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	f040 809c 	bne.w	80052d4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051a4:	e853 3f00 	ldrex	r3, [r3]
 80051a8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80051aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	461a      	mov	r2, r3
 80051b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80051bc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80051c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80051c2:	e841 2300 	strex	r3, r2, [r1]
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80051c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1e6      	bne.n	800519c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	3308      	adds	r3, #8
 80051d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051d8:	e853 3f00 	ldrex	r3, [r3]
 80051dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	f023 0301 	bic.w	r3, r3, #1
 80051e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	3308      	adds	r3, #8
 80051ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80051ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80051f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051f6:	e841 2300 	strex	r3, r2, [r1]
 80051fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80051fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1e5      	bne.n	80051ce <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2220      	movs	r2, #32
 8005206:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d018      	beq.n	8005256 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	e853 3f00 	ldrex	r3, [r3]
 8005230:	61fb      	str	r3, [r7, #28]
   return(result);
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005238:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005244:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524a:	e841 2300 	strex	r3, r2, [r1]
 800524e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1e6      	bne.n	8005224 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800525a:	2b01      	cmp	r3, #1
 800525c:	d12e      	bne.n	80052bc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	60bb      	str	r3, [r7, #8]
   return(result);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f023 0310 	bic.w	r3, r3, #16
 8005278:	65bb      	str	r3, [r7, #88]	@ 0x58
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	461a      	mov	r2, r3
 8005280:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005282:	61bb      	str	r3, [r7, #24]
 8005284:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6979      	ldr	r1, [r7, #20]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	613b      	str	r3, [r7, #16]
   return(result);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e6      	bne.n	8005264 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b10      	cmp	r3, #16
 80052a2:	d103      	bne.n	80052ac <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2210      	movs	r2, #16
 80052aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80052b2:	4619      	mov	r1, r3
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f7ff fa05 	bl	80046c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80052ba:	e00b      	b.n	80052d4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7fa ffa9 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 80052c2:	e007      	b.n	80052d4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	699a      	ldr	r2, [r3, #24]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0208 	orr.w	r2, r2, #8
 80052d2:	619a      	str	r2, [r3, #24]
}
 80052d4:	bf00      	nop
 80052d6:	3770      	adds	r7, #112	@ 0x70
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <memset>:
 80052f0:	4402      	add	r2, r0
 80052f2:	4603      	mov	r3, r0
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d100      	bne.n	80052fa <memset+0xa>
 80052f8:	4770      	bx	lr
 80052fa:	f803 1b01 	strb.w	r1, [r3], #1
 80052fe:	e7f9      	b.n	80052f4 <memset+0x4>

08005300 <__libc_init_array>:
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	4d0d      	ldr	r5, [pc, #52]	@ (8005338 <__libc_init_array+0x38>)
 8005304:	4c0d      	ldr	r4, [pc, #52]	@ (800533c <__libc_init_array+0x3c>)
 8005306:	1b64      	subs	r4, r4, r5
 8005308:	10a4      	asrs	r4, r4, #2
 800530a:	2600      	movs	r6, #0
 800530c:	42a6      	cmp	r6, r4
 800530e:	d109      	bne.n	8005324 <__libc_init_array+0x24>
 8005310:	4d0b      	ldr	r5, [pc, #44]	@ (8005340 <__libc_init_array+0x40>)
 8005312:	4c0c      	ldr	r4, [pc, #48]	@ (8005344 <__libc_init_array+0x44>)
 8005314:	f000 f818 	bl	8005348 <_init>
 8005318:	1b64      	subs	r4, r4, r5
 800531a:	10a4      	asrs	r4, r4, #2
 800531c:	2600      	movs	r6, #0
 800531e:	42a6      	cmp	r6, r4
 8005320:	d105      	bne.n	800532e <__libc_init_array+0x2e>
 8005322:	bd70      	pop	{r4, r5, r6, pc}
 8005324:	f855 3b04 	ldr.w	r3, [r5], #4
 8005328:	4798      	blx	r3
 800532a:	3601      	adds	r6, #1
 800532c:	e7ee      	b.n	800530c <__libc_init_array+0xc>
 800532e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005332:	4798      	blx	r3
 8005334:	3601      	adds	r6, #1
 8005336:	e7f2      	b.n	800531e <__libc_init_array+0x1e>
 8005338:	08005398 	.word	0x08005398
 800533c:	08005398 	.word	0x08005398
 8005340:	08005398 	.word	0x08005398
 8005344:	0800539c 	.word	0x0800539c

08005348 <_init>:
 8005348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534a:	bf00      	nop
 800534c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800534e:	bc08      	pop	{r3}
 8005350:	469e      	mov	lr, r3
 8005352:	4770      	bx	lr

08005354 <_fini>:
 8005354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005356:	bf00      	nop
 8005358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535a:	bc08      	pop	{r3}
 800535c:	469e      	mov	lr, r3
 800535e:	4770      	bx	lr
