@INPROCEEDINGS{Huang:99:FinFET, 
    author	= { Xuejue Huang and Wen-Chin Lee and Charles Kuo and
		    Hisamoto, D. and Leland Chang and Kedzierski, J. and
		    Anderson, E. and Takeuchi, H. and Yang-Kyu Choi and
		    Asano, K. and Subramanian, V. and Tsu-Jae King and
		    Bokor, J. and Chenming Hu}, 
    booktitle	= {Electron Devices Meeting, 1999. IEDM '99. Technical Digest. International}, 
    title	= {Sub 50-nm {FinFET}: {PMOS}}, 
    year	= {1999}, 
    month	= {Dec}, 
    pages	= {67-70}, 
    keywords	= {MOSFET;nanotechnology;semiconductor device measurement;
		   semiconductor device models;1.2 V;18 nm;2.5 nm;45 nm;45 nm gate-length;
		   PMOS FinEET;device fabrication;double-gate device width;
		   high performance PMOSFETs;planar MOSFET process technologies;
		   quasi-planar nature;scaling;self-aligned double-gate MOSFET structure;
		   short channel effect suppression;simulation;CMOS technology;Etching;
		   Fabrication;FinFETs;Germanium silicon alloys;Laboratories;
		   MOSFET circuits;Oxidation;Silicon germanium;Surface topography}, 
    doi		= {10.1109/IEDM.1999.823848}
}
