<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>circuitsim.codegen API documentation</title>
<meta name="description" content="Verilog testbench code generation." />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitsim.codegen</code></h1>
</header>
<section id="section-intro">
<p>Verilog testbench code generation.</p>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">&#34;&#34;&#34;Verilog testbench code generation.&#34;&#34;&#34;
import uuid


def _uniquify(s, l):
    while s in l:
        s += f&#34;_{uuid.uuid4()}&#34;
    return s


def generate_testbench(output_dir, name, inputs, outputs, simulator):
    &#34;&#34;&#34;
    Generate testbench code that can be used to simulate a circuit.

    Parameters
    ----------
    output_dir: pathlib.Path
            Path to save tb and any extraneous files to.
    name: str
            The name of the module to be simulated.
    inputs: list of str
            The inputs to the module.
    outputs: list of str
            The outputs to the module.
    simulator: str
            The simulator tool to generate a testbench for.

    Returns
    -------
    str
            The generated testbench code.

    &#34;&#34;&#34;
    if simulator == &#34;verilator&#34;:
        tick = _uniquify(&#34;tick&#34;, inputs + outputs)
        tb = f&#34;module {name}_tb({tick});\n\n&#34;
        tb += f&#34;  input {tick};\n&#34;
        first_sim = _uniquify(&#34;first_sim&#34;, inputs + outputs)
        tb += f&#34;  reg {first_sim};\n\n&#34;
    else:
        tb = &#34;module tb;\n\n&#34;
    tb += &#34;\n&#34;.join(f&#34;  wire {i};&#34; for i in inputs) + &#34;\n\n&#34;
    tb += &#34;\n&#34;.join(f&#34;  wire {o};&#34; for o in outputs) + &#34;\n\n&#34;

    tb += f&#34;  {name} {name}_inst(\n&#34;
    tb += &#34;,\n&#34;.join(f&#34;    .{i}({i})&#34; for i in inputs + outputs)
    tb += &#34;\n  );\n\n&#34;

    ret = _uniquify(&#34;ret&#34;, inputs + outputs)
    tb += f&#34;  integer {ret};\n\n&#34;

    input_vector = _uniquify(&#34;input_vector&#34;, inputs + outputs)
    tb += f&#34;  reg [{len(inputs)-1}:0] {input_vector};\n\n&#34;

    input_concat = &#34;{&#34; + &#34;, &#34;.join(inputs) + &#34;}&#34;
    output_concat = &#34;{&#34; + &#34;, &#34;.join(outputs) + &#34;}&#34;

    tb += f&#34;  assign {input_concat} = {input_vector};\n\n&#34;

    infile = _uniquify(&#34;infile&#34;, inputs + outputs)
    outfile = _uniquify(&#34;outfile&#34;, inputs + outputs)
    infile_pointer = _uniquify(&#34;infile_pointer&#34;, inputs + outputs)
    outfile_pointer = _uniquify(&#34;outfile_pointer&#34;, inputs + outputs)

    tb += f&#34;  reg [999:0] {infile};\n&#34;
    tb += f&#34;  reg [999:0] {outfile};\n\n&#34;
    tb += f&#34;  integer {infile_pointer};\n&#34;
    tb += f&#34;  integer {outfile_pointer};\n\n&#34;

    tb += &#34;  initial begin\n&#34;
    tb += f&#39;    if (!$value$plusargs(&#34;input_file=%s&#34;, {infile})) begin\n&#39;
    tb += &#39;      $display(&#34;Error opening input file&#34;);\n&#39;
    tb += &#34;      $finish;\n&#34;
    tb += &#34;  end\n&#34;
    tb += f&#39;    if (!$value$plusargs(&#34;output_file=%s&#34;, {outfile})) begin\n&#39;
    tb += &#39;      $display(&#34;Error opening output file&#34;);\n&#39;
    tb += &#34;      $finish;\n&#34;
    tb += &#34;  end\n&#34;
    tb += f&#39;    {infile_pointer} = $fopen({infile}, &#34;r&#34;);\n&#39;
    tb += f&#39;    {outfile_pointer} = $fopen({outfile}, &#34;w&#34;);\n&#39;

    if simulator == &#34;verilator&#34;:
        tb += f&#34;    {first_sim} = 1;\n&#34;
        tb += &#34;  end\n\n&#34;
        tb += f&#34;  always@(posedge {tick}) begin\n&#34;
        tb += f&#34;    if ({first_sim}) begin\n&#34;
        tb += f&#34;      {first_sim} &lt;= 0;\n&#34;
        tb += &#34;    end\n&#34;
        tb += &#34;    else begin\n&#34;
        tb += f&#39;      $fdisplay({outfile_pointer}, &#34;%b&#34;, {output_concat});\n&#39;
        tb += &#34;    end\n&#34;
        tb += f&#34;    if ($feof({infile_pointer})) begin\n&#34;
        tb += f&#34;      $fclose({infile_pointer});\n&#34;
        tb += f&#34;      $fclose({outfile_pointer});\n&#34;
        tb += &#34;      $finish;\n&#34;
        tb += &#34;    end\n&#34;
        tb += f&#39;    $fscanf({infile_pointer}, &#34;%b\\n&#34;, {input_vector});\n&#39;
        tb += &#34;  end\n&#34;

        c = &#39;#include &#34;Vtb.h&#34;\n&#39;
        c += &#39;#include &#34;verilated.h&#34;\n&#39;
        c += &#39;#include &#34;verilated_vcd_c.h&#34;\n\n&#39;
        c += &#34;int main(int argc, char **argv, char **env) {\n&#34;
        c += &#34;  Verilated::commandArgs(argc, argv);\n&#34;
        c += &#34;  Vtb* top = new Vtb;\n&#34;
        c += &#34;  while(!Verilated::gotFinish()) {\n&#34;
        c += f&#34;    top-&gt;{tick} = 1;\n&#34;
        c += &#34;    top-&gt;eval();\n&#34;
        c += f&#34;    top-&gt;{tick} = 0;\n&#34;
        c += &#34;    top-&gt;eval();\n&#34;
        c += &#34;  }\n&#34;
        c += &#34;}\n&#34;
        with open(output_dir / &#34;tb.cpp&#34;, &#34;w&#34;) as f:
            f.write(c)
    else:
        tb += f&#39;    {infile_pointer} = $fopen({infile}, &#34;r&#34;);\n&#39;
        tb += f&#39;    {outfile_pointer} = $fopen({outfile}, &#34;w&#34;);\n&#39;
        tb += f&#34;    while (!$feof({infile_pointer})) begin\n&#34;
        tb += f&#39;      ret = $fscanf({infile_pointer}, &#34;%b\\n&#34;, {input_vector});\n&#39;
        tb += f&#39;      #1 $fdisplay({outfile_pointer}, &#34;%b&#34;, {output_concat});\n&#39;
        tb += &#34;    end\n&#34;
        tb += f&#34;    $fclose({infile_pointer});\n&#34;
        tb += f&#34;    $fclose({outfile_pointer});\n&#34;
        tb += &#34;  end\n&#34;
    tb += &#34;endmodule\n&#34;

    with open(output_dir / &#34;tb.v&#34;, &#34;w&#34;) as f:
        f.write(tb)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="circuitsim.codegen.generate_testbench"><code class="name flex">
<span>def <span class="ident">generate_testbench</span></span>(<span>output_dir, name, inputs, outputs, simulator)</span>
</code></dt>
<dd>
<div class="desc"><p>Generate testbench code that can be used to simulate a circuit.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>output_dir</code></strong> :&ensp;<code>pathlib.Path</code></dt>
<dd>Path to save tb and any extraneous files to.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>The name of the module to be simulated.</dd>
<dt><strong><code>inputs</code></strong> :&ensp;<code>list</code> of <code>str</code></dt>
<dd>The inputs to the module.</dd>
<dt><strong><code>outputs</code></strong> :&ensp;<code>list</code> of <code>str</code></dt>
<dd>The outputs to the module.</dd>
<dt><strong><code>simulator</code></strong> :&ensp;<code>str</code></dt>
<dd>The simulator tool to generate a testbench for.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>The generated testbench code.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def generate_testbench(output_dir, name, inputs, outputs, simulator):
    &#34;&#34;&#34;
    Generate testbench code that can be used to simulate a circuit.

    Parameters
    ----------
    output_dir: pathlib.Path
            Path to save tb and any extraneous files to.
    name: str
            The name of the module to be simulated.
    inputs: list of str
            The inputs to the module.
    outputs: list of str
            The outputs to the module.
    simulator: str
            The simulator tool to generate a testbench for.

    Returns
    -------
    str
            The generated testbench code.

    &#34;&#34;&#34;
    if simulator == &#34;verilator&#34;:
        tick = _uniquify(&#34;tick&#34;, inputs + outputs)
        tb = f&#34;module {name}_tb({tick});\n\n&#34;
        tb += f&#34;  input {tick};\n&#34;
        first_sim = _uniquify(&#34;first_sim&#34;, inputs + outputs)
        tb += f&#34;  reg {first_sim};\n\n&#34;
    else:
        tb = &#34;module tb;\n\n&#34;
    tb += &#34;\n&#34;.join(f&#34;  wire {i};&#34; for i in inputs) + &#34;\n\n&#34;
    tb += &#34;\n&#34;.join(f&#34;  wire {o};&#34; for o in outputs) + &#34;\n\n&#34;

    tb += f&#34;  {name} {name}_inst(\n&#34;
    tb += &#34;,\n&#34;.join(f&#34;    .{i}({i})&#34; for i in inputs + outputs)
    tb += &#34;\n  );\n\n&#34;

    ret = _uniquify(&#34;ret&#34;, inputs + outputs)
    tb += f&#34;  integer {ret};\n\n&#34;

    input_vector = _uniquify(&#34;input_vector&#34;, inputs + outputs)
    tb += f&#34;  reg [{len(inputs)-1}:0] {input_vector};\n\n&#34;

    input_concat = &#34;{&#34; + &#34;, &#34;.join(inputs) + &#34;}&#34;
    output_concat = &#34;{&#34; + &#34;, &#34;.join(outputs) + &#34;}&#34;

    tb += f&#34;  assign {input_concat} = {input_vector};\n\n&#34;

    infile = _uniquify(&#34;infile&#34;, inputs + outputs)
    outfile = _uniquify(&#34;outfile&#34;, inputs + outputs)
    infile_pointer = _uniquify(&#34;infile_pointer&#34;, inputs + outputs)
    outfile_pointer = _uniquify(&#34;outfile_pointer&#34;, inputs + outputs)

    tb += f&#34;  reg [999:0] {infile};\n&#34;
    tb += f&#34;  reg [999:0] {outfile};\n\n&#34;
    tb += f&#34;  integer {infile_pointer};\n&#34;
    tb += f&#34;  integer {outfile_pointer};\n\n&#34;

    tb += &#34;  initial begin\n&#34;
    tb += f&#39;    if (!$value$plusargs(&#34;input_file=%s&#34;, {infile})) begin\n&#39;
    tb += &#39;      $display(&#34;Error opening input file&#34;);\n&#39;
    tb += &#34;      $finish;\n&#34;
    tb += &#34;  end\n&#34;
    tb += f&#39;    if (!$value$plusargs(&#34;output_file=%s&#34;, {outfile})) begin\n&#39;
    tb += &#39;      $display(&#34;Error opening output file&#34;);\n&#39;
    tb += &#34;      $finish;\n&#34;
    tb += &#34;  end\n&#34;
    tb += f&#39;    {infile_pointer} = $fopen({infile}, &#34;r&#34;);\n&#39;
    tb += f&#39;    {outfile_pointer} = $fopen({outfile}, &#34;w&#34;);\n&#39;

    if simulator == &#34;verilator&#34;:
        tb += f&#34;    {first_sim} = 1;\n&#34;
        tb += &#34;  end\n\n&#34;
        tb += f&#34;  always@(posedge {tick}) begin\n&#34;
        tb += f&#34;    if ({first_sim}) begin\n&#34;
        tb += f&#34;      {first_sim} &lt;= 0;\n&#34;
        tb += &#34;    end\n&#34;
        tb += &#34;    else begin\n&#34;
        tb += f&#39;      $fdisplay({outfile_pointer}, &#34;%b&#34;, {output_concat});\n&#39;
        tb += &#34;    end\n&#34;
        tb += f&#34;    if ($feof({infile_pointer})) begin\n&#34;
        tb += f&#34;      $fclose({infile_pointer});\n&#34;
        tb += f&#34;      $fclose({outfile_pointer});\n&#34;
        tb += &#34;      $finish;\n&#34;
        tb += &#34;    end\n&#34;
        tb += f&#39;    $fscanf({infile_pointer}, &#34;%b\\n&#34;, {input_vector});\n&#39;
        tb += &#34;  end\n&#34;

        c = &#39;#include &#34;Vtb.h&#34;\n&#39;
        c += &#39;#include &#34;verilated.h&#34;\n&#39;
        c += &#39;#include &#34;verilated_vcd_c.h&#34;\n\n&#39;
        c += &#34;int main(int argc, char **argv, char **env) {\n&#34;
        c += &#34;  Verilated::commandArgs(argc, argv);\n&#34;
        c += &#34;  Vtb* top = new Vtb;\n&#34;
        c += &#34;  while(!Verilated::gotFinish()) {\n&#34;
        c += f&#34;    top-&gt;{tick} = 1;\n&#34;
        c += &#34;    top-&gt;eval();\n&#34;
        c += f&#34;    top-&gt;{tick} = 0;\n&#34;
        c += &#34;    top-&gt;eval();\n&#34;
        c += &#34;  }\n&#34;
        c += &#34;}\n&#34;
        with open(output_dir / &#34;tb.cpp&#34;, &#34;w&#34;) as f:
            f.write(c)
    else:
        tb += f&#39;    {infile_pointer} = $fopen({infile}, &#34;r&#34;);\n&#39;
        tb += f&#39;    {outfile_pointer} = $fopen({outfile}, &#34;w&#34;);\n&#39;
        tb += f&#34;    while (!$feof({infile_pointer})) begin\n&#34;
        tb += f&#39;      ret = $fscanf({infile_pointer}, &#34;%b\\n&#34;, {input_vector});\n&#39;
        tb += f&#39;      #1 $fdisplay({outfile_pointer}, &#34;%b&#34;, {output_concat});\n&#39;
        tb += &#34;    end\n&#34;
        tb += f&#34;    $fclose({infile_pointer});\n&#34;
        tb += f&#34;    $fclose({outfile_pointer});\n&#34;
        tb += &#34;  end\n&#34;
    tb += &#34;endmodule\n&#34;

    with open(output_dir / &#34;tb.v&#34;, &#34;w&#34;) as f:
        f.write(tb)</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitsim" href="index.html">circuitsim</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="circuitsim.codegen.generate_testbench" href="#circuitsim.codegen.generate_testbench">generate_testbench</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>