{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v " "Source file: C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1489459030038 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1489459030038 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v " "Source file: C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1489459030075 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1489459030075 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v " "Source file: C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1489459030111 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1489459030111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489459031781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459031782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:37:11 2017 " "Processing started: Mon Mar 13 22:37:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459031782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489459031782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489459031782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489459032339 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project.v(373) " "Verilog HDL warning at Project.v(373): extended using \"x\" or \"z\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 373 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1489459032415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459032420 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459032420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459032420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459032424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459032424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459032428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459032428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459032431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459032431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489459032484 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(136) " "Verilog HDL warning at Project.v(136): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 136 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1489459032602 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iomem Project.v(308) " "Verilog HDL Always Construct warning at Project.v(308): inferring latch(es) for variable \"iomem\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 308 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489459032836 "|Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(426) " "Verilog HDL Case Statement warning at Project.v(426): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 426 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1489459032842 "|Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(476) " "Verilog HDL Case Statement warning at Project.v(476): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 476 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1489459032844 "|Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(374) " "Verilog HDL Case Statement warning at Project.v(374): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1489459032844 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUfunc Project.v(371) " "Verilog HDL Always Construct warning at Project.v(371): inferring latch(es) for variable \"ALUfunc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489459032846 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Project.v(371) " "Verilog HDL Always Construct warning at Project.v(371): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489459032846 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Project.v(371) " "Inferred latch for \"next_state\[0\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Project.v(371) " "Inferred latch for \"next_state\[1\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Project.v(371) " "Inferred latch for \"next_state\[2\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Project.v(371) " "Inferred latch for \"next_state\[3\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] Project.v(371) " "Inferred latch for \"next_state\[4\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[0\] Project.v(371) " "Inferred latch for \"ALUfunc\[0\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033501 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[1\] Project.v(371) " "Inferred latch for \"ALUfunc\[1\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033502 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[2\] Project.v(371) " "Inferred latch for \"ALUfunc\[2\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033502 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[3\] Project.v(371) " "Inferred latch for \"ALUfunc\[3\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033502 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[4\] Project.v(371) " "Inferred latch for \"ALUfunc\[4\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033502 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUfunc\[5\] Project.v(371) " "Inferred latch for \"ALUfunc\[5\]\" at Project.v(371)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033502 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[0\] Project.v(311) " "Inferred latch for \"iomem\[0\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033503 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[1\] Project.v(311) " "Inferred latch for \"iomem\[1\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[2\] Project.v(311) " "Inferred latch for \"iomem\[2\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[3\] Project.v(311) " "Inferred latch for \"iomem\[3\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[4\] Project.v(311) " "Inferred latch for \"iomem\[4\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[5\] Project.v(311) " "Inferred latch for \"iomem\[5\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[6\] Project.v(311) " "Inferred latch for \"iomem\[6\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[7\] Project.v(311) " "Inferred latch for \"iomem\[7\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[8\] Project.v(311) " "Inferred latch for \"iomem\[8\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[9\] Project.v(311) " "Inferred latch for \"iomem\[9\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[10\] Project.v(311) " "Inferred latch for \"iomem\[10\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[11\] Project.v(311) " "Inferred latch for \"iomem\[11\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[12\] Project.v(311) " "Inferred latch for \"iomem\[12\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033504 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[13\] Project.v(311) " "Inferred latch for \"iomem\[13\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[14\] Project.v(311) " "Inferred latch for \"iomem\[14\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[15\] Project.v(311) " "Inferred latch for \"iomem\[15\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[16\] Project.v(311) " "Inferred latch for \"iomem\[16\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[17\] Project.v(311) " "Inferred latch for \"iomem\[17\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[18\] Project.v(311) " "Inferred latch for \"iomem\[18\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[19\] Project.v(311) " "Inferred latch for \"iomem\[19\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[20\] Project.v(311) " "Inferred latch for \"iomem\[20\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[21\] Project.v(311) " "Inferred latch for \"iomem\[21\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[22\] Project.v(311) " "Inferred latch for \"iomem\[22\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[23\] Project.v(311) " "Inferred latch for \"iomem\[23\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[24\] Project.v(311) " "Inferred latch for \"iomem\[24\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[25\] Project.v(311) " "Inferred latch for \"iomem\[25\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033505 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[26\] Project.v(311) " "Inferred latch for \"iomem\[26\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[27\] Project.v(311) " "Inferred latch for \"iomem\[27\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[28\] Project.v(311) " "Inferred latch for \"iomem\[28\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[29\] Project.v(311) " "Inferred latch for \"iomem\[29\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[30\] Project.v(311) " "Inferred latch for \"iomem\[30\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iomem\[31\] Project.v(311) " "Inferred latch for \"iomem\[31\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489459033506 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033673 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1489459033676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033677 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489459033677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:sxt0 " "Elaborating entity \"SXT\" for hierarchy \"SXT:sxt0\"" {  } { { "Project.v" "sxt0" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss0\"" {  } { { "Project.v" "ss0" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459033688 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem_rtl_0 " "Inferred RAM node \"dmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1489459034317 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem " "RAM logic \"imem\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "imem" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 136 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1489459034465 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regs " "RAM logic \"regs\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "regs" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 188 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1489459034465 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1489459034465 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[31\]\" " "Converted tri-state node \"memin\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[30\]\" " "Converted tri-state node \"memin\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[29\]\" " "Converted tri-state node \"memin\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[28\]\" " "Converted tri-state node \"memin\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[27\]\" " "Converted tri-state node \"memin\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[26\]\" " "Converted tri-state node \"memin\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[25\]\" " "Converted tri-state node \"memin\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[24\]\" " "Converted tri-state node \"memin\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[23\]\" " "Converted tri-state node \"memin\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[22\]\" " "Converted tri-state node \"memin\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[21\]\" " "Converted tri-state node \"memin\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[20\]\" " "Converted tri-state node \"memin\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[19\]\" " "Converted tri-state node \"memin\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[18\]\" " "Converted tri-state node \"memin\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[17\]\" " "Converted tri-state node \"memin\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[16\]\" " "Converted tri-state node \"memin\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[15\]\" " "Converted tri-state node \"memin\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[14\]\" " "Converted tri-state node \"memin\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[13\]\" " "Converted tri-state node \"memin\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[12\]\" " "Converted tri-state node \"memin\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[11\]\" " "Converted tri-state node \"memin\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[10\]\" " "Converted tri-state node \"memin\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[9\]\" " "Converted tri-state node \"memin\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[8\]\" " "Converted tri-state node \"memin\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[7\]\" " "Converted tri-state node \"memin\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[6\]\" " "Converted tri-state node \"memin\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[5\]\" " "Converted tri-state node \"memin\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[4\]\" " "Converted tri-state node \"memin\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[3\]\" " "Converted tri-state node \"memin\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[2\]\" " "Converted tri-state node \"memin\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[1\]\" " "Converted tri-state node \"memin\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[0\]\" " "Converted tri-state node \"memin\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1489459034695 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1489459034695 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE fmedian.mif " "Parameter INIT_FILE set to fmedian.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489459037538 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1489459037538 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1489459037538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fmedian.mif " "Parameter \"INIT_FILE\" = \"fmedian.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459037604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489459037604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1km1 " "Found entity 1: altsyncram_1km1" {  } { { "db/altsyncram_1km1.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/altsyncram_1km1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459037672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459037672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459037727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459037727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459037782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459037782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489459037838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489459037838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUfunc\[0\] " "Latch ALUfunc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\] " "Ports D and ENA on the latch are fed by the same signal state\[3\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038198 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUfunc\[3\] " "Latch ALUfunc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\] " "Ports D and ENA on the latch are fed by the same signal state\[4\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUfunc\[1\] " "Latch ALUfunc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\] " "Ports D and ENA on the latch are fed by the same signal state\[3\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUfunc\[2\] " "Latch ALUfunc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\] " "Ports D and ENA on the latch are fed by the same signal state\[4\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[3\] " "Latch iomem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[31\] " "Ports D and ENA on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[2\] " "Latch iomem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[31\] " "Ports D and ENA on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[1\] " "Latch iomem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[31\] " "Ports D and ENA on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[0\] " "Latch iomem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[31\] " "Ports D and ENA on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[7\] " "Latch iomem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038199 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[6\] " "Latch iomem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[5\] " "Latch iomem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[4\] " "Latch iomem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[9\] " "Latch iomem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iomem\[8\] " "Latch iomem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR MAR\[31\] " "Ports ENA and CLR on the latch are fed by the same signal MAR\[31\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[2\] " "Latch next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\] " "Ports D and ENA on the latch are fed by the same signal state\[4\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[0\] " "Latch next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[1\] " "Latch next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\] " "Ports D and ENA on the latch are fed by the same signal state\[3\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038200 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[4\] " "Latch next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\] " "Ports D and ENA on the latch are fed by the same signal state\[3\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038201 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[3\] " "Latch next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\] " "Ports D and ENA on the latch are fed by the same signal state\[4\]" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489459038201 ""}  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489459038201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1489459039683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.map.smsg " "Generated suppressed messages file C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489459041834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489459042104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489459042104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2060 " "Implemented 2060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489459042321 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489459042321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1927 " "Implemented 1927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489459042321 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1489459042321 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1489459042321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489459042321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459042366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:37:22 2017 " "Processing ended: Mon Mar 13 22:37:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459042366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459042366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459042366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489459042366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489459044799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459044800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:37:24 2017 " "Processing started: Mon Mar 13 22:37:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459044800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489459044800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489459044800 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489459044907 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1489459044907 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1489459044908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1489459045107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489459045134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489459045188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489459045188 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1489459045735 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489459045766 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489459045955 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489459050592 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 967 global CLKCTRL_G6 " "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 967 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1489459050786 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489459050786 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459050957 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489459052330 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489459052333 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052340 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052340 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1489459052340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489459052340 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[4\] state\[0\] " "Latch next_state\[4\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459052348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489459052348 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[2\] MAR\[0\] " "Latch iomem\[2\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459052349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489459052349 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489459052352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489459052368 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489459052369 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489459052370 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489459052370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489459052403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489459052407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489459052415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489459052423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489459052423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489459052429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489459052605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489459052610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489459052610 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1489459052651 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489459053132 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 4669 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 4669 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489459054900 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489459054904 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489459054984 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489459054984 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489459055299 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489459055302 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489459055379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1489459056225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489459056407 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489459056419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489459056419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489459056423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489459056624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489459056629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489459056629 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459056797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489459060348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459061591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489459061649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489459069879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459069880 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1489459069882 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489459070453 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 6 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 6 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489459074497 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1489459075270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489459078446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 11 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489459088466 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489459088466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:55 " "Fitter routing operations ending: elapsed time is 00:00:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459137402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.97 " "Total time spent on timing analysis during the Fitter is 4.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489459142869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489459143137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489459147592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489459147779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489459152201 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489459160093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.fit.smsg " "Generated suppressed messages file C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489459160839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1723 " "Peak virtual memory: 1723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459162633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:39:22 2017 " "Processing ended: Mon Mar 13 22:39:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459162633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459162633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459162633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489459162633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489459165543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459165544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:39:25 2017 " "Processing started: Mon Mar 13 22:39:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459165544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489459165544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489459165544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489459172788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459174563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:39:34 2017 " "Processing ended: Mon Mar 13 22:39:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459174563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459174563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459174563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489459174563 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489459175294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489459177864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459177866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:39:37 2017 " "Processing started: Mon Mar 13 22:39:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459177866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489459177866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489459177866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1489459178009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489459179196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489459179256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489459179256 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1489459180843 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1489459181085 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181100 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181100 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1489459181101 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459181120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459181120 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459181120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459181120 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181127 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489459181127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181140 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1489459181143 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1489459181160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.527 " "Worst-case setup slack is 9.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.527               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.527               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459181709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.749 " "Worst-case hold slack is 0.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.749               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459181827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459181837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459181843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.602               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.602               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459181858 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1489459181990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1489459182095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1489459187499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459187838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459187838 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459187838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459187838 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459187848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459187848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459187848 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489459187848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489459187848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.724 " "Worst-case setup slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.724               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459188125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.639 " "Worst-case hold slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.639               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459188240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459188246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459188250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.563               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.563               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459188257 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1489459188338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1489459188630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1489459194014 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459194372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459194372 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459194372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459194372 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194383 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489459194383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.702 " "Worst-case setup slack is 13.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.702               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.702               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459194524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.364               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459194657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459194664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459194667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.885               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459194675 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1489459194777 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459195764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459195764 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459195764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1489459195764 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489459195771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.229 " "Worst-case setup slack is 14.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.229               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.229               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459195883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.291               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459195991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459195991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459195998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489459196003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.885               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489459196013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489459198947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489459198947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459199136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:39:59 2017 " "Processing ended: Mon Mar 13 22:39:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459199136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459199136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459199136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489459199136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489459202083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459202083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:40:01 2017 " "Processing started: Mon Mar 13 22:40:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459202083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1489459202083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1489459202083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1489459203778 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1489459203799 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203817 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1489459203817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1489459203817 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state\[0\] " "Node: state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state\[2\] state\[0\] " "Latch next_state\[2\] is being clocked by state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459203834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1489459203834 "|Project|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAR\[0\] " "Node: MAR\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch iomem\[9\] MAR\[0\] " "Latch iomem\[9\] is being clocked by MAR\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489459203834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1489459203834 "|Project|MAR[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489459203847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1489459203847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1489459203878 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 19 " "(High) Rule A108: Design should not contain latches. Found 19 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[2\] " "Node  \"next_state\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[4\] " "Node  \"next_state\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 485 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[1\] " "Node  \"next_state\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[3\] " "Node  \"next_state\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 486 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[1\] " "Node  \"ALUfunc\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[2\] " "Node  \"ALUfunc\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc\[3\] " "Node  \"ALUfunc\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[9\] " "Node  \"iomem\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 592 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[5\] " "Node  \"iomem\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[6\] " "Node  \"iomem\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[3\] " "Node  \"iomem\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 526 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[4\] " "Node  \"iomem\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 480 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[1\] " "Node  \"iomem\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 524 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[8\] " "Node  \"iomem\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 476 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[7\] " "Node  \"iomem\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[0\] " "Node  \"iomem\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " iomem\[2\] " "Node  \"iomem\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 525 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " next_state\[0\] " "Node  \"next_state\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205284 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1489459205284 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 121 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 121 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " B\[3\] " "Node  \"B\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 5149 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " WideOr31~0 " "Node  \"WideOr31~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2368 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[2\] " "Node  \"state\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[4\] " "Node  \"state\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[1\] " "Node  \"ALUfunc\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[1\] " "Node  \"state\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[2\] " "Node  \"ALUfunc\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[3\] " "Node  \"ALUfunc\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Decoder6~1 " "Node  \"Decoder6~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2266 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " state\[3\] " "Node  \"state\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7251 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC~0 " "Node  \"PC~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2574 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_1km1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_1km1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1355 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2367 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7252 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector78~1 " "Node  \"Selector78~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[14\]~64 " "Node  \"memin\[14\]~64\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2048 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector17~0 " "Node  \"Selector17~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2044 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " dmem~39 " "Node  \"dmem~39\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1595 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[15\]~61 " "Node  \"memin\[15\]~61\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2025 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector79~1 " "Node  \"Selector79~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3028 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " memin\[0\]~0 " "Node  \"memin\[0\]~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1548 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7255 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_NODES_INFO" " Selector80~1 " "Node  \"Selector80~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205287 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489459205287 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489459205287 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 5149 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector75~0 " "Node  \"Selector75~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[0\]~0 " "Node  \"memin\[0\]~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1548 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[13\]~67 " "Node  \"memin\[13\]~67\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2069 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[4\]~41 " "Node  \"memin\[4\]~41\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1896 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[11\]~44 " "Node  \"memin\[11\]~44\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1918 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[3\]~5 " "Node  \"memin\[3\]~5\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1602 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[6\]~31 " "Node  \"memin\[6\]~31\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1838 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2367 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[8\]~57 " "Node  \"memin\[8\]~57\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2004 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[12\]~70 " "Node  \"memin\[12\]~70\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2091 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[5\]~36 " "Node  \"memin\[5\]~36\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1867 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " ALUfunc\[0\] " "Node  \"ALUfunc\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 371 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector81~1 " "Node  \"Selector81~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3020 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector78~1 " "Node  \"Selector78~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3024 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector80~1 " "Node  \"Selector80~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3016 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector79~1 " "Node  \"Selector79~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 3028 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7251 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[9\]~52 " "Node  \"memin\[9\]~52\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1975 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " Selector76~1 " "Node  \"Selector76~1\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2371 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[2\]~10 " "Node  \"memin\[2\]~10\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1646 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[4\] " "Node  \"MAR\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 471 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 7252 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[5\] " "Node  \"MAR\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " MAR\[7\] " "Node  \"MAR\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[15\]~61 " "Node  \"memin\[15\]~61\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 2025 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " B\[1\] " "Node  \"B\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 528 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " memin\[1\]~16 " "Node  \"memin\[1\]~16\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 1683 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_NODES_INFO" " B\[3\] " "Node  \"B\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v" 217 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" { { 0 { 0 ""} 0 530 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489459205292 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489459205292 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489459205292 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "171 19 " "Design Assistant information: finished post-fitting analysis of current design -- generated 171 information messages and 19 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1489459205294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:40:05 2017 " "Processing ended: Mon Mar 13 22:40:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459205437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1489459205437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1489459208068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489459208069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 22:40:07 2017 " "Processing started: Mon Mar 13 22:40:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489459208069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489459208069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489459208069 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1489459209567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1489459211059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459211424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:40:11 2017 " "Processing ended: Mon Mar 13 22:40:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459211424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459211424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459211424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489459211424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus II Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489459212193 ""}
