{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567728753806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567728753806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 21:12:33 2019 " "Processing started: Thu Sep 05 21:12:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567728753806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567728753806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula20190905 -c aula20190905 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula20190905 -c aula20190905" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567728753806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567728754451 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula20190905_QSYS.qsys " "Elaborating Qsys system entity \"aula20190905_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728754531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:36 Progress: Loading aula20190905/aula20190905_QSYS.qsys " "2019.09.05.21:12:36 Progress: Loading aula20190905/aula20190905_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728756803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:37 Progress: Reading input file " "2019.09.05.21:12:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728757163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:37 Progress: Adding clk_50 \[clock_source 13.0\] " "2019.09.05.21:12:37 Progress: Adding clk_50 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728757210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:37 Progress: Parameterizing module clk_50 " "2019.09.05.21:12:37 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728757429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:37 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\] " "2019.09.05.21:12:37 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728757444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module nios2_qsys " "2019.09.05.21:12:38 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module onchip_memory2_0 " "2019.09.05.21:12:38 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module jtag_uart " "2019.09.05.21:12:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module key " "2019.09.05.21:12:38 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module sw " "2019.09.05.21:12:38 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module ledg " "2019.09.05.21:12:38 Progress: Parameterizing module ledg" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding ledr \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding ledr \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module ledr " "2019.09.05.21:12:38 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding hex6 \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding hex6 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module hex6 " "2019.09.05.21:12:38 Progress: Parameterizing module hex6" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Adding hex7 \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.05.21:12:38 Progress: Adding hex7 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing module hex7 " "2019.09.05.21:12:38 Progress: Parameterizing module hex7" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Building connections " "2019.09.05.21:12:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Parameterizing connections " "2019.09.05.21:12:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:38 Progress: Validating " "2019.09.05.21:12:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728758929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.05.21:12:39 Progress: Done reading input file " "2019.09.05.21:12:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728759782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula20190905_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula20190905_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728760157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula20190905_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula20190905_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728760157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula20190905_QSYS: Generating aula20190905_QSYS \"aula20190905_QSYS\" for QUARTUS_SYNTH " "Aula20190905_QSYS: Generating aula20190905_QSYS \"aula20190905_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728762475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections " "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728762760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728762772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 21 modules, 70 connections " "Merlin_translator_transform: After transform: 21 modules, 70 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728763344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 42 modules, 174 connections " "Merlin_domain_transform: After transform: 42 modules, 174 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 53 modules, 207 connections " "Merlin_router_transform: After transform: 53 modules, 207 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 54 modules, 209 connections " "Reset_adaptation_transform: After transform: 54 modules, 209 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections " "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 75 modules, 267 connections " "Merlin_mm_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections " "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728764979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula20190905_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1567728765784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'aula20190905_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'aula20190905_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728766549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula20190905_QSYS_nios2_qsys --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0001_nios2_qsys_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0001_nios2_qsys_gen//aula20190905_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula20190905_QSYS_nios2_qsys --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0001_nios2_qsys_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0001_nios2_qsys_gen//aula20190905_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728766549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:48 (*) Starting Nios II generation " "Nios2_qsys: # 2019.09.05 21:12:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:48 (*)   Checking for plaintext license. " "Nios2_qsys: # 2019.09.05 21:12:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Couldn't query license setup in Quartus directory C:/altera/web_13.0sp1/quartus " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Couldn't query license setup in Quartus directory C:/altera/web_13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Plaintext license not found. " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Creating all objects for CPU " "Nios2_qsys: # 2019.09.05 21:12:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:51 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2019.09.05 21:12:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:51 (*)   Creating plain-text RTL " "Nios2_qsys: # 2019.09.05 21:12:51 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.09.05 21:12:55 (*) Done Nios II generation " "Nios2_qsys: # 2019.09.05 21:12:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'aula20190905_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'aula20190905_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"aula20190905_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"aula20190905_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'aula20190905_QSYS_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'aula20190905_QSYS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula20190905_QSYS_onchip_memory2_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0002_onchip_memory2_0_gen//aula20190905_QSYS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula20190905_QSYS_onchip_memory2_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0002_onchip_memory2_0_gen//aula20190905_QSYS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728775345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'aula20190905_QSYS_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'aula20190905_QSYS_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"aula20190905_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"aula20190905_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'aula20190905_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'aula20190905_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula20190905_QSYS_jtag_uart --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0003_jtag_uart_gen//aula20190905_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula20190905_QSYS_jtag_uart --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0003_jtag_uart_gen//aula20190905_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'aula20190905_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'aula20190905_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"aula20190905_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"aula20190905_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'aula20190905_QSYS_key' " "Key: Starting RTL generation for module 'aula20190905_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_key --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0004_key_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0004_key_gen//aula20190905_QSYS_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_key --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0004_key_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0004_key_gen//aula20190905_QSYS_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'aula20190905_QSYS_key' " "Key: Done RTL generation for module 'aula20190905_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"key\" " "Key: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'aula20190905_QSYS_sw' " "Sw: Starting RTL generation for module 'aula20190905_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_sw --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0005_sw_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0005_sw_gen//aula20190905_QSYS_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_sw --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0005_sw_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0005_sw_gen//aula20190905_QSYS_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728776975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'aula20190905_QSYS_sw' " "Sw: Done RTL generation for module 'aula20190905_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"sw\" " "Sw: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Starting RTL generation for module 'aula20190905_QSYS_ledg' " "Ledg: Starting RTL generation for module 'aula20190905_QSYS_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_ledg --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0006_ledg_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0006_ledg_gen//aula20190905_QSYS_ledg_component_configuration.pl  --do_build_sim=0  \] " "Ledg:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_ledg --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0006_ledg_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0006_ledg_gen//aula20190905_QSYS_ledg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Done RTL generation for module 'aula20190905_QSYS_ledg' " "Ledg: Done RTL generation for module 'aula20190905_QSYS_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"ledg\" " "Ledg: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"ledg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex6: Starting RTL generation for module 'aula20190905_QSYS_hex6' " "Hex6: Starting RTL generation for module 'aula20190905_QSYS_hex6'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex6:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_hex6 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0007_hex6_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0007_hex6_gen//aula20190905_QSYS_hex6_component_configuration.pl  --do_build_sim=0  \] " "Hex6:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190905_QSYS_hex6 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0007_hex6_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8145_2326410459663751825.dir/0007_hex6_gen//aula20190905_QSYS_hex6_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex6: Done RTL generation for module 'aula20190905_QSYS_hex6' " "Hex6: Done RTL generation for module 'aula20190905_QSYS_hex6'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex6: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"hex6\" " "Hex6: \"aula20190905_QSYS\" instantiated altera_avalon_pio \"hex6\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"aula20190905_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"aula20190905_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"aula20190905_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"aula20190905_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728777986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"aula20190905_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"aula20190905_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula20190905_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula20190905_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula20190905_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula20190905_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula20190905_QSYS\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula20190905_QSYS\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula20190905_QSYS\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula20190905_QSYS\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula20190905_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula20190905_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula20190905_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula20190905_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula20190905_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula20190905_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula20190905_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula20190905_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula20190905_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula20190905_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula20190905_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula20190905_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula20190905_QSYS: Done aula20190905_QSYS\" with 21 modules, 107 files, 2185644 bytes " "Aula20190905_QSYS: Done aula20190905_QSYS\" with 21 modules, 107 files, 2185644 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1567728778408 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula20190905_QSYS.qsys " "Finished elaborating Qsys system entity \"aula20190905_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728779439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_sw " "Found entity 1: aula20190905_QSYS_sw" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_sw.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_rsp_xbar_mux " "Found entity 1: aula20190905_QSYS_rsp_xbar_mux" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_rsp_xbar_demux " "Found entity 1: aula20190905_QSYS_rsp_xbar_demux" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_onchip_memory2_0 " "Found entity 1: aula20190905_QSYS_onchip_memory2_0" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_test_bench " "Found entity 1: aula20190905_QSYS_nios2_qsys_test_bench" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: aula20190905_QSYS_nios2_qsys_oci_test_bench" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: aula20190905_QSYS_nios2_qsys_register_bank_a_module" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: aula20190905_QSYS_nios2_qsys_register_bank_b_module" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190905_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: aula20190905_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190905_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: aula20190905_QSYS_nios2_qsys_nios2_ocimem" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula20190905_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: aula20190905_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula20190905_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: aula20190905_QSYS_nios2_qsys_nios2_oci_break" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula20190905_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: aula20190905_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula20190905_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: aula20190905_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula20190905_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: aula20190905_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula20190905_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: aula20190905_QSYS_nios2_qsys_nios2_oci_im" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula20190905_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: aula20190905_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula20190905_QSYS_nios2_qsys_nios2_oci " "Found entity 20: aula20190905_QSYS_nios2_qsys_nios2_oci" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula20190905_QSYS_nios2_qsys " "Found entity 21: aula20190905_QSYS_nios2_qsys" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_ledg " "Found entity 1: aula20190905_QSYS_ledg" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_ledg.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_key " "Found entity 1: aula20190905_QSYS_key" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_key.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: aula20190905_QSYS_jtag_uart_sim_scfifo_w" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_jtag_uart_scfifo_w " "Found entity 2: aula20190905_QSYS_jtag_uart_scfifo_w" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190905_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: aula20190905_QSYS_jtag_uart_sim_scfifo_r" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190905_QSYS_jtag_uart_scfifo_r " "Found entity 4: aula20190905_QSYS_jtag_uart_scfifo_r" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190905_QSYS_jtag_uart " "Found entity 5: aula20190905_QSYS_jtag_uart" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_irq_mapper " "Found entity 1: aula20190905_QSYS_irq_mapper" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190905_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at aula20190905_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728779634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190905_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at aula20190905_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728779635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_id_router_default_decode " "Found entity 1: aula20190905_QSYS_id_router_default_decode" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779637 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_id_router " "Found entity 2: aula20190905_QSYS_id_router" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_hex6.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_hex6.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_hex6 " "Found entity 1: aula20190905_QSYS_hex6" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_hex6.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_hex6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_cmd_xbar_mux " "Found entity 1: aula20190905_QSYS_cmd_xbar_mux" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_cmd_xbar_demux " "Found entity 1: aula20190905_QSYS_cmd_xbar_demux" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190905_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at aula20190905_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728779669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190905_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at aula20190905_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728779669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/aula20190905_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190905_qsys/synthesis/submodules/aula20190905_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_addr_router_default_decode " "Found entity 1: aula20190905_QSYS_addr_router_default_decode" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779671 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_addr_router " "Found entity 2: aula20190905_QSYS_addr_router" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190905_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779744 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190905_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728779756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728779755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: aula20190905_qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780437 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_onchip_memory2_0_s1_translator " "Found entity 1: aula20190905_qsys_onchip_memory2_0_s1_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_nios2_qsys_jtag_debug_module_translator-rtl " "Found design unit 1: aula20190905_qsys_nios2_qsys_jtag_debug_module_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780444 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_nios2_qsys_jtag_debug_module_translator " "Found entity 1: aula20190905_qsys_nios2_qsys_jtag_debug_module_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_nios2_qsys_instruction_master_translator-rtl " "Found design unit 1: aula20190905_qsys_nios2_qsys_instruction_master_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780451 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_nios2_qsys_instruction_master_translator " "Found entity 1: aula20190905_qsys_nios2_qsys_instruction_master_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_nios2_qsys_data_master_translator-rtl " "Found design unit 1: aula20190905_qsys_nios2_qsys_data_master_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780457 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_nios2_qsys_data_master_translator " "Found entity 1: aula20190905_qsys_nios2_qsys_data_master_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_ledg_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_ledg_s1_translator-rtl " "Found design unit 1: aula20190905_qsys_ledg_s1_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780464 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_ledg_s1_translator " "Found entity 1: aula20190905_qsys_ledg_s1_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_key_s1_translator-rtl " "Found design unit 1: aula20190905_qsys_key_s1_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780470 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_key_s1_translator " "Found entity 1: aula20190905_qsys_key_s1_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780477 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905_qsys/synthesis/aula20190905_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905_qsys/synthesis/aula20190905_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905_QSYS-rtl " "Found design unit 1: aula20190905_QSYS-rtl" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780499 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS " "Found entity 1: aula20190905_QSYS" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190905.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190905.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190905-c_aula20190905 " "Found design unit 1: aula20190905-c_aula20190905" {  } { { "aula20190905.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780505 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190905 " "Found entity 1: aula20190905" {  } { { "aula20190905.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/aula20190905_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/aula20190905_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS " "Found entity 1: aula20190905_QSYS" {  } { { "db/ip/aula20190905_QSYS/aula20190905_QSYS.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/aula20190905_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780532 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula20190905_QSYS/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190905_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at aula20190905_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728780595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190905_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at aula20190905_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728780595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_addr_router_default_decode " "Found entity 1: aula20190905_QSYS_addr_router_default_decode" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780595 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_addr_router " "Found entity 2: aula20190905_QSYS_addr_router" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_cmd_xbar_demux " "Found entity 1: aula20190905_QSYS_cmd_xbar_demux" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_cmd_xbar_mux " "Found entity 1: aula20190905_QSYS_cmd_xbar_mux" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_hex6.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_hex6.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_hex6 " "Found entity 1: aula20190905_QSYS_hex6" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_hex6.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_hex6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190905_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at aula20190905_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728780626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190905_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at aula20190905_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567728780626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_id_router_default_decode " "Found entity 1: aula20190905_QSYS_id_router_default_decode" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_id_router " "Found entity 2: aula20190905_QSYS_id_router" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_irq_mapper " "Found entity 1: aula20190905_QSYS_irq_mapper" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: aula20190905_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_jtag_uart_scfifo_w " "Found entity 2: aula20190905_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190905_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: aula20190905_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190905_QSYS_jtag_uart_scfifo_r " "Found entity 4: aula20190905_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190905_QSYS_jtag_uart " "Found entity 5: aula20190905_QSYS_jtag_uart" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_key " "Found entity 1: aula20190905_QSYS_key" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_key.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_ledg " "Found entity 1: aula20190905_QSYS_ledg" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_ledg.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: aula20190905_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190905_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: aula20190905_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190905_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: aula20190905_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190905_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: aula20190905_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula20190905_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: aula20190905_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula20190905_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: aula20190905_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula20190905_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: aula20190905_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula20190905_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: aula20190905_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula20190905_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: aula20190905_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula20190905_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: aula20190905_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula20190905_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: aula20190905_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula20190905_QSYS_nios2_qsys_nios2_oci " "Found entity 20: aula20190905_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula20190905_QSYS_nios2_qsys " "Found entity 21: aula20190905_QSYS_nios2_qsys" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: aula20190905_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_nios2_qsys_test_bench " "Found entity 1: aula20190905_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_onchip_memory2_0 " "Found entity 1: aula20190905_QSYS_onchip_memory2_0" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_rsp_xbar_demux " "Found entity 1: aula20190905_QSYS_rsp_xbar_demux" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_rsp_xbar_mux " "Found entity 1: aula20190905_QSYS_rsp_xbar_mux" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula20190905_qsys/submodules/aula20190905_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula20190905_qsys/submodules/aula20190905_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190905_QSYS_sw " "Found entity 1: aula20190905_QSYS_sw" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_sw.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728780782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728780782 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780798 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780813 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780845 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190905_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at aula20190905_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/ip/aula20190905_QSYS/submodules/aula20190905_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1567728780860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula20190905 " "Elaborating entity \"aula20190905\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567728781001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS aula20190905_QSYS:xnios " "Elaborating entity \"aula20190905_QSYS\" for hierarchy \"aula20190905_QSYS:xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728781032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"aula20190905_QSYS_nios2_qsys\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728781798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_test_bench aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_test_bench:the_aula20190905_QSYS_nios2_qsys_test_bench " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_test_bench\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_test_bench:the_aula20190905_QSYS_nios2_qsys_test_bench\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_test_bench" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728781985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_register_bank_a_module aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_register_bank_a" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190905_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"aula20190905_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782157 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728782157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbh1 " "Found entity 1: altsyncram_dbh1" {  } { { "db/altsyncram_dbh1.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_dbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728782251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728782251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dbh1 aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dbh1:auto_generated " "Elaborating entity \"altsyncram_dbh1\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_a_module:aula20190905_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_register_bank_b_module aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_register_bank_b" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190905_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"aula20190905_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782657 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728782657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ebh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ebh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ebh1 " "Found entity 1: altsyncram_ebh1" {  } { { "db/altsyncram_ebh1.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_ebh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728782751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728782751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ebh1 aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ebh1:auto_generated " "Elaborating entity \"altsyncram_ebh1\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_register_bank_b_module:aula20190905_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ebh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728782751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_debug aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728783188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_debug:the_aula20190905_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783188 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728783188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_ocimem aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_ociram_sp_ram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190905_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"aula20190905_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783298 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728783298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ho81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ho81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ho81 " "Found entity 1: altsyncram_ho81" {  } { { "db/altsyncram_ho81.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_ho81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728783392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728783392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ho81 aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ho81:auto_generated " "Elaborating entity \"altsyncram_ho81\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_ocimem:the_aula20190905_QSYS_nios2_qsys_nios2_ocimem\|aula20190905_QSYS_nios2_qsys_ociram_sp_ram_module:aula20190905_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ho81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_avalon_reg aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_avalon_reg:the_aula20190905_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_avalon_reg:the_aula20190905_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_break aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_break:the_aula20190905_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_break:the_aula20190905_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk:the_aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk:the_aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_itrace aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_itrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_itrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace\|aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode:aula20190905_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace:the_aula20190905_QSYS_nios2_qsys_nios2_oci_dtrace\|aula20190905_QSYS_nios2_qsys_nios2_oci_td_mode:aula20190905_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_fifo aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728783954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count:aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count:aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc:aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc:aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc:aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc:aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "aula20190905_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_oci_test_bench aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_oci_test_bench:the_aula20190905_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_fifo:the_aula20190905_QSYS_nios2_qsys_nios2_oci_fifo\|aula20190905_QSYS_nios2_qsys_oci_test_bench:the_aula20190905_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784110 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "aula20190905_QSYS_nios2_qsys_oci_test_bench " "Entity \"aula20190905_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1567728784110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_pib aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_pib:the_aula20190905_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_pib:the_aula20190905_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_nios2_oci_im aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_im:the_aula20190905_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_nios2_oci_im:the_aula20190905_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" "the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728784407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_nios2_qsys:nios2_qsys\|aula20190905_QSYS_nios2_qsys_nios2_oci:the_aula20190905_QSYS_nios2_qsys_nios2_oci\|aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190905_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_onchip_memory2_0 aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"aula20190905_QSYS_onchip_memory2_0\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "onchip_memory2_0" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190905_QSYS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"aula20190905_QSYS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784595 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728784595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ukd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ukd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ukd1 " "Found entity 1: altsyncram_ukd1" {  } { { "db/altsyncram_ukd1.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_ukd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728784704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728784704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ukd1 aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated " "Elaborating entity \"altsyncram_ukd1\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728784704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728785612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728785612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_ukd1.tdf" "decode3" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_ukd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728785615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728785726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728785726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ukd1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_ukd1.tdf" "mux2" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_ukd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728785730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_jtag_uart aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"aula20190905_QSYS_jtag_uart\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "jtag_uart" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_jtag_uart_scfifo_w aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"aula20190905_QSYS_jtag_uart_scfifo_w\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "the_aula20190905_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786378 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728786378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728786908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728786908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728786923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567728787033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567728787033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_w:the_aula20190905_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_jtag_uart_scfifo_r aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_r:the_aula20190905_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"aula20190905_QSYS_jtag_uart_scfifo_r\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|aula20190905_QSYS_jtag_uart_scfifo_r:the_aula20190905_QSYS_jtag_uart_scfifo_r\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "the_aula20190905_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "aula20190905_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567728787283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"aula20190905_QSYS:xnios\|aula20190905_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:aula20190905_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787283 ""}  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567728787283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_key aula20190905_QSYS:xnios\|aula20190905_QSYS_key:key " "Elaborating entity \"aula20190905_QSYS_key\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_key:key\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "key" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_sw aula20190905_QSYS:xnios\|aula20190905_QSYS_sw:sw " "Elaborating entity \"aula20190905_QSYS_sw\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_sw:sw\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "sw" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_ledg aula20190905_QSYS:xnios\|aula20190905_QSYS_ledg:ledg " "Elaborating entity \"aula20190905_QSYS_ledg\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_ledg:ledg\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "ledg" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_hex6 aula20190905_QSYS:xnios\|aula20190905_QSYS_hex6:hex6 " "Elaborating entity \"aula20190905_QSYS_hex6\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_hex6:hex6\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "hex6" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_nios2_qsys_instruction_master_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"aula20190905_qsys_nios2_qsys_instruction_master_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_instruction_master_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787408 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787423 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787423 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787423 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787423 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787423 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" "nios2_qsys_instruction_master_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_nios2_qsys_data_master_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"aula20190905_qsys_nios2_qsys_data_master_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_data_master_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787486 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190905_qsys_nios2_qsys_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787486 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190905_qsys_nios2_qsys_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787486 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190905_qsys_nios2_qsys_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787486 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190905_qsys_nios2_qsys_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787486 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190905_qsys_nios2_qsys_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787486 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" "nios2_qsys_data_master_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_nios2_qsys_jtag_debug_module_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"aula20190905_qsys_nios2_qsys_jtag_debug_module_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787564 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787564 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_onchip_memory2_0_s1_translator aula20190905_QSYS:xnios\|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"aula20190905_qsys_onchip_memory2_0_s1_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190905_qsys_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787642 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190905_QSYS:xnios\|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator aula20190905_QSYS:xnios\|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787720 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190905_QSYS:xnios\|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_key_s1_translator aula20190905_QSYS:xnios\|aula20190905_qsys_key_s1_translator:key_s1_translator " "Elaborating entity \"aula20190905_qsys_key_s1_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_key_s1_translator:key_s1_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "key_s1_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190905_qsys_key_s1_translator.vhd(53) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787783 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190905_qsys_key_s1_translator.vhd(54) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787783 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190905_qsys_key_s1_translator.vhd(55) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787783 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190905_qsys_key_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787783 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190905_qsys_key_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787783 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190905_qsys_key_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190905_qsys_key_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190905_qsys_key_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190905_qsys_key_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190905_qsys_key_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write aula20190905_qsys_key_s1_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190905_qsys_key_s1_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata aula20190905_qsys_key_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190905_qsys_key_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190905_qsys_key_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190905_qsys_key_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190905_qsys_key_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787798 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_key_s1_translator:key_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190905_QSYS:xnios\|aula20190905_qsys_key_s1_translator:key_s1_translator\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_key_s1_translator:key_s1_translator\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" "key_s1_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_key_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_qsys_ledg_s1_translator aula20190905_QSYS:xnios\|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator " "Elaborating entity \"aula20190905_qsys_ledg_s1_translator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "ledg_s1_translator" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190905_qsys_ledg_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190905_qsys_ledg_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190905_qsys_ledg_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190905_qsys_ledg_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190905_qsys_ledg_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190905_qsys_ledg_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190905_qsys_ledg_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190905_qsys_ledg_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190905_qsys_ledg_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190905_qsys_ledg_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190905_qsys_ledg_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190905_qsys_ledg_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190905_qsys_ledg_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190905_qsys_ledg_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_qsys_ledg_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567728787876 "|aula20190905|aula20190905_QSYS:xnios|aula20190905_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190905_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190905_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190905_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190905_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728787970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent aula20190905_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"aula20190905_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor aula20190905_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"aula20190905_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo aula20190905_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"aula20190905_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 2898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_addr_router aula20190905_QSYS:xnios\|aula20190905_QSYS_addr_router:addr_router " "Elaborating entity \"aula20190905_QSYS_addr_router\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_addr_router:addr_router\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "addr_router" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_addr_router_default_decode aula20190905_QSYS:xnios\|aula20190905_QSYS_addr_router:addr_router\|aula20190905_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"aula20190905_QSYS_addr_router_default_decode\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_addr_router:addr_router\|aula20190905_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_id_router aula20190905_QSYS:xnios\|aula20190905_QSYS_id_router:id_router " "Elaborating entity \"aula20190905_QSYS_id_router\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_id_router:id_router\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "id_router" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_id_router_default_decode aula20190905_QSYS:xnios\|aula20190905_QSYS_id_router:id_router\|aula20190905_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"aula20190905_QSYS_id_router_default_decode\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_id_router:id_router\|aula20190905_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aula20190905_QSYS:xnios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aula20190905_QSYS:xnios\|altera_reset_controller:rst_controller\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "rst_controller" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aula20190905_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aula20190905_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_cmd_xbar_demux aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"aula20190905_QSYS_cmd_xbar_demux\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "cmd_xbar_demux" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_cmd_xbar_mux aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"aula20190905_QSYS_cmd_xbar_mux\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "cmd_xbar_mux" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_rsp_xbar_demux aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"aula20190905_QSYS_rsp_xbar_demux\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "rsp_xbar_demux" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_rsp_xbar_mux aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"aula20190905_QSYS_rsp_xbar_mux\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "rsp_xbar_mux" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/aula20190905_QSYS_rsp_xbar_mux.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190905_QSYS_irq_mapper aula20190905_QSYS:xnios\|aula20190905_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"aula20190905_QSYS_irq_mapper\" for hierarchy \"aula20190905_QSYS:xnios\|aula20190905_QSYS_irq_mapper:irq_mapper\"" {  } { { "aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" "irq_mapper" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905_QSYS/synthesis/aula20190905_QSYS.vhd" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728788877 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hex6 xnios " "Port \"hex6\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hex7 xnios " "Port \"hex7\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "key xnios " "Port \"key\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ledg xnios " "Port \"ledg\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ledr xnios " "Port \"ledr\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sw xnios " "Port \"sw\" does not exist in macrofunction \"xnios\"" {  } { { "aula20190905.vhd" "xnios" { Text "C:/Users/Aluno/Documents/Dispositivos/aula20190905/aula20190905.vhd" 39 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567728790174 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567728790236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/Dispositivos/aula20190905/output_files/aula20190905.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/Dispositivos/aula20190905/output_files/aula20190905.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567728790721 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 149 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 149 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567728791189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 05 21:13:11 2019 " "Processing ended: Thu Sep 05 21:13:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567728791189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567728791189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567728791189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567728791189 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 149 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 149 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567728791908 ""}
