

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Fri Jul 19 22:30:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        sobel_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	8  / (!tmp)
	5  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [2/2] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 10 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 12 [1/2] (1.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols)"   --->   Operation 12 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/2] (1.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows)"   --->   Operation 13 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inter_pix_V_V), !map !51"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_pix_V_V), !map !55"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !59"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !65"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_pix_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:22]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inter_pix_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:23]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:24]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:25]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:26]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%PIXNUM = mul nsw i32 %cols_read, %rows_read" [sobel_hls/sobel.cpp:28]   --->   Operation 24 'mul' 'PIXNUM' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [sobel_hls/sobel.cpp:30]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%x = phi i31 [ 0, %0 ], [ %x_1, %2 ]" [sobel_hls/sobel.cpp:30]   --->   Operation 26 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%x_cast = zext i31 %x to i32" [sobel_hls/sobel.cpp:30]   --->   Operation 27 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %x_cast, %PIXNUM" [sobel_hls/sobel.cpp:30]   --->   Operation 28 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.52ns)   --->   "%x_1 = add i31 %x, 1" [sobel_hls/sobel.cpp:30]   --->   Operation 29 'add' 'x_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [sobel_hls/sobel.cpp:30]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %inter_pix_V_V)" [sobel_hls/sobel.cpp:37]   --->   Operation 31 'read' 'tmp_V_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 10.2>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %inter_pix_V_V)" [sobel_hls/sobel.cpp:37]   --->   Operation 32 'read' 'tmp_V_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%new_pix_2 = trunc i32 %tmp_V_1 to i8" [sobel_hls/sobel.cpp:38]   --->   Operation 33 'trunc' 'new_pix_2' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%new_pix_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_1, i32 8, i32 15)" [sobel_hls/sobel.cpp:39]   --->   Operation 34 'partselect' 'new_pix_1' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_1, i32 16, i32 23)" [sobel_hls/sobel.cpp:37]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl3_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_2, i6 0)" [sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:41]   --->   Operation 36 'bitconcatenate' 'p_shl3_i' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_i_cast = zext i14 %p_shl3_i to i15" [sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:41]   --->   Operation 37 'zext' 'p_shl3_i_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2, i1 false)" [sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:41]   --->   Operation 38 'bitconcatenate' 'p_shl4_i' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl4_i_cast = zext i9 %p_shl4_i to i15" [sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:41]   --->   Operation 39 'zext' 'p_shl4_i_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i8 %new_pix_1 to i16" [sobel_hls/sobel.cpp:10->sobel_hls/sobel.cpp:41]   --->   Operation 40 'zext' 'tmp_9_i' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %new_pix_1, i7 0)" [sobel_hls/sobel.cpp:10->sobel_hls/sobel.cpp:41]   --->   Operation 41 'bitconcatenate' 'p_shl_i' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i15 %p_shl_i to i16" [sobel_hls/sobel.cpp:10->sobel_hls/sobel.cpp:41]   --->   Operation 42 'zext' 'p_shl_i_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %new_pix_2 to i13" [sobel_hls/sobel.cpp:11->sobel_hls/sobel.cpp:41]   --->   Operation 43 'zext' 'tmp_i_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (3.36ns)   --->   "%tmp_mul2 = mul i13 25, %tmp_i_cast" [sobel_hls/sobel.cpp:11->sobel_hls/sobel.cpp:41]   --->   Operation 44 'mul' 'tmp_mul2' <Predicate = (tmp)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (1.81ns)   --->   "%tmp1 = add i15 %p_shl3_i_cast, %p_shl4_i_cast" [sobel_hls/sobel.cpp:12->sobel_hls/sobel.cpp:41]   --->   Operation 45 'add' 'tmp1' <Predicate = (tmp)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i15 %tmp1 to i16" [sobel_hls/sobel.cpp:12->sobel_hls/sobel.cpp:41]   --->   Operation 46 'zext' 'tmp1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.94ns)   --->   "%tmp2 = add i16 %p_shl_i_cast, %tmp_9_i" [sobel_hls/sobel.cpp:12->sobel_hls/sobel.cpp:41]   --->   Operation 47 'add' 'tmp2' <Predicate = (tmp)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_add0 = add i16 %tmp2, %tmp1_cast" [sobel_hls/sobel.cpp:12->sobel_hls/sobel.cpp:41]   --->   Operation 48 'add' 'tmp_add0' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (3.02ns)   --->   "%tmp_add1 = add i13 128, %tmp_mul2" [sobel_hls/sobel.cpp:13->sobel_hls/sobel.cpp:41]   --->   Operation 49 'add' 'tmp_add1' <Predicate = (tmp)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_add1_cast = zext i13 %tmp_add1 to i16" [sobel_hls/sobel.cpp:13->sobel_hls/sobel.cpp:41]   --->   Operation 50 'zext' 'tmp_add1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_3_i = add i16 %tmp_add0, %tmp_add1_cast" [sobel_hls/sobel.cpp:14->sobel_hls/sobel.cpp:41]   --->   Operation 51 'add' 'tmp_3_i' <Predicate = (tmp)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_3_i, i32 8, i32 15)" [sobel_hls/sobel.cpp:17->sobel_hls/sobel.cpp:41]   --->   Operation 52 'partselect' 'tmp_5_i' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 53 [1/1] (1.91ns)   --->   "%gray = add i8 16, %tmp_5_i" [sobel_hls/sobel.cpp:17->sobel_hls/sobel.cpp:41]   --->   Operation 53 'add' 'gray' <Predicate = (tmp)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 -1, i8 %gray, i8 %gray, i8 %gray)" [sobel_hls/sobel.cpp:47]   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_pix_V_V, i32 %p_Result_s)" [sobel_hls/sobel.cpp:48]   --->   Operation 55 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [sobel_hls/sobel.cpp:30]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [sobel_hls/sobel.cpp:31]   --->   Operation 57 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_pix_V_V, i32 %p_Result_s)" [sobel_hls/sobel.cpp:48]   --->   Operation 58 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)" [sobel_hls/sobel.cpp:50]   --->   Operation 59 'specregionend' 'empty' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [sobel_hls/sobel.cpp:30]   --->   Operation 60 'br' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (0.00ns)   --->   "ret void" [sobel_hls/sobel.cpp:51]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (0.00ns)   --->   "ret void" [sobel_hls/sobel.cpp:51]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ inter_pix_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_pix_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read     (read           ) [ 0001000000]
rows_read     (read           ) [ 0001000000]
StgValue_14   (specbitsmap    ) [ 0000000000]
StgValue_15   (specbitsmap    ) [ 0000000000]
StgValue_16   (specbitsmap    ) [ 0000000000]
StgValue_17   (specbitsmap    ) [ 0000000000]
StgValue_18   (spectopmodule  ) [ 0000000000]
StgValue_19   (specinterface  ) [ 0000000000]
StgValue_20   (specinterface  ) [ 0000000000]
StgValue_21   (specinterface  ) [ 0000000000]
StgValue_22   (specinterface  ) [ 0000000000]
StgValue_23   (specinterface  ) [ 0000000000]
PIXNUM        (mul            ) [ 0000111100]
StgValue_25   (br             ) [ 0001111100]
x             (phi            ) [ 0000100000]
x_cast        (zext           ) [ 0000000000]
tmp           (icmp           ) [ 0000111100]
x_1           (add            ) [ 0001111100]
StgValue_30   (br             ) [ 0000000000]
tmp_V_1       (read           ) [ 0000000000]
new_pix_2     (trunc          ) [ 0000000000]
new_pix_1     (partselect     ) [ 0000000000]
tmp_2         (partselect     ) [ 0000000000]
p_shl3_i      (bitconcatenate ) [ 0000000000]
p_shl3_i_cast (zext           ) [ 0000000000]
p_shl4_i      (bitconcatenate ) [ 0000000000]
p_shl4_i_cast (zext           ) [ 0000000000]
tmp_9_i       (zext           ) [ 0000000000]
p_shl_i       (bitconcatenate ) [ 0000000000]
p_shl_i_cast  (zext           ) [ 0000000000]
tmp_i_cast    (zext           ) [ 0000000000]
tmp_mul2      (mul            ) [ 0000000000]
tmp1          (add            ) [ 0000000000]
tmp1_cast     (zext           ) [ 0000000000]
tmp2          (add            ) [ 0000000000]
tmp_add0      (add            ) [ 0000000000]
tmp_add1      (add            ) [ 0000000000]
tmp_add1_cast (zext           ) [ 0000000000]
tmp_3_i       (add            ) [ 0000000000]
tmp_5_i       (partselect     ) [ 0000101000]
gray          (add            ) [ 0000000000]
p_Result_s    (bitconcatenate ) [ 0000100100]
tmp_1         (specregionbegin) [ 0000000000]
StgValue_57   (specpipeline   ) [ 0000000000]
StgValue_58   (write          ) [ 0000000000]
empty         (specregionend  ) [ 0000000000]
StgValue_60   (br             ) [ 0001111100]
StgValue_62   (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_pix_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pix_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="x_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="1"/>
<pin id="109" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="31" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="PIXNUM_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="PIXNUM/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="new_pix_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_pix_2/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="new_pix_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="5" slack="0"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_pix_1/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_shl3_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_shl3_i_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_i_cast/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_shl4_i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_shl4_i_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_i_cast/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_9_i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_shl_i_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_i_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp1_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="15" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_add0_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="0"/>
<pin id="224" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_add0/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_add1_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_add1_cast/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="5" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="gray_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gray/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="8" slack="0"/>
<pin id="256" dir="0" index="4" bw="8" slack="0"/>
<pin id="257" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="264" class="1007" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="13" slack="0"/>
<pin id="268" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_mul2/5 tmp_add1/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="cols_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="rows_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="PIXNUM_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="PIXNUM "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="292" class="1005" name="x_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_5_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_Result_s_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="72" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="111" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="111" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="94" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="94" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="151" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="151" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="141" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="141" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="137" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="169" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="181" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="185" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="211" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="246" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="246" pin="2"/><net_sink comp="251" pin=3"/></net>

<net id="262"><net_src comp="246" pin="2"/><net_sink comp="251" pin=4"/></net>

<net id="263"><net_src comp="251" pin="5"/><net_sink comp="100" pin=2"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="201" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="276"><net_src comp="82" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="281"><net_src comp="88" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="286"><net_src comp="118" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="291"><net_src comp="126" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="131" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="300"><net_src comp="236" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="305"><net_src comp="251" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_pix_V_V | {7 }
 - Input state : 
	Port: sobel_filter : inter_pix_V_V | {4 }
	Port: sobel_filter : rows | {1 }
	Port: sobel_filter : cols | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		x_cast : 1
		tmp : 2
		x_1 : 1
		StgValue_30 : 3
	State 5
		p_shl3_i : 1
		p_shl3_i_cast : 2
		p_shl4_i : 1
		p_shl4_i_cast : 2
		tmp_9_i : 1
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_i_cast : 1
		tmp_mul2 : 2
		tmp1 : 3
		tmp1_cast : 4
		tmp2 : 3
		tmp_add0 : 5
		tmp_add1 : 3
		tmp_add1_cast : 4
		tmp_3_i : 6
		tmp_5_i : 7
	State 6
		p_Result_s : 1
		StgValue_55 : 2
	State 7
		empty : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      x_1_fu_131      |    0    |    0    |    38   |
|          |      tmp1_fu_205     |    0    |    0    |    19   |
|    add   |      tmp2_fu_215     |    0    |    0    |    21   |
|          |    tmp_add0_fu_221   |    0    |    0    |    16   |
|          |    tmp_3_i_fu_230    |    0    |    0    |    16   |
|          |      gray_fu_246     |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |     PIXNUM_fu_118    |    3    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|   icmp   |      tmp_fu_126      |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_264      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    grp_read_fu_82    |    0    |    0    |    0    |
|   read   |    grp_read_fu_88    |    0    |    0    |    0    |
|          |    grp_read_fu_94    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_100   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     x_cast_fu_122    |    0    |    0    |    0    |
|          | p_shl3_i_cast_fu_169 |    0    |    0    |    0    |
|          | p_shl4_i_cast_fu_181 |    0    |    0    |    0    |
|   zext   |    tmp_9_i_fu_185    |    0    |    0    |    0    |
|          |  p_shl_i_cast_fu_197 |    0    |    0    |    0    |
|          |   tmp_i_cast_fu_201  |    0    |    0    |    0    |
|          |   tmp1_cast_fu_211   |    0    |    0    |    0    |
|          | tmp_add1_cast_fu_227 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   new_pix_2_fu_137   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   new_pix_1_fu_141   |    0    |    0    |    0    |
|partselect|     tmp_2_fu_151     |    0    |    0    |    0    |
|          |    tmp_5_i_fu_236    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    p_shl3_i_fu_161   |    0    |    0    |    0    |
|bitconcatenate|    p_shl4_i_fu_173   |    0    |    0    |    0    |
|          |    p_shl_i_fu_189    |    0    |    0    |    0    |
|          |   p_Result_s_fu_251  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   163   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  PIXNUM_reg_283  |   32   |
| cols_read_reg_273|   32   |
|p_Result_s_reg_302|   32   |
| rows_read_reg_278|   32   |
|  tmp_5_i_reg_297 |    8   |
|    tmp_reg_288   |    1   |
|    x_1_reg_292   |   31   |
|     x_reg_107    |   31   |
+------------------+--------+
|       Total      |   199  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   199  |   172  |
+-----------+--------+--------+--------+--------+
