[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368044",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10452314",
        "articleTitle": "Rowhammer Vulnerability of DRAMs in 3-D Integration",
        "volume": "32",
        "issue": "5",
        "startPage": "967",
        "endPage": "971",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086441905,
                "preferredName": "Eduardo Ortega",
                "firstName": "Eduardo",
                "lastName": "Ortega"
            },
            {
                "id": 37086300748,
                "preferredName": "Jonti Talukdar",
                "firstName": "Jonti",
                "lastName": "Talukdar"
            },
            {
                "id": 37410251500,
                "preferredName": "Woohyun Paik",
                "firstName": "Woohyun",
                "lastName": "Paik"
            },
            {
                "id": 37573167400,
                "preferredName": "Tyler Bletsch",
                "firstName": "Tyler",
                "lastName": "Bletsch"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3344413",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10374088",
        "articleTitle": "A Low-Power 0.68-Gbps Data Communication System for Capacitive Digital Isolator With 1.9-ns Propagation Delay",
        "volume": "32",
        "issue": "5",
        "startPage": "952",
        "endPage": "956",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086388572,
                "preferredName": "Isa Altoobaji",
                "firstName": "Isa",
                "lastName": "Altoobaji"
            },
            {
                "id": 37085683938,
                "preferredName": "Ahmad Hassan",
                "firstName": "Ahmad",
                "lastName": "Hassan"
            },
            {
                "id": 38636705600,
                "preferredName": "Mohamed Ali",
                "firstName": "Mohamed",
                "lastName": "Ali"
            },
            {
                "id": 37273900300,
                "preferredName": "Yves Audet",
                "firstName": "Yves",
                "lastName": "Audet"
            },
            {
                "id": 37601628100,
                "preferredName": "Ahmed Lakhssassi",
                "firstName": "Ahmed",
                "lastName": "Lakhssassi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3393989",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10520312",
        "articleTitle": "An Unconditional Evenly Spaced STRO With a New Mitigated Drafting Effect Muller C-Element",
        "volume": "32",
        "issue": "8",
        "startPage": "1564",
        "endPage": "1568",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 144269293311567,
                "preferredName": "M. Vafaieenezhad",
                "firstName": "M.",
                "lastName": "Vafaieenezhad"
            },
            {
                "id": 38278109200,
                "preferredName": "M. B. Ghaznavi-Ghoushchi",
                "firstName": "M. B.",
                "lastName": "Ghaznavi-Ghoushchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3336020",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10336769",
        "articleTitle": "A 12.93\u201316 Gb/s Reference-Less Baud-Rate CDR Circuit With One-Tap DFE and Semirotational Frequency Detection",
        "volume": "32",
        "issue": "4",
        "startPage": "787",
        "endPage": "791",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 468724711208465,
                "preferredName": "Hsi-Kai Peng",
                "firstName": "Hsi-Kai",
                "lastName": "Peng"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3414158",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10571817",
        "articleTitle": "A 28-nm Dual-Mode Explicit Class-F $_{23}$  VCO With Low-Loss CM Return Path Achieving 70\u2013400-kHz 1/ $f^{3}$  PN Corner Over 4.9\u20137.3-GHz TR",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089623827,
                "preferredName": "Shan Lu",
                "firstName": "Shan",
                "lastName": "Lu"
            },
            {
                "id": 37087221685,
                "preferredName": "Danyu Wu",
                "firstName": "Danyu",
                "lastName": "Wu"
            },
            {
                "id": 37085896911,
                "preferredName": "Xuan Guo",
                "firstName": "Xuan",
                "lastName": "Guo"
            },
            {
                "id": 37089903412,
                "preferredName": "Hanbo Jia",
                "firstName": "Hanbo",
                "lastName": "Jia"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            },
            {
                "id": 37406549100,
                "preferredName": "Xinyu Liu",
                "firstName": "Xinyu",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3419700",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10587011",
        "articleTitle": "Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "0",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090066396,
                "preferredName": "Kasra Ahmadi",
                "firstName": "Kasra",
                "lastName": "Ahmadi"
            },
            {
                "id": 37086060071,
                "preferredName": "Saeed Aghapour",
                "firstName": "Saeed",
                "lastName": "Aghapour"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari Kermani",
                "firstName": "Mehran Mozaffari",
                "lastName": "Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3335232",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10345554",
        "articleTitle": "An Energy-Efficient Spiking Neural Network Accelerator Based on Spatio-Temporal Redundancy Reduction",
        "volume": "32",
        "issue": "4",
        "startPage": "782",
        "endPage": "786",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089273649,
                "preferredName": "Chenjia Xie",
                "firstName": "Chenjia",
                "lastName": "Xie"
            },
            {
                "id": 37088900528,
                "preferredName": "Zhuang Shao",
                "firstName": "Zhuang",
                "lastName": "Shao"
            },
            {
                "id": 37089915988,
                "preferredName": "Zhichao Chen",
                "firstName": "Zhichao",
                "lastName": "Chen"
            },
            {
                "id": 37072435200,
                "preferredName": "Yuan Du",
                "firstName": "Yuan",
                "lastName": "Du"
            },
            {
                "id": 38467916100,
                "preferredName": "Li Du",
                "firstName": "Li",
                "lastName": "Du"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3377723",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10491140",
        "articleTitle": "A 0.7-pJ/b 12.5-Gb/s Reference-Less Subsampling Clock and Data Recovery Circuit",
        "volume": "32",
        "issue": "6",
        "startPage": "1169",
        "endPage": "1172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088803079,
                "preferredName": "Jongchan An",
                "firstName": "Jongchan",
                "lastName": "An"
            },
            {
                "id": 37088802720,
                "preferredName": "Seung-Myeong Yu",
                "firstName": "Seung-Myeong",
                "lastName": "Yu"
            },
            {
                "id": 37089993180,
                "preferredName": "Gwangmyeong An",
                "firstName": "Gwangmyeong",
                "lastName": "An"
            },
            {
                "id": 37089982149,
                "preferredName": "Bongsu Kim",
                "firstName": "Bongsu",
                "lastName": "Kim"
            },
            {
                "id": 37089997263,
                "preferredName": "Hyunsu Jang",
                "firstName": "Hyunsu",
                "lastName": "Jang"
            },
            {
                "id": 38066305400,
                "preferredName": "Sewook Hwang",
                "firstName": "Sewook",
                "lastName": "Hwang"
            },
            {
                "id": 37308873800,
                "preferredName": "Junyoung Song",
                "firstName": "Junyoung",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3328978",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10314489",
        "articleTitle": "Scalable All-Analog LDOs With Reduced Input Offset Variability Using Digital Synthesis Flow in 65-nm CMOS",
        "volume": "32",
        "issue": "1",
        "startPage": "190",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086088779,
                "preferredName": "Shourya Gupta",
                "firstName": "Shourya",
                "lastName": "Gupta"
            },
            {
                "id": 37086158682,
                "preferredName": "Shuo Li",
                "firstName": "Shuo",
                "lastName": "Li"
            },
            {
                "id": 37267284100,
                "preferredName": "Benton H. Calhoun",
                "firstName": "Benton H.",
                "lastName": "Calhoun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409674",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10559442",
        "articleTitle": "A Hardware and Software Co-Design for Energy-Efficient Neural Network Accelerator With Multiplication-Less Folded-Accumulative PE for Radar-Based Hand Gesture Recognition",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 967706976237738,
                "preferredName": "Fan Li",
                "firstName": "Fan",
                "lastName": "Li"
            },
            {
                "id": 615891524195312,
                "preferredName": "Yunqi Guan",
                "firstName": "Yunqi",
                "lastName": "Guan"
            },
            {
                "id": 37085845088,
                "preferredName": "Wenbin Ye",
                "firstName": "Wenbin",
                "lastName": "Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3421563",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10587312",
        "articleTitle": "An Area-Efficient Systolic Array Redundancy Architecture for Reliable AI Accelerator",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37088950765,
                "preferredName": "Jongho Park",
                "firstName": "Jongho",
                "lastName": "Park"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3422994",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10599393",
        "articleTitle": "High-Accuracy and Low-Multiplication Recursive Discrete Cosine Transform Algorithm Design and Its Realization in Mel-Scale Frequency Cepstral Coefficients",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37530687900,
                "preferredName": "Shin-Chi Lai",
                "firstName": "Shin-Chi",
                "lastName": "Lai"
            },
            {
                "id": 37089858552,
                "preferredName": "Szu-Ting Wang",
                "firstName": "Szu-Ting",
                "lastName": "Wang"
            },
            {
                "id": 37089282015,
                "preferredName": "Yi-Chang Zhu",
                "firstName": "Yi-Chang",
                "lastName": "Zhu"
            },
            {
                "id": 37089277977,
                "preferredName": "Ying-Hsiu Hung",
                "firstName": "Ying-Hsiu",
                "lastName": "Hung"
            },
            {
                "id": 37280316200,
                "preferredName": "Jeng-Dao Lee",
                "firstName": "Jeng-Dao",
                "lastName": "Lee"
            },
            {
                "id": 715879923184580,
                "preferredName": "Wei-Da Chen",
                "firstName": "Wei-Da",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3392617",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10510403",
        "articleTitle": "Symmetric and Multiphase-Interleaved Ladder Bucks for DC Capacitors Elimination",
        "volume": "32",
        "issue": "8",
        "startPage": "1554",
        "endPage": "1558",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37721947400,
                "preferredName": "Loai G. Salem",
                "firstName": "Loai G.",
                "lastName": "Salem"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368355",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10460757",
        "articleTitle": "Trade-Offs in Design of Wide-Band Inverter-Based Amplifiers",
        "volume": "32",
        "issue": "7",
        "startPage": "1364",
        "endPage": "1368",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088657889,
                "preferredName": "Behdad Jamadi",
                "firstName": "Behdad",
                "lastName": "Jamadi"
            },
            {
                "id": 37086243490,
                "preferredName": "Shiuh-Hua Wood Chiang",
                "firstName": "Shiuh-Hua Wood",
                "lastName": "Chiang"
            },
            {
                "id": 37269997800,
                "preferredName": "Armin Tajalli",
                "firstName": "Armin",
                "lastName": "Tajalli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3318230",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10272389",
        "articleTitle": "An Improved DEM for Multibit DT \u03a3\u0394Ms Based on Poles Splitting Technique and Segmented VQ",
        "volume": "32",
        "issue": "1",
        "startPage": "200",
        "endPage": "204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 374722989686073,
                "preferredName": "Ke Chang",
                "firstName": "Ke",
                "lastName": "Chang"
            },
            {
                "id": 37089462956,
                "preferredName": "Qian Xing",
                "firstName": "Qian",
                "lastName": "Xing"
            },
            {
                "id": 843718507959294,
                "preferredName": "Guoliang Jia",
                "firstName": "Guoliang",
                "lastName": "Jia"
            },
            {
                "id": 38120579900,
                "preferredName": "Yang Pu",
                "firstName": "Yang",
                "lastName": "Pu"
            },
            {
                "id": 37089929685,
                "preferredName": "Yan Wang",
                "firstName": "Yan",
                "lastName": "Wang"
            },
            {
                "id": 37090028324,
                "preferredName": "Yuxin Wang",
                "firstName": "Yuxin",
                "lastName": "Wang"
            },
            {
                "id": 37089613103,
                "preferredName": "Yanlong Zhang",
                "firstName": "Yanlong",
                "lastName": "Zhang"
            },
            {
                "id": 37086041055,
                "preferredName": "Guohe Zhang",
                "firstName": "Guohe",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3349564",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10399378",
        "articleTitle": "A Wideband Input Buffer Based on Cascade Complementary Source Follower",
        "volume": "32",
        "issue": "5",
        "startPage": "962",
        "endPage": "966",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086494188,
                "preferredName": "Dengquan Li",
                "firstName": "Dengquan",
                "lastName": "Li"
            },
            {
                "id": 37089626862,
                "preferredName": "Tian Feng",
                "firstName": "Tian",
                "lastName": "Feng"
            },
            {
                "id": 37089627000,
                "preferredName": "Jiale Ding",
                "firstName": "Jiale",
                "lastName": "Ding"
            },
            {
                "id": 37085857735,
                "preferredName": "Yi Shen",
                "firstName": "Yi",
                "lastName": "Shen"
            },
            {
                "id": 37085862161,
                "preferredName": "Shubin Liu",
                "firstName": "Shubin",
                "lastName": "Liu"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3367300",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10445309",
        "articleTitle": "A 6.25-MHz 3.4-mW Single Clock DPWM Technique Using Matrix Shift Array",
        "volume": "32",
        "issue": "5",
        "startPage": "972",
        "endPage": "976",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089586538,
                "preferredName": "Oliver Lexter July A. Jose",
                "firstName": "Oliver Lexter July A.",
                "lastName": "Jose"
            },
            {
                "id": 37089806388,
                "preferredName": "Venkata Naveen Kolakaluri",
                "firstName": "Venkata Naveen",
                "lastName": "Kolakaluri"
            },
            {
                "id": 37088986431,
                "preferredName": "Ralph Gerard B. Sangalang",
                "firstName": "Ralph Gerard B.",
                "lastName": "Sangalang"
            },
            {
                "id": 37085625628,
                "preferredName": "Lean Karlo S. Tolentino",
                "firstName": "Lean Karlo S.",
                "lastName": "Tolentino"
            },
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3387986",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10506805",
        "articleTitle": "Dual-Rail Precharge Logic-Based Side-Channel Countermeasure for DNN Systolic Array",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 430475874442350,
                "preferredName": "Le Wu",
                "firstName": "Le",
                "lastName": "Wu"
            },
            {
                "id": 37535430800,
                "preferredName": "Liji Wu",
                "firstName": "Liji",
                "lastName": "Wu"
            },
            {
                "id": 37537449700,
                "preferredName": "Xiangmin Zhang",
                "firstName": "Xiangmin",
                "lastName": "Zhang"
            },
            {
                "id": 37088568937,
                "preferredName": "Munkhbaatar Chinbat",
                "firstName": "Munkhbaatar",
                "lastName": "Chinbat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409650",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10555024",
        "articleTitle": "Securing Against Side-Channel Attacks With Wide-Range In Situ Random Voltage Dithering on Async-Logic AES Engine",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088885650,
                "preferredName": "Jun-Sheng Ng",
                "firstName": "Jun-Sheng",
                "lastName": "Ng"
            },
            {
                "id": 37088885923,
                "preferredName": "Juncheng Chen",
                "firstName": "Juncheng",
                "lastName": "Chen"
            },
            {
                "id": 37086881016,
                "preferredName": "Nay Aung Kyaw",
                "firstName": "Nay Aung",
                "lastName": "Kyaw"
            },
            {
                "id": 37265465500,
                "preferredName": "Kwen-Siong Chong",
                "firstName": "Kwen-Siong",
                "lastName": "Chong"
            },
            {
                "id": 37271115600,
                "preferredName": "Bah-Hwee Gwee",
                "firstName": "Bah-Hwee",
                "lastName": "Gwee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3416725",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10579788",
        "articleTitle": "Dynamic Neural Fields Accelerator Design for a Millimeter-Scale Tracking System",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089005774,
                "preferredName": "Yuyang Li",
                "firstName": "Yuyang",
                "lastName": "Li"
            },
            {
                "id": 37089842861,
                "preferredName": "Vijay Shankaran Vivekanand",
                "firstName": "Vijay Shankaran",
                "lastName": "Vivekanand"
            },
            {
                "id": 37085826323,
                "preferredName": "Rajkumar Kubendran",
                "firstName": "Rajkumar",
                "lastName": "Kubendran"
            },
            {
                "id": 38239724700,
                "preferredName": "Inhee Lee",
                "firstName": "Inhee",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3337205",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10345506",
        "articleTitle": "An Open-Loop VCO-ADC Based on a Linearized Current Control Technique",
        "volume": "32",
        "issue": "3",
        "startPage": "587",
        "endPage": "591",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086859939,
                "preferredName": "Mahsa Zareie",
                "firstName": "Mahsa",
                "lastName": "Zareie"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            },
            {
                "id": 516095915473353,
                "preferredName": "Ezz El-Masry",
                "firstName": "Ezz",
                "lastName": "El-Masry"
            },
            {
                "id": 37086827594,
                "preferredName": "Ximing Fu",
                "firstName": "Ximing",
                "lastName": "Fu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418888",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10582884",
        "articleTitle": "A 28 nm 16-kb Sign-Extension-Less Digital-Compute-in-Memory Macro With Extension-Friendly Compute Units and Accuracy-Adjustable Adder-Tree",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086351200,
                "preferredName": "Xin Si",
                "firstName": "Xin",
                "lastName": "Si"
            },
            {
                "id": 37089623254,
                "preferredName": "Fangyuan Dong",
                "firstName": "Fangyuan",
                "lastName": "Dong"
            },
            {
                "id": 37089770991,
                "preferredName": "Shengnan He",
                "firstName": "Shengnan",
                "lastName": "He"
            },
            {
                "id": 37087295801,
                "preferredName": "Yuhui Shi",
                "firstName": "Yuhui",
                "lastName": "Shi"
            },
            {
                "id": 37089593945,
                "preferredName": "Anran Yin",
                "firstName": "Anran",
                "lastName": "Yin"
            },
            {
                "id": 37089770898,
                "preferredName": "Hui Gao",
                "firstName": "Hui",
                "lastName": "Gao"
            },
            {
                "id": 37089595505,
                "preferredName": "Xiang Li",
                "firstName": "Xiang",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368189",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10452313",
        "articleTitle": "Unveiling the Advantages of Full Coherency Architecture for FPSoC Systems",
        "volume": "32",
        "issue": "8",
        "startPage": "1549",
        "endPage": "1553",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 356789980301855,
                "preferredName": "Enlai Li",
                "firstName": "Enlai",
                "lastName": "Li"
            },
            {
                "id": 37534467700,
                "preferredName": "Sharad Sinha",
                "firstName": "Sharad",
                "lastName": "Sinha"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3425817",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10599559",
        "articleTitle": "Functionally Possible Path Delay Faults With High Functional Switching Activity",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            },
            {
                "id": 388696432872933,
                "preferredName": "Yervant Zorian",
                "firstName": "Yervant",
                "lastName": "Zorian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3414298",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10566710",
        "articleTitle": "A Dual-Mode Continuous-Time Sigma\u2013Delta Modulator With a Reconfigurable Loop Filter Based on a Single Op-Amp Resonator",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37535778400,
                "preferredName": "Young-Kyun Cho",
                "firstName": "Young-Kyun",
                "lastName": "Cho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415475",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10577662",
        "articleTitle": "An Adaptive Zero-Current Detector for Single-Inductor Multiple-Output DC\u2013DC Converter With Full-Wave Current Sensor",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089229127,
                "preferredName": "Yichen Zhang",
                "firstName": "Yichen",
                "lastName": "Zhang"
            },
            {
                "id": 37086027898,
                "preferredName": "Chaowei Tang",
                "firstName": "Chaowei",
                "lastName": "Tang"
            },
            {
                "id": 38130295300,
                "preferredName": "Yanqi Zheng",
                "firstName": "Yanqi",
                "lastName": "Zheng"
            },
            {
                "id": 37405880100,
                "preferredName": "Xian Tang",
                "firstName": "Xian",
                "lastName": "Tang"
            },
            {
                "id": 37269821400,
                "preferredName": "Ka Nang Leung",
                "firstName": "Ka Nang",
                "lastName": "Leung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3394396",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10517956",
        "articleTitle": "Low-Complexity Parallel Chien Search Architecture Based on Vandermonde Matrix Decomposition",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086885573,
                "preferredName": "Yok Jye Tang",
                "firstName": "Yok Jye",
                "lastName": "Tang"
            },
            {
                "id": 37279339400,
                "preferredName": "Xinmiao Zhang",
                "firstName": "Xinmiao",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3336338",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10335626",
        "articleTitle": "Design of a Reconfigurable Multifunctional Standard Cell for Engineering Change Order",
        "volume": "32",
        "issue": "4",
        "startPage": "792",
        "endPage": "796",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087114583,
                "preferredName": "Yuhang Zhang",
                "firstName": "Yuhang",
                "lastName": "Zhang"
            },
            {
                "id": 37088659076,
                "preferredName": "Ce Ma",
                "firstName": "Ce",
                "lastName": "Ma"
            },
            {
                "id": 37088658313,
                "preferredName": "Yuxin Ji",
                "firstName": "Yuxin",
                "lastName": "Ji"
            },
            {
                "id": 37088899995,
                "preferredName": "Qing Zhang",
                "firstName": "Qing",
                "lastName": "Zhang"
            },
            {
                "id": 37087112327,
                "preferredName": "Jian Zhao",
                "firstName": "Jian",
                "lastName": "Zhao"
            },
            {
                "id": 37676359400,
                "preferredName": "Yongfu Li",
                "firstName": "Yongfu",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3353197",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10414412",
        "articleTitle": "A 16-Gb/s Baud-Rate CDR Circuit With One-Tap Speculative DFE and Wide Frequency Capture Range",
        "volume": "32",
        "issue": "3",
        "startPage": "480",
        "endPage": "484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 870585604273062,
                "preferredName": "Po-Yuan Chou",
                "firstName": "Po-Yuan",
                "lastName": "Chou"
            },
            {
                "id": 37089023395,
                "preferredName": "Wei-Ming Chen",
                "firstName": "Wei-Ming",
                "lastName": "Chen"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3407732",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10555050",
        "articleTitle": "Low Complexity Design of Logistic Distance Metric Adaptive Filter for Impulsive Noise Environments",
        "volume": "32",
        "issue": "8",
        "startPage": "1409",
        "endPage": "1413",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088903938,
                "preferredName": "Shouharda Ghosh",
                "firstName": "Shouharda",
                "lastName": "Ghosh"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            },
            {
                "id": 37086493469,
                "preferredName": "Dwaipayan Ray",
                "firstName": "Dwaipayan",
                "lastName": "Ray"
            },
            {
                "id": 37085465072,
                "preferredName": "Nithin V. George",
                "firstName": "Nithin V.",
                "lastName": "George"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3430094",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10608036",
        "articleTitle": "Low-Latency PAPR Reduction Architecture for Discrete Multitone Based on Approximate Midrange",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38260479900,
                "preferredName": "Byeong Yong Kong",
                "firstName": "Byeong Yong",
                "lastName": "Kong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3341147",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10364737",
        "articleTitle": "Efficient Error Detection Schemes for ECSM Window Method Benchmarked on FPGAs",
        "volume": "32",
        "issue": "3",
        "startPage": "592",
        "endPage": "596",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090066396,
                "preferredName": "Kasra Ahmadi",
                "firstName": "Kasra",
                "lastName": "Ahmadi"
            },
            {
                "id": 37086060071,
                "preferredName": "Saeed Aghapour",
                "firstName": "Saeed",
                "lastName": "Aghapour"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari Kermani",
                "firstName": "Mehran Mozaffari",
                "lastName": "Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418930",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10599288",
        "articleTitle": "Novel Optimized Designs of Modulo 2 $^n$   $+$  1 Adder for Quantum Computing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088229853,
                "preferredName": "Bhaskar Gaur",
                "firstName": "Bhaskar",
                "lastName": "Gaur"
            },
            {
                "id": 37294966700,
                "preferredName": "Himanshu Thapliyal",
                "firstName": "Himanshu",
                "lastName": "Thapliyal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3343763",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10374387",
        "articleTitle": "A Novel Digital-Controlled Current-Mode Single-Inductor-Multiple-Output Buck Converter With Individual Output Overload Protection",
        "volume": "32",
        "issue": "5",
        "startPage": "957",
        "endPage": "961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089339850,
                "preferredName": "Likai Pei",
                "firstName": "Likai",
                "lastName": "Pei"
            },
            {
                "id": 37088581992,
                "preferredName": "Xiaodong Meng",
                "firstName": "Xiaodong",
                "lastName": "Meng"
            },
            {
                "id": 37089645629,
                "preferredName": "Xing Li",
                "firstName": "Xing",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3422501",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10596060",
        "articleTitle": "Improvement in Resilience of AES Design With Reconfigured CFB Mode Against Power Attacks",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085358391,
                "preferredName": "Thockchom Birjit Singha",
                "firstName": "Thockchom Birjit",
                "lastName": "Singha"
            },
            {
                "id": 570990249652365,
                "preferredName": "Basa Sanjana",
                "firstName": "Basa",
                "lastName": "Sanjana"
            },
            {
                "id": 37085465131,
                "preferredName": "Titu Mary Ignatius",
                "firstName": "Titu Mary",
                "lastName": "Ignatius"
            },
            {
                "id": 38193442600,
                "preferredName": "Roy Paily Palathinkal",
                "firstName": "Roy Paily",
                "lastName": "Palathinkal"
            },
            {
                "id": 37072546600,
                "preferredName": "Shaik Rafi Ahamed",
                "firstName": "Shaik Rafi",
                "lastName": "Ahamed"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3323562",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10287914",
        "articleTitle": "Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS",
        "volume": "32",
        "issue": "1",
        "startPage": "116",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085495911,
                "preferredName": "Aibin Yan",
                "firstName": "Aibin",
                "lastName": "Yan"
            },
            {
                "id": 37085642920,
                "preferredName": "Litao Wang",
                "firstName": "Litao",
                "lastName": "Wang"
            },
            {
                "id": 37085720777,
                "preferredName": "Jie Cui",
                "firstName": "Jie",
                "lastName": "Cui"
            },
            {
                "id": 37630683200,
                "preferredName": "Zhengfeng Huang",
                "firstName": "Zhengfeng",
                "lastName": "Huang"
            },
            {
                "id": 37086064734,
                "preferredName": "Tianming Ni",
                "firstName": "Tianming",
                "lastName": "Ni"
            },
            {
                "id": 37273565500,
                "preferredName": "Patrick Girard",
                "firstName": "Patrick",
                "lastName": "Girard"
            },
            {
                "id": 37416148800,
                "preferredName": "Xiaoqing Wen",
                "firstName": "Xiaoqing",
                "lastName": "Wen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3312423",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10266840",
        "articleTitle": "Scalable and Parallel Optimization of the Number Theoretic Transform Based on FPGA",
        "volume": "32",
        "issue": "2",
        "startPage": "291",
        "endPage": "304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086388116,
                "preferredName": "Bin Li",
                "firstName": "Bin",
                "lastName": "Li"
            },
            {
                "id": 37089949690,
                "preferredName": "Yunfei Yan",
                "firstName": "Yunfei",
                "lastName": "Yan"
            },
            {
                "id": 37089953495,
                "preferredName": "Yuanxin Wei",
                "firstName": "Yuanxin",
                "lastName": "Wei"
            },
            {
                "id": 699939942178389,
                "preferredName": "Heru Han",
                "firstName": "Heru",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3335137",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10328901",
        "articleTitle": "A 200-V Half-Bridge Monolithic GaN Power IC With High-Speed Level Shifter and dVS/dt Noise Immunity Enhancement Structure",
        "volume": "32",
        "issue": "3",
        "startPage": "542",
        "endPage": "551",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089873572,
                "preferredName": "Yifei Zheng",
                "firstName": "Yifei",
                "lastName": "Zheng"
            },
            {
                "id": 37089856012,
                "preferredName": "Boyu Li",
                "firstName": "Boyu",
                "lastName": "Li"
            },
            {
                "id": 241894673095036,
                "preferredName": "Qianheng Dong",
                "firstName": "Qianheng",
                "lastName": "Dong"
            },
            {
                "id": 37089874550,
                "preferredName": "Yutao Ying",
                "firstName": "Yutao",
                "lastName": "Ying"
            },
            {
                "id": 37089876358,
                "preferredName": "Deyuan Song",
                "firstName": "Deyuan",
                "lastName": "Song"
            },
            {
                "id": 37599023000,
                "preferredName": "Jing Zhu",
                "firstName": "Jing",
                "lastName": "Zhu"
            },
            {
                "id": 37422736400,
                "preferredName": "Weifeng Sun",
                "firstName": "Weifeng",
                "lastName": "Sun"
            },
            {
                "id": 37085377742,
                "preferredName": "Qinsong Qian",
                "firstName": "Qinsong",
                "lastName": "Qian"
            },
            {
                "id": 38513265000,
                "preferredName": "Long Zhang",
                "firstName": "Long",
                "lastName": "Zhang"
            },
            {
                "id": 37086028397,
                "preferredName": "Sheng Li",
                "firstName": "Sheng",
                "lastName": "Li"
            },
            {
                "id": 37089697491,
                "preferredName": "Denggui Wang",
                "firstName": "Denggui",
                "lastName": "Wang"
            },
            {
                "id": 37085533284,
                "preferredName": "Jianjun Zhou",
                "firstName": "Jianjun",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3322384",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10286457",
        "articleTitle": "SiPGuard: Run-Time System-in-Package Security Monitoring via Power Noise Variation",
        "volume": "32",
        "issue": "2",
        "startPage": "305",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086808316,
                "preferredName": "Tao Zhang",
                "firstName": "Tao",
                "lastName": "Zhang"
            },
            {
                "id": 37086482026,
                "preferredName": "Md Latifur Rahman",
                "firstName": "Md Latifur",
                "lastName": "Rahman"
            },
            {
                "id": 37086278561,
                "preferredName": "Hadi Mardani Kamali",
                "firstName": "Hadi Mardani",
                "lastName": "Kamali"
            },
            {
                "id": 37086278312,
                "preferredName": "Kimia Zamiri Azar",
                "firstName": "Kimia Zamiri",
                "lastName": "Azar"
            },
            {
                "id": 37074525400,
                "preferredName": "Farimah Farahmandi",
                "firstName": "Farimah",
                "lastName": "Farahmandi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3321772",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10335624",
        "articleTitle": "High-Performance ECC Scalar Multiplication Architecture Based on Comb Method and Low-Latency Window Recoding Algorithm",
        "volume": "32",
        "issue": "2",
        "startPage": "382",
        "endPage": "395",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090069549,
                "preferredName": "Jingqi Zhang",
                "firstName": "Jingqi",
                "lastName": "Zhang"
            },
            {
                "id": 37577503900,
                "preferredName": "Zhiming Chen",
                "firstName": "Zhiming",
                "lastName": "Chen"
            },
            {
                "id": 37090081922,
                "preferredName": "Mingzhi Ma",
                "firstName": "Mingzhi",
                "lastName": "Ma"
            },
            {
                "id": 37086296099,
                "preferredName": "Rongkun Jiang",
                "firstName": "Rongkun",
                "lastName": "Jiang"
            },
            {
                "id": 37090036105,
                "preferredName": "Hongshuo Li",
                "firstName": "Hongshuo",
                "lastName": "Li"
            },
            {
                "id": 37292854700,
                "preferredName": "Weijiang Wang",
                "firstName": "Weijiang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3307027",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10258414",
        "articleTitle": "Practical Implementation of Robust State-Space Obfuscation for Hardware IP Protection",
        "volume": "32",
        "issue": "2",
        "startPage": "333",
        "endPage": "346",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085352164,
                "preferredName": "Md Moshiur Rahman",
                "firstName": "Md Moshiur",
                "lastName": "Rahman"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3342734",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10375958",
        "articleTitle": "A PPA Study for Heterogeneous 3-D IC Options: Monolithic, Hybrid Bonding, and Microbumping",
        "volume": "32",
        "issue": "3",
        "startPage": "401",
        "endPage": "412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086949379,
                "preferredName": "Jinwoo Kim",
                "firstName": "Jinwoo",
                "lastName": "Kim"
            },
            {
                "id": 37087102815,
                "preferredName": "Lingjun Zhu",
                "firstName": "Lingjun",
                "lastName": "Zhu"
            },
            {
                "id": 37086170872,
                "preferredName": "Hakki Mert Torun",
                "firstName": "Hakki Mert",
                "lastName": "Torun"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3320279",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10287272",
        "articleTitle": "Design and Analysis of the Leapfrog Control-Bounded A/D Converter",
        "volume": "32",
        "issue": "1",
        "startPage": "79",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089590196,
                "preferredName": "Fredrik Feyling",
                "firstName": "Fredrik",
                "lastName": "Feyling"
            },
            {
                "id": 37085729141,
                "preferredName": "Hampus Malmberg",
                "firstName": "Hampus",
                "lastName": "Malmberg"
            },
            {
                "id": 37299195000,
                "preferredName": "Carsten Wulff",
                "firstName": "Carsten",
                "lastName": "Wulff"
            },
            {
                "id": 37269552300,
                "preferredName": "Hans-Andrea Loeliger",
                "firstName": "Hans-Andrea",
                "lastName": "Loeliger"
            },
            {
                "id": 37270090200,
                "preferredName": "Trond Ytterdal",
                "firstName": "Trond",
                "lastName": "Ytterdal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3340350",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10375951",
        "articleTitle": "GateLock: Input-Dependent Key-Based Locked Gates for SAT Resistant Logic Locking",
        "volume": "32",
        "issue": "2",
        "startPage": "361",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086356584,
                "preferredName": "Vijaypal Singh Rathor",
                "firstName": "Vijaypal Singh",
                "lastName": "Rathor"
            },
            {
                "id": 37089319781,
                "preferredName": "Munesh Singh",
                "firstName": "Munesh",
                "lastName": "Singh"
            },
            {
                "id": 37085557391,
                "preferredName": "Kshira Sagar Sahoo",
                "firstName": "Kshira Sagar",
                "lastName": "Sahoo"
            },
            {
                "id": 37267241800,
                "preferredName": "Saraju P. Mohanty",
                "firstName": "Saraju P.",
                "lastName": "Mohanty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3336951",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10342667",
        "articleTitle": "An Area-Efficient, Conflict-Free, and Configurable Architecture for Accelerating NTT/INTT",
        "volume": "32",
        "issue": "3",
        "startPage": "519",
        "endPage": "529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 319674174258833,
                "preferredName": "Si-Huang Liu",
                "firstName": "Si-Huang",
                "lastName": "Liu"
            },
            {
                "id": 536537155065932,
                "preferredName": "Chia-Yi Kuo",
                "firstName": "Chia-Yi",
                "lastName": "Kuo"
            },
            {
                "id": 37086956263,
                "preferredName": "Yan-Nan Mo",
                "firstName": "Yan-Nan",
                "lastName": "Mo"
            },
            {
                "id": 37707657900,
                "preferredName": "Tao Su",
                "firstName": "Tao",
                "lastName": "Su"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3326876",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10310051",
        "articleTitle": "A Review of IC Drivers for VCSELs in Datacom Applications",
        "volume": "32",
        "issue": "1",
        "startPage": "42",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085882307,
                "preferredName": "Siavash Mowlavi",
                "firstName": "Siavash",
                "lastName": "Mowlavi"
            },
            {
                "id": 37086268047,
                "preferredName": "Stavros Giannakopoulos",
                "firstName": "Stavros",
                "lastName": "Giannakopoulos"
            },
            {
                "id": 37086514704,
                "preferredName": "Alexander Grabowski",
                "firstName": "Alexander",
                "lastName": "Grabowski"
            },
            {
                "id": 37274889000,
                "preferredName": "Lars Svensson",
                "firstName": "Lars",
                "lastName": "Svensson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3330012",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10315076",
        "articleTitle": "A 0.079-pJ/b/dB 32-Gb/s 2\u00d7 Half-Baud-Rate CDR Circuit With Frequency Detector",
        "volume": "32",
        "issue": "4",
        "startPage": "704",
        "endPage": "713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 378042052999625,
                "preferredName": "Yi-Hao Lan",
                "firstName": "Yi-Hao",
                "lastName": "Lan"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3332010",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10375959",
        "articleTitle": "Improving Radiation Reliability of SRAM-Based Physical Unclonable Function With Self-Healing and Pre-Irradiation Masking Techniques",
        "volume": "32",
        "issue": "2",
        "startPage": "372",
        "endPage": "381",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085860639,
                "preferredName": "Zhuojun Chen",
                "firstName": "Zhuojun",
                "lastName": "Chen"
            },
            {
                "id": 37090071354,
                "preferredName": "Wenhao Yang",
                "firstName": "Wenhao",
                "lastName": "Yang"
            },
            {
                "id": 37090086830,
                "preferredName": "Jinghang Chen",
                "firstName": "Jinghang",
                "lastName": "Chen"
            },
            {
                "id": 37086389463,
                "preferredName": "Zujun Wang",
                "firstName": "Zujun",
                "lastName": "Wang"
            },
            {
                "id": 37086066678,
                "preferredName": "Ding Ding",
                "firstName": "Ding",
                "lastName": "Ding"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3345651",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10375354",
        "articleTitle": "An RRAM-Based Computing-in-Memory Architecture and Its Application in Accelerating Transformer Inference",
        "volume": "32",
        "issue": "3",
        "startPage": "485",
        "endPage": "496",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085816246,
                "preferredName": "Zhaojun Lu",
                "firstName": "Zhaojun",
                "lastName": "Lu"
            },
            {
                "id": 37085632037,
                "preferredName": "Xueyan Wang",
                "firstName": "Xueyan",
                "lastName": "Wang"
            },
            {
                "id": 38563842000,
                "preferredName": "Md Tanvir Arafin",
                "firstName": "Md Tanvir",
                "lastName": "Arafin"
            },
            {
                "id": 37089771779,
                "preferredName": "Haoxiang Yang",
                "firstName": "Haoxiang",
                "lastName": "Yang"
            },
            {
                "id": 37289196000,
                "preferredName": "Zhenglin Liu",
                "firstName": "Zhenglin",
                "lastName": "Liu"
            },
            {
                "id": 37085374995,
                "preferredName": "Jiliang Zhang",
                "firstName": "Jiliang",
                "lastName": "Zhang"
            },
            {
                "id": 37269284700,
                "preferredName": "Gang Qu",
                "firstName": "Gang",
                "lastName": "Qu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3315417",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10274667",
        "articleTitle": "Noise Analysis and Design Methodology of Chopper Amplifiers With Analog DC-Servo Loop for Biopotential Acquisition Applications",
        "volume": "32",
        "issue": "1",
        "startPage": "55",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089206216,
                "preferredName": "Yu-Kai Huang",
                "firstName": "Yu-Kai",
                "lastName": "Huang"
            },
            {
                "id": 37535570000,
                "preferredName": "Saul Rodriguez",
                "firstName": "Saul",
                "lastName": "Rodriguez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3328592",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10311538",
        "articleTitle": "CAUTS: Clock Tree Optimization via Skewed Cells With Complementary Asymmetrical Uniform Transistor Sizing",
        "volume": "32",
        "issue": "1",
        "startPage": "137",
        "endPage": "149",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38566116300,
                "preferredName": "Pengcheng Huang",
                "firstName": "Pengcheng",
                "lastName": "Huang"
            },
            {
                "id": 37900877700,
                "preferredName": "Yaohua Wang",
                "firstName": "Yaohua",
                "lastName": "Wang"
            },
            {
                "id": 37086783084,
                "preferredName": "Zhenyu Zhao",
                "firstName": "Zhenyu",
                "lastName": "Zhao"
            },
            {
                "id": 38238147900,
                "preferredName": "Daheng Yue",
                "firstName": "Daheng",
                "lastName": "Yue"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3337310",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10354011",
        "articleTitle": "IOLock: An Input/Output Locking Scheme for Protection Against Reverse Engineering Attacks",
        "volume": "32",
        "issue": "2",
        "startPage": "347",
        "endPage": "360",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090088564,
                "preferredName": "Christopher Vega",
                "firstName": "Christopher",
                "lastName": "Vega"
            },
            {
                "id": 37086446112,
                "preferredName": "Patanjali SLPSK",
                "firstName": "Patanjali",
                "lastName": "SLPSK"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3354726",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10414413",
        "articleTitle": "Area-Efficient Iterative Logarithmic Approximate Multipliers for IEEE 754 and Posit Numbers",
        "volume": "32",
        "issue": "3",
        "startPage": "455",
        "endPage": "467",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37715233000,
                "preferredName": "Sunwoong Kim",
                "firstName": "Sunwoong",
                "lastName": "Kim"
            },
            {
                "id": 37088901273,
                "preferredName": "Cameron J. Norris",
                "firstName": "Cameron J.",
                "lastName": "Norris"
            },
            {
                "id": 319319419321026,
                "preferredName": "James I. Oelund",
                "firstName": "James I.",
                "lastName": "Oelund"
            },
            {
                "id": 37282471300,
                "preferredName": "Rob A. Rutenbar",
                "firstName": "Rob A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3361889",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10431725",
        "articleTitle": "Design and FPGA Implementation of Grid-Scroll Hamiltonian Conservative Chaotic Flows With a Line Equilibrium",
        "volume": "32",
        "issue": "4",
        "startPage": "658",
        "endPage": "668",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089167211,
                "preferredName": "Musha Ji\u2019e",
                "firstName": "Musha",
                "lastName": "Ji\u2019e"
            },
            {
                "id": 37086722555,
                "preferredName": "Hongxin Peng",
                "firstName": "Hongxin",
                "lastName": "Peng"
            },
            {
                "id": 37840132000,
                "preferredName": "Shukai Duan",
                "firstName": "Shukai",
                "lastName": "Duan"
            },
            {
                "id": 37835957200,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            },
            {
                "id": 37089464155,
                "preferredName": "Fengqing Zhang",
                "firstName": "Fengqing",
                "lastName": "Zhang"
            },
            {
                "id": 37089161856,
                "preferredName": "Dengwei Yan",
                "firstName": "Dengwei",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3321572",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10278157",
        "articleTitle": "Testability Evaluation for Local Design Modifications",
        "volume": "32",
        "issue": "1",
        "startPage": "195",
        "endPage": "199",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3335876",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10345508",
        "articleTitle": "TrustGuard: Standalone FPGA-Based Security Monitoring Through Power Side-Channel",
        "volume": "32",
        "issue": "2",
        "startPage": "319",
        "endPage": "332",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086808316,
                "preferredName": "Tao Zhang",
                "firstName": "Tao",
                "lastName": "Zhang"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37074525400,
                "preferredName": "Farimah Farahmandi",
                "firstName": "Farimah",
                "lastName": "Farahmandi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3336379",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10346602",
        "articleTitle": "FeFET Local Multiply and Global Accumulate Voltage-Sensing Computation-In-Memory Circuit Design for Neuromorphic Computing",
        "volume": "32",
        "issue": "3",
        "startPage": "468",
        "endPage": "479",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085453665,
                "preferredName": "Chihiro Matsui",
                "firstName": "Chihiro",
                "lastName": "Matsui"
            },
            {
                "id": 37085434519,
                "preferredName": "Kasidit Toprasertpong",
                "firstName": "Kasidit",
                "lastName": "Toprasertpong"
            },
            {
                "id": 37275034700,
                "preferredName": "Shinichi Takagi",
                "firstName": "Shinichi",
                "lastName": "Takagi"
            },
            {
                "id": 37323717800,
                "preferredName": "Ken Takeuchi",
                "firstName": "Ken",
                "lastName": "Takeuchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3344272",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10374313",
        "articleTitle": "A Self-Biased Current Reference Source-Based Pre-Bond TSV Test Solution",
        "volume": "32",
        "issue": "4",
        "startPage": "774",
        "endPage": "781",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088554399,
                "preferredName": "Jun Liu",
                "firstName": "Jun",
                "lastName": "Liu"
            },
            {
                "id": 217148599641874,
                "preferredName": "Songren Cheng",
                "firstName": "Songren",
                "lastName": "Cheng"
            },
            {
                "id": 37653778800,
                "preferredName": "Tian Chen",
                "firstName": "Tian",
                "lastName": "Chen"
            },
            {
                "id": 37085465809,
                "preferredName": "Xi Wu",
                "firstName": "Xi",
                "lastName": "Wu"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3375350",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10475190",
        "articleTitle": "Better-Than-Worst-Case: A Frequency Adaptation Asynchronous RISC-V Core With Vector Extension",
        "volume": "32",
        "issue": "6",
        "startPage": "1045",
        "endPage": "1057",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089759334,
                "preferredName": "Lingfeng Zhou",
                "firstName": "Lingfeng",
                "lastName": "Zhou"
            },
            {
                "id": 37088214296,
                "preferredName": "Shanlin Xiao",
                "firstName": "Shanlin",
                "lastName": "Xiao"
            },
            {
                "id": 206348800767916,
                "preferredName": "Huiyao Wang",
                "firstName": "Huiyao",
                "lastName": "Wang"
            },
            {
                "id": 37087984325,
                "preferredName": "Jinghai Wang",
                "firstName": "Jinghai",
                "lastName": "Wang"
            },
            {
                "id": 37089625081,
                "preferredName": "Zeyang Xu",
                "firstName": "Zeyang",
                "lastName": "Xu"
            },
            {
                "id": 37089927852,
                "preferredName": "Bohan Wang",
                "firstName": "Bohan",
                "lastName": "Wang"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3305597",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10322655",
        "articleTitle": "FPGA Crystal Oscillator Circuit Emulation Based on Wave Digital Filter",
        "volume": "32",
        "issue": "1",
        "startPage": "103",
        "endPage": "115",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089233792,
                "preferredName": "Abdulaziz Alshaya",
                "firstName": "Abdulaziz",
                "lastName": "Alshaya"
            },
            {
                "id": 37297591300,
                "preferredName": "Sudhakar Pamarti",
                "firstName": "Sudhakar",
                "lastName": "Pamarti"
            },
            {
                "id": 37270084500,
                "preferredName": "Christos Papavassiliou",
                "firstName": "Christos",
                "lastName": "Papavassiliou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3377130",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10477942",
        "articleTitle": "CV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers",
        "volume": "32",
        "issue": "6",
        "startPage": "1032",
        "endPage": "1044",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38234467300,
                "preferredName": "Robert Balas",
                "firstName": "Robert",
                "lastName": "Balas"
            },
            {
                "id": 37089886867,
                "preferredName": "Alessandro Ottaviano",
                "firstName": "Alessandro",
                "lastName": "Ottaviano"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3413584",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10589544",
        "articleTitle": "A Low-Power Co-Processor to Predict Ventricular Arrhythmia for Wearable Healthcare Devices",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085772369,
                "preferredName": "Meenali Janveja",
                "firstName": "Meenali",
                "lastName": "Janveja"
            },
            {
                "id": 37089342104,
                "preferredName": "Rushik Parmar",
                "firstName": "Rushik",
                "lastName": "Parmar"
            },
            {
                "id": 312798246658646,
                "preferredName": "Srichandan Dash",
                "firstName": "Srichandan",
                "lastName": "Dash"
            },
            {
                "id": 37397284000,
                "preferredName": "Jan Pidanic",
                "firstName": "Jan",
                "lastName": "Pidanic"
            },
            {
                "id": 37698823600,
                "preferredName": "Gaurav Trivedi",
                "firstName": "Gaurav",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3355126",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10416684",
        "articleTitle": "FLNA: Flexibly Accelerating Feature Learning Networks for Large-Scale Point Clouds With Efficient Dataflow Decoupling",
        "volume": "32",
        "issue": "4",
        "startPage": "739",
        "endPage": "751",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089958502,
                "preferredName": "Dongxu Lyu",
                "firstName": "Dongxu",
                "lastName": "Lyu"
            },
            {
                "id": 37089959273,
                "preferredName": "Zhenyu Li",
                "firstName": "Zhenyu",
                "lastName": "Li"
            },
            {
                "id": 37089916643,
                "preferredName": "Yuzhou Chen",
                "firstName": "Yuzhou",
                "lastName": "Chen"
            },
            {
                "id": 37089960312,
                "preferredName": "Gang Wang",
                "firstName": "Gang",
                "lastName": "Wang"
            },
            {
                "id": 37417306000,
                "preferredName": "Weifeng He",
                "firstName": "Weifeng",
                "lastName": "He"
            },
            {
                "id": 37536072200,
                "preferredName": "Ningyi Xu",
                "firstName": "Ningyi",
                "lastName": "Xu"
            },
            {
                "id": 37391441500,
                "preferredName": "Guanghui He",
                "firstName": "Guanghui",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3416992",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10576630",
        "articleTitle": "Area Efficient 0.009-mm $^{2}$  28.1-ppm/ $^{\\circ}$ C 11.3-MHz ALL-MOS Relaxation Oscillator",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089630507,
                "preferredName": "Joshua Adiel Wijaya",
                "firstName": "Joshua Adiel",
                "lastName": "Wijaya"
            },
            {
                "id": 37280841000,
                "preferredName": "Poki Chen",
                "firstName": "Poki",
                "lastName": "Chen"
            },
            {
                "id": 114205818560352,
                "preferredName": "Lucky Kumar Pradhan",
                "firstName": "Lucky Kumar",
                "lastName": "Pradhan"
            },
            {
                "id": 950275877877227,
                "preferredName": "Ahmad Shahid Bhatti",
                "firstName": "Ahmad Shahid",
                "lastName": "Bhatti"
            },
            {
                "id": 37087440532,
                "preferredName": "Seiji Kajihara",
                "firstName": "Seiji",
                "lastName": "Kajihara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3395546",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10528322",
        "articleTitle": "A 24\u201340-GHz Broadband Beamforming TRX Front-End IC With Unified Phase and Gain Control for Multiband Phased Array Systems",
        "volume": "32",
        "issue": "7",
        "startPage": "1297",
        "endPage": "1310",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088935783,
                "preferredName": "Bowen Xia",
                "firstName": "Bowen",
                "lastName": "Xia"
            },
            {
                "id": 37086922082,
                "preferredName": "Dehan Wang",
                "firstName": "Dehan",
                "lastName": "Wang"
            },
            {
                "id": 37279187600,
                "preferredName": "Wenhua Chen",
                "firstName": "Wenhua",
                "lastName": "Chen"
            },
            {
                "id": 38192684700,
                "preferredName": "Fadhel M. Ghannouchi",
                "firstName": "Fadhel M.",
                "lastName": "Ghannouchi"
            },
            {
                "id": 37278814400,
                "preferredName": "Zhenghe Feng",
                "firstName": "Zhenghe",
                "lastName": "Feng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3332170",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10328839",
        "articleTitle": "Hybrid Stochastic Number and Its Neural Network Computation",
        "volume": "32",
        "issue": "3",
        "startPage": "432",
        "endPage": "441",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37600668400,
                "preferredName": "Hongge Li",
                "firstName": "Hongge",
                "lastName": "Li"
            },
            {
                "id": 37089367809,
                "preferredName": "Yuhao Chen",
                "firstName": "Yuhao",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3350870",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10400997",
        "articleTitle": "A CMOS AFE Array With DC Input Current Cancellation for FMCW LiDAR",
        "volume": "32",
        "issue": "3",
        "startPage": "422",
        "endPage": "431",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088213415,
                "preferredName": "Xiaoxiao Zheng",
                "firstName": "Xiaoxiao",
                "lastName": "Zheng"
            },
            {
                "id": 37086187867,
                "preferredName": "Mao Ye",
                "firstName": "Mao",
                "lastName": "Ye"
            },
            {
                "id": 220777117471608,
                "preferredName": "Zhiwei Li",
                "firstName": "Zhiwei",
                "lastName": "Li"
            },
            {
                "id": 37088220799,
                "preferredName": "Yao Li",
                "firstName": "Yao",
                "lastName": "Li"
            },
            {
                "id": 37088762289,
                "preferredName": "Qiuwei Wang",
                "firstName": "Qiuwei",
                "lastName": "Wang"
            },
            {
                "id": 37086059582,
                "preferredName": "Yiqiang Zhao",
                "firstName": "Yiqiang",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418713",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10587191",
        "articleTitle": "Secure Edge-Coded Signaling IoT Transceiver With Reduced Encryption Overhead",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088900187,
                "preferredName": "Mizan Abraha Gebremicheal",
                "firstName": "Mizan Abraha",
                "lastName": "Gebremicheal"
            },
            {
                "id": 38179846000,
                "preferredName": "Ibrahim M. Elfadel",
                "firstName": "Ibrahim M.",
                "lastName": "Elfadel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409640",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10565931",
        "articleTitle": "Low-Precision Mixed-Computation Models for Inference on Edge",
        "volume": "32",
        "issue": "8",
        "startPage": "1414",
        "endPage": "1422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 544833297995499,
                "preferredName": "Seyedarmin Azizi",
                "firstName": "Seyedarmin",
                "lastName": "Azizi"
            },
            {
                "id": 37085753355,
                "preferredName": "Mahdi Nazemi",
                "firstName": "Mahdi",
                "lastName": "Nazemi"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3356161",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10417024",
        "articleTitle": "An Ultralow-Power Real-Time Machine Learning Based fNIRS Motion Artifacts Detection",
        "volume": "32",
        "issue": "4",
        "startPage": "763",
        "endPage": "773",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 251554190504985,
                "preferredName": "Renas Ercan",
                "firstName": "Renas",
                "lastName": "Ercan"
            },
            {
                "id": 37090068830,
                "preferredName": "Yunjia Xia",
                "firstName": "Yunjia",
                "lastName": "Xia"
            },
            {
                "id": 37090071286,
                "preferredName": "Yunyi Zhao",
                "firstName": "Yunyi",
                "lastName": "Zhao"
            },
            {
                "id": 37324642500,
                "preferredName": "Rui Loureiro",
                "firstName": "Rui",
                "lastName": "Loureiro"
            },
            {
                "id": 37090069819,
                "preferredName": "Shufan Yang",
                "firstName": "Shufan",
                "lastName": "Yang"
            },
            {
                "id": 37085531304,
                "preferredName": "Hubin Zhao",
                "firstName": "Hubin",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3370862",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10459078",
        "articleTitle": "A Single Ring-Oscillator-Based Test Structure for Timing Characterization of Dynamic Circuit",
        "volume": "32",
        "issue": "5",
        "startPage": "938",
        "endPage": "951",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088203490,
                "preferredName": "Haoming Zhang",
                "firstName": "Haoming",
                "lastName": "Zhang"
            },
            {
                "id": 37089162681,
                "preferredName": "Shuowei Li",
                "firstName": "Shuowei",
                "lastName": "Li"
            },
            {
                "id": 38490613600,
                "preferredName": "Tetsuya Iizuka",
                "firstName": "Tetsuya",
                "lastName": "Iizuka"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3383044",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10494042",
        "articleTitle": "A Power-On-Reset Circuit With Accurate Trigger-Point Voltage and Ultralow Typical Quiescent Current for Emerging Nonvolatile Memory",
        "volume": "32",
        "issue": "8",
        "startPage": "1400",
        "endPage": "1408",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 772789534534296,
                "preferredName": "Luchang He",
                "firstName": "Luchang",
                "lastName": "He"
            },
            {
                "id": 37088429756,
                "preferredName": "Chenchen Xie",
                "firstName": "Chenchen",
                "lastName": "Xie"
            },
            {
                "id": 37089573881,
                "preferredName": "Zhao Han",
                "firstName": "Zhao",
                "lastName": "Han"
            },
            {
                "id": 37089926107,
                "preferredName": "Qingyu Wu",
                "firstName": "Qingyu",
                "lastName": "Wu"
            },
            {
                "id": 37600755500,
                "preferredName": "Houpeng Chen",
                "firstName": "Houpeng",
                "lastName": "Chen"
            },
            {
                "id": 37402677000,
                "preferredName": "Shibing Long",
                "firstName": "Shibing",
                "lastName": "Long"
            },
            {
                "id": 38240919300,
                "preferredName": "Xi Li",
                "firstName": "Xi",
                "lastName": "Li"
            },
            {
                "id": 37271222300,
                "preferredName": "Zhitang Song",
                "firstName": "Zhitang",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409652",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10570234",
        "articleTitle": "1.63 pJ/SOP Neuromorphic Processor With Integrated Partial Sum Routers for In-Network Computing",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090089897,
                "preferredName": "Dongrui Li",
                "firstName": "Dongrui",
                "lastName": "Li"
            },
            {
                "id": 37088359316,
                "preferredName": "Ming Ming Wong",
                "firstName": "Ming Ming",
                "lastName": "Wong"
            },
            {
                "id": 329916681796083,
                "preferredName": "Yi Sheng Chong",
                "firstName": "Yi Sheng",
                "lastName": "Chong"
            },
            {
                "id": 984541711820700,
                "preferredName": "Jun Zhou",
                "firstName": "Jun",
                "lastName": "Zhou"
            },
            {
                "id": 37089918204,
                "preferredName": "Mohit Upadhyay",
                "firstName": "Mohit",
                "lastName": "Upadhyay"
            },
            {
                "id": 993641377757337,
                "preferredName": "Ananta Balaji",
                "firstName": "Ananta",
                "lastName": "Balaji"
            },
            {
                "id": 673190369879202,
                "preferredName": "Aarthy Mani",
                "firstName": "Aarthy",
                "lastName": "Mani"
            },
            {
                "id": 37279177600,
                "preferredName": "Weng Fai Wong",
                "firstName": "Weng Fai",
                "lastName": "Wong"
            },
            {
                "id": 37087363095,
                "preferredName": "Li Shiuan Peh",
                "firstName": "Li Shiuan",
                "lastName": "Peh"
            },
            {
                "id": 37408673900,
                "preferredName": "Anh Tuan Do",
                "firstName": "Anh Tuan",
                "lastName": "Do"
            },
            {
                "id": 37086520427,
                "preferredName": "Bo Wang",
                "firstName": "Bo",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3338476",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10353983",
        "articleTitle": "Design and Implementation of a Real-Time Imaging Processor for Spaceborne Synthetic Aperture Radar With Configurability",
        "volume": "32",
        "issue": "4",
        "startPage": "669",
        "endPage": "681",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089643920,
                "preferredName": "Jia-Zhao Lin",
                "firstName": "Jia-Zhao",
                "lastName": "Lin"
            },
            {
                "id": 37089644965,
                "preferredName": "Po-Ta Chen",
                "firstName": "Po-Ta",
                "lastName": "Chen"
            },
            {
                "id": 37089028016,
                "preferredName": "Hung-Yuan Chin",
                "firstName": "Hung-Yuan",
                "lastName": "Chin"
            },
            {
                "id": 37530250500,
                "preferredName": "Pei-Yun Tsai",
                "firstName": "Pei-Yun",
                "lastName": "Tsai"
            },
            {
                "id": 37085990206,
                "preferredName": "Sz-Yuan Lee",
                "firstName": "Sz-Yuan",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3347372",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10380796",
        "articleTitle": "Heterogeneous Monolithic 3-D IC Designs: Challenges, EDA Solutions, and Power, Performance, Cost Tradeoffs",
        "volume": "32",
        "issue": "3",
        "startPage": "413",
        "endPage": "421",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086993539,
                "preferredName": "Sai Pentapati",
                "firstName": "Sai",
                "lastName": "Pentapati"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung-Kyu Lim",
                "firstName": "Sung-Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3423341",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10596322",
        "articleTitle": "A High-Throughput Constructive Interference Precoder for  $16 \\ttimes 16$  MU-MIMO Systems",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 732586612549533,
                "preferredName": "Yu-Cheng Lin",
                "firstName": "Yu-Cheng",
                "lastName": "Lin"
            },
            {
                "id": 197553943400491,
                "preferredName": "Ren-Hao Chiou",
                "firstName": "Ren-Hao",
                "lastName": "Chiou"
            },
            {
                "id": 38088369000,
                "preferredName": "Chia-Hsiang Yang",
                "firstName": "Chia-Hsiang",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3390614",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10508964",
        "articleTitle": "Another Look at Side-Channel-Resistant Encoding Schemes",
        "volume": "32",
        "issue": "8",
        "startPage": "1559",
        "endPage": "1563",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085407471,
                "preferredName": "Xiaolu Hou",
                "firstName": "Xiaolu",
                "lastName": "Hou"
            },
            {
                "id": 37085360825,
                "preferredName": "Jakub Breier",
                "firstName": "Jakub",
                "lastName": "Breier"
            },
            {
                "id": 38666995400,
                "preferredName": "Mladen Kova\u010devi\u0107",
                "firstName": "Mladen",
                "lastName": "Kova\u010devi\u0107"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3348452",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10388270",
        "articleTitle": "Thermal Exploration of RSFQ Integrated Circuits",
        "volume": "32",
        "issue": "4",
        "startPage": "728",
        "endPage": "738",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088904222,
                "preferredName": "Ana Mitrovic",
                "firstName": "Ana",
                "lastName": "Mitrovic"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3417015",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10571831",
        "articleTitle": "An Injection-Locked and Sub-Sampling Clock Multiplier With a Two-Step SC DAC Achieving 2.67% Jitter Variation",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088422768,
                "preferredName": "Qifeng Huang",
                "firstName": "Qifeng",
                "lastName": "Huang"
            },
            {
                "id": 38239076100,
                "preferredName": "Siji Huang",
                "firstName": "Siji",
                "lastName": "Huang"
            },
            {
                "id": 37088221811,
                "preferredName": "Yanhang Chen",
                "firstName": "Yanhang",
                "lastName": "Chen"
            },
            {
                "id": 37089874277,
                "preferredName": "Yifei Fan",
                "firstName": "Yifei",
                "lastName": "Fan"
            },
            {
                "id": 37281353000,
                "preferredName": "Jie Yuan",
                "firstName": "Jie",
                "lastName": "Yuan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3430544",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10609832",
        "articleTitle": "Design of Octave Tuning Range  $LC$  VCO With Ultralow  $K_{\\text{VCO}}$  Using Frequency-Dependent Implicit Capacitance Neutralization Technique",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": null,
                "preferredName": "Youming Zhang",
                "firstName": "Youming",
                "lastName": "Zhang"
            },
            {
                "id": null,
                "preferredName": "Xusheng Tang",
                "firstName": "Xusheng",
                "lastName": "Tang"
            },
            {
                "id": null,
                "preferredName": "Tonglu Jiao",
                "firstName": "Tonglu",
                "lastName": "Jiao"
            },
            {
                "id": null,
                "preferredName": "Peng Liu",
                "firstName": "Peng",
                "lastName": "Liu"
            },
            {
                "id": null,
                "preferredName": "Jingchen Liu",
                "firstName": "Jingchen",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3369648",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10458963",
        "articleTitle": "Layer-Sensitive Neural Processing Architecture for Error-Tolerant Applications",
        "volume": "32",
        "issue": "5",
        "startPage": "797",
        "endPage": "809",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089688827,
                "preferredName": "Zeju Li",
                "firstName": "Zeju",
                "lastName": "Li"
            },
            {
                "id": 37089789562,
                "preferredName": "Qinfan Wang",
                "firstName": "Qinfan",
                "lastName": "Wang"
            },
            {
                "id": 37090031460,
                "preferredName": "Zihan Zou",
                "firstName": "Zihan",
                "lastName": "Zou"
            },
            {
                "id": 37089576834,
                "preferredName": "Qiao Shen",
                "firstName": "Qiao",
                "lastName": "Shen"
            },
            {
                "id": 37089576329,
                "preferredName": "Na Xie",
                "firstName": "Na",
                "lastName": "Xie"
            },
            {
                "id": 37072611300,
                "preferredName": "Hao Cai",
                "firstName": "Hao",
                "lastName": "Cai"
            },
            {
                "id": 37600254600,
                "preferredName": "Hao Zhang",
                "firstName": "Hao",
                "lastName": "Zhang"
            },
            {
                "id": 37087146902,
                "preferredName": "Bo Liu",
                "firstName": "Bo",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3348809",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10388268",
        "articleTitle": "Design of a Stochastic Computing Architecture for the Phansalkar Algorithm",
        "volume": "32",
        "issue": "3",
        "startPage": "442",
        "endPage": "454",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088452373,
                "preferredName": "Yongqiang Zhang",
                "firstName": "Yongqiang",
                "lastName": "Zhang"
            },
            {
                "id": 37087533319,
                "preferredName": "Jiao Qin",
                "firstName": "Jiao",
                "lastName": "Qin"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            },
            {
                "id": 37589283000,
                "preferredName": "Guangjun Xie",
                "firstName": "Guangjun",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3422382",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10591729",
        "articleTitle": "A Dual-Mode Buck Converter with Light-Load Efficiency Improvement and Seamless Mode Transition Technique",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085658741,
                "preferredName": "Chengzhi Xu",
                "firstName": "Chengzhi",
                "lastName": "Xu"
            },
            {
                "id": 37086886201,
                "preferredName": "Xufeng Liao",
                "firstName": "Xufeng",
                "lastName": "Liao"
            },
            {
                "id": 37089510851,
                "preferredName": "Peiyuan Fu",
                "firstName": "Peiyuan",
                "lastName": "Fu"
            },
            {
                "id": 37085688001,
                "preferredName": "Yongyuan Li",
                "firstName": "Yongyuan",
                "lastName": "Li"
            },
            {
                "id": 37085867017,
                "preferredName": "Lianxi Liu",
                "firstName": "Lianxi",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3422684",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10596041",
        "articleTitle": "P $^2$ -ViT: Power-of-Two Post-Training Quantization and Acceleration for Fully Quantized Vision Transformer",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088969152,
                "preferredName": "Huihong Shi",
                "firstName": "Huihong",
                "lastName": "Shi"
            },
            {
                "id": 37089593512,
                "preferredName": "Xin Cheng",
                "firstName": "Xin",
                "lastName": "Cheng"
            },
            {
                "id": 37086884891,
                "preferredName": "Wendong Mao",
                "firstName": "Wendong",
                "lastName": "Mao"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3355316",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10418841",
        "articleTitle": "FEC-Aided Decision Feedback Blind Mismatch Calibration of TIADCs in Wireless Time-Varying Channel Environments",
        "volume": "32",
        "issue": "7",
        "startPage": "1173",
        "endPage": "1183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088905203,
                "preferredName": "Haoyang Shen",
                "firstName": "Haoyang",
                "lastName": "Shen"
            },
            {
                "id": 37086592462,
                "preferredName": "Deepu John",
                "firstName": "Deepu",
                "lastName": "John"
            },
            {
                "id": 37547582100,
                "preferredName": "Barry Cardiff",
                "firstName": "Barry",
                "lastName": "Cardiff"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3426516",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10609834",
        "articleTitle": "Design and Analysis of a New Three-Stage Feedback Amplifier Utilizing Signal Flow Graph Domain Inspection Approach",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "0",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 938160136080774,
                "preferredName": "M. Ghashghai",
                "firstName": "M.",
                "lastName": "Ghashghai"
            },
            {
                "id": 38278109200,
                "preferredName": "M. B. Ghaznavi-Ghoushchi",
                "firstName": "M. B.",
                "lastName": "Ghaznavi-Ghoushchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3353374",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10411958",
        "articleTitle": "ALT: Area-Efficient and Low-Latency FPGA Design for Torus Fully Homomorphic Encryption",
        "volume": "32",
        "issue": "4",
        "startPage": "645",
        "endPage": "657",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088459309,
                "preferredName": "Xiao Hu",
                "firstName": "Xiao",
                "lastName": "Hu"
            },
            {
                "id": 37089748125,
                "preferredName": "Zhihao Li",
                "firstName": "Zhihao",
                "lastName": "Li"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37087271651,
                "preferredName": "Xianhui Lu",
                "firstName": "Xianhui",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3414262",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10568566",
        "articleTitle": "VLSI Design of Light-Field Factorization for Dual-Layer Factored Display",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089338173,
                "preferredName": "Li-De Chen",
                "firstName": "Li-De",
                "lastName": "Chen"
            },
            {
                "id": 37089337890,
                "preferredName": "Li-Qun Weng",
                "firstName": "Li-Qun",
                "lastName": "Weng"
            },
            {
                "id": 37089336877,
                "preferredName": "Hao-Chien Cheng",
                "firstName": "Hao-Chien",
                "lastName": "Cheng"
            },
            {
                "id": 615436353403716,
                "preferredName": "An-Yu Cheng",
                "firstName": "An-Yu",
                "lastName": "Cheng"
            },
            {
                "id": 37089338346,
                "preferredName": "Kai-Ping Lin",
                "firstName": "Kai-Ping",
                "lastName": "Lin"
            },
            {
                "id": 37085509027,
                "preferredName": "Chao-Tsung Huang",
                "firstName": "Chao-Tsung",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3317926",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10285121",
        "articleTitle": "HW-FUTEX: Hardware-Assisted Futex Syscall",
        "volume": "32",
        "issue": "1",
        "startPage": "16",
        "endPage": "29",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089589803,
                "preferredName": "Lars Nolte",
                "firstName": "Lars",
                "lastName": "Nolte"
            },
            {
                "id": 37089591062,
                "preferredName": "Tim Twardzik",
                "firstName": "Tim",
                "lastName": "Twardzik"
            },
            {
                "id": 37391895800,
                "preferredName": "Camille Jalier",
                "firstName": "Camille",
                "lastName": "Jalier"
            },
            {
                "id": 37089590628,
                "preferredName": "Zhigang Huang",
                "firstName": "Zhigang",
                "lastName": "Huang"
            },
            {
                "id": 37085756660,
                "preferredName": "Jiyuan Shi",
                "firstName": "Jiyuan",
                "lastName": "Shi"
            },
            {
                "id": 37324610100,
                "preferredName": "Thomas Wild",
                "firstName": "Thomas",
                "lastName": "Wild"
            },
            {
                "id": 37265721600,
                "preferredName": "Andreas Herkersdorf",
                "firstName": "Andreas",
                "lastName": "Herkersdorf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3393860",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10518006",
        "articleTitle": "HRM: M-Term Heterogeneous Hybrid Blend Recursive Multiplier for GF(2n) Polynomial",
        "volume": "32",
        "issue": "8",
        "startPage": "1447",
        "endPage": "1460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086138277,
                "preferredName": "D. R. Vasanthi",
                "firstName": "D. R.",
                "lastName": "Vasanthi"
            },
            {
                "id": 378710175630094,
                "preferredName": "Sanampudi Gopala Krishna Reddy",
                "firstName": "Sanampudi",
                "lastName": "Gopala Krishna Reddy"
            },
            {
                "id": 37574450600,
                "preferredName": "Madhav Rao",
                "firstName": "Madhav",
                "lastName": "Rao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3330993",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10320309",
        "articleTitle": "WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural Networks",
        "volume": "32",
        "issue": "1",
        "startPage": "164",
        "endPage": "177",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37291794500,
                "preferredName": "Chen Yang",
                "firstName": "Chen",
                "lastName": "Yang"
            },
            {
                "id": 37089623940,
                "preferredName": "Yishuo Meng",
                "firstName": "Yishuo",
                "lastName": "Meng"
            },
            {
                "id": 37089632674,
                "preferredName": "Jiawei Xi",
                "firstName": "Jiawei",
                "lastName": "Xi"
            },
            {
                "id": 37089234549,
                "preferredName": "Siwei Xiang",
                "firstName": "Siwei",
                "lastName": "Xiang"
            },
            {
                "id": 37089623706,
                "preferredName": "Jianfei Wang",
                "firstName": "Jianfei",
                "lastName": "Wang"
            },
            {
                "id": 37721171300,
                "preferredName": "Kuizhi Mei",
                "firstName": "Kuizhi",
                "lastName": "Mei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3378291",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10478871",
        "articleTitle": "FLAT: Layout-Aware and Security Property-Assisted Timing Fault-Injection Attack Assessment",
        "volume": "32",
        "issue": "6",
        "startPage": "1150",
        "endPage": "1163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089566199,
                "preferredName": "Amit Mazumder Shuvo",
                "firstName": "Amit",
                "lastName": "Mazumder Shuvo"
            },
            {
                "id": 37086808316,
                "preferredName": "Tao Zhang",
                "firstName": "Tao",
                "lastName": "Zhang"
            },
            {
                "id": 37074525400,
                "preferredName": "Farimah Farahmandi",
                "firstName": "Farimah",
                "lastName": "Farahmandi"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3425771",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10601616",
        "articleTitle": "Model-Based Study on the Limit of the Dynamic Load Regulation Performance of a Digital Low Dropout Regulator",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086111040,
                "preferredName": "Yichen Xu",
                "firstName": "Yichen",
                "lastName": "Xu"
            },
            {
                "id": 37090033350,
                "preferredName": "Zhaoqing Wang",
                "firstName": "Zhaoqing",
                "lastName": "Wang"
            },
            {
                "id": 37085683952,
                "preferredName": "Jonghyun Oh",
                "firstName": "Jonghyun",
                "lastName": "Oh"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3357312",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10419184",
        "articleTitle": "Low-Cost and Highly Robust Quadruple Node Upset Tolerant Latch Design",
        "volume": "32",
        "issue": "5",
        "startPage": "883",
        "endPage": "896",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089875955,
                "preferredName": "Licai Hao",
                "firstName": "Licai",
                "lastName": "Hao"
            },
            {
                "id": 226593342645599,
                "preferredName": "Yaling Wang",
                "firstName": "Yaling",
                "lastName": "Wang"
            },
            {
                "id": 37087764868,
                "preferredName": "Yunlong Liu",
                "firstName": "Yunlong",
                "lastName": "Liu"
            },
            {
                "id": 37089773567,
                "preferredName": "Shiyu Zhao",
                "firstName": "Shiyu",
                "lastName": "Zhao"
            },
            {
                "id": 37089584548,
                "preferredName": "Xinyi Zhang",
                "firstName": "Xinyi",
                "lastName": "Zhang"
            },
            {
                "id": 267171057270100,
                "preferredName": "Yang Li",
                "firstName": "Yang",
                "lastName": "Li"
            },
            {
                "id": 37086320144,
                "preferredName": "Wenjuan Lu",
                "firstName": "Wenjuan",
                "lastName": "Lu"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37088388765,
                "preferredName": "Yongliang Zhou",
                "firstName": "Yongliang",
                "lastName": "Zhou"
            },
            {
                "id": 239992055053960,
                "preferredName": "Chenghu Dai",
                "firstName": "Chenghu",
                "lastName": "Dai"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3390601",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10508974",
        "articleTitle": "SCAR: Power Side-Channel Analysis at RTL Level",
        "volume": "32",
        "issue": "6",
        "startPage": "1110",
        "endPage": "1123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089983911,
                "preferredName": "Amisha Srivastava",
                "firstName": "Amisha",
                "lastName": "Srivastava"
            },
            {
                "id": 37089498557,
                "preferredName": "Sanjay Das",
                "firstName": "Sanjay",
                "lastName": "Das"
            },
            {
                "id": 37088568516,
                "preferredName": "Navnil Choudhury",
                "firstName": "Navnil",
                "lastName": "Choudhury"
            },
            {
                "id": 37086101324,
                "preferredName": "Rafail Psiakis",
                "firstName": "Rafail",
                "lastName": "Psiakis"
            },
            {
                "id": 37089431688,
                "preferredName": "Pedro Henrique Silva",
                "firstName": "Pedro Henrique",
                "lastName": "Silva"
            },
            {
                "id": 37085707986,
                "preferredName": "Debjit Pal",
                "firstName": "Debjit",
                "lastName": "Pal"
            },
            {
                "id": 37856472700,
                "preferredName": "Kanad Basu",
                "firstName": "Kanad",
                "lastName": "Basu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409315",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10559764",
        "articleTitle": "iEDCL: Streamlined, False-Error-Free Error Detection and Correction Scheme in a Near-Threshold Enabled 32-bit Processor",
        "volume": "32",
        "issue": "8",
        "startPage": "1436",
        "endPage": "1446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089721514,
                "preferredName": "Runze Yu",
                "firstName": "Runze",
                "lastName": "Yu"
            },
            {
                "id": 37089533244,
                "preferredName": "Zhenhao Li",
                "firstName": "Zhenhao",
                "lastName": "Li"
            },
            {
                "id": 797716291718726,
                "preferredName": "Xi Deng",
                "firstName": "Xi",
                "lastName": "Deng"
            },
            {
                "id": 37089184730,
                "preferredName": "Zhaoxu Wang",
                "firstName": "Zhaoxu",
                "lastName": "Wang"
            },
            {
                "id": 37088954235,
                "preferredName": "Wei Jia",
                "firstName": "Wei",
                "lastName": "Jia"
            },
            {
                "id": 847688357936900,
                "preferredName": "Haoming Zhang",
                "firstName": "Haoming",
                "lastName": "Zhang"
            },
            {
                "id": 37289196000,
                "preferredName": "Zhenglin Liu",
                "firstName": "Zhenglin",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3360240",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10431723",
        "articleTitle": "Reliable Hardware Watermarks for Deep Learning Systems",
        "volume": "32",
        "issue": "4",
        "startPage": "752",
        "endPage": "762",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086689614,
                "preferredName": "Joseph Franklin Clements",
                "firstName": "Joseph Franklin",
                "lastName": "Clements"
            },
            {
                "id": 37954299800,
                "preferredName": "Yingjie Lao",
                "firstName": "Yingjie",
                "lastName": "Lao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3377366",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10478869",
        "articleTitle": "Proteus: A Pipelined NTT Architecture Generator",
        "volume": "32",
        "issue": "7",
        "startPage": "1228",
        "endPage": "1238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 897877813419316,
                "preferredName": "Florian Hirner",
                "firstName": "Florian",
                "lastName": "Hirner"
            },
            {
                "id": 37085820960,
                "preferredName": "Ahmet Can Mert",
                "firstName": "Ahmet Can",
                "lastName": "Mert"
            },
            {
                "id": 37981872000,
                "preferredName": "Sujoy Sinha Roy",
                "firstName": "Sujoy Sinha",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3392680",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10510401",
        "articleTitle": "A 36-Gb/s 2\u00d7 Half-Baud-Rate Adaptive Receiver in 28-nm CMOS",
        "volume": "32",
        "issue": "7",
        "startPage": "1263",
        "endPage": "1272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 378042052999625,
                "preferredName": "Yi-Hao Lan",
                "firstName": "Yi-Hao",
                "lastName": "Lan"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3385014",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10495792",
        "articleTitle": "Built-In Self-Test of SFQ Circuits Using Side-Channel Leakage Information",
        "volume": "32",
        "issue": "6",
        "startPage": "1100",
        "endPage": "1109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086508383,
                "preferredName": "Yerzhan Mustafa",
                "firstName": "Yerzhan",
                "lastName": "Mustafa"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418151",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10609532",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3380311",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10508523",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3351374",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10411978",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3363297",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10445395",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3396367",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10536719",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3372354",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10477627",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3396363",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10536697",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3372358",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10477566",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3341193",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10375866",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3351379",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10411975",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3410460",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10576046",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415749",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10609531",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3395302",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10522586",
        "articleTitle": "Exploring the Usage of Fast Carry Chains to Implement Multistage Ring Oscillators on FPGAs: Design and Characterization",
        "volume": "32",
        "issue": "8",
        "startPage": "1472",
        "endPage": "1484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086498501,
                "preferredName": "Fanny Spagnolo",
                "firstName": "Fanny",
                "lastName": "Spagnolo"
            },
            {
                "id": 37283398500,
                "preferredName": "Stefania Perri",
                "firstName": "Stefania",
                "lastName": "Perri"
            },
            {
                "id": 37089459898,
                "preferredName": "Massimo Vatalaro",
                "firstName": "Massimo",
                "lastName": "Vatalaro"
            },
            {
                "id": 37543009800,
                "preferredName": "Fabio Frustaci",
                "firstName": "Fabio",
                "lastName": "Frustaci"
            },
            {
                "id": 37273527500,
                "preferredName": "Felice Crupi",
                "firstName": "Felice",
                "lastName": "Crupi"
            },
            {
                "id": 37283399400,
                "preferredName": "Pasquale Corsonello",
                "firstName": "Pasquale",
                "lastName": "Corsonello"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3384531",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10496595",
        "articleTitle": "FTC: A Universal Framework for Fault-Injection Attack Detection and Prevention",
        "volume": "32",
        "issue": "7",
        "startPage": "1311",
        "endPage": "1324",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089025938,
                "preferredName": "Md Rafid Muttaki",
                "firstName": "Md Rafid",
                "lastName": "Muttaki"
            },
            {
                "id": 37088646784,
                "preferredName": "Md Habibur Rahman",
                "firstName": "Md Habibur",
                "lastName": "Rahman"
            },
            {
                "id": 37086807140,
                "preferredName": "Akshay Kulkarni",
                "firstName": "Akshay",
                "lastName": "Kulkarni"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37074525400,
                "preferredName": "Farimah Farahmandi",
                "firstName": "Farimah",
                "lastName": "Farahmandi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3329360",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10313117",
        "articleTitle": "Stream Processing Architectures for Continuous ECG Monitoring Using Subsampling- Based Classifiers",
        "volume": "32",
        "issue": "1",
        "startPage": "68",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088451417,
                "preferredName": "Johnson Loh",
                "firstName": "Johnson",
                "lastName": "Loh"
            },
            {
                "id": 37274316600,
                "preferredName": "Tobias Gemmeke",
                "firstName": "Tobias",
                "lastName": "Gemmeke"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3386900",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10504795",
        "articleTitle": "Toward Efficient Retraining: A Large-Scale Approximate Neural Network Framework With Cross-Layer Optimization",
        "volume": "32",
        "issue": "6",
        "startPage": "1004",
        "endPage": "1017",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089646694,
                "preferredName": "Tianyang Yu",
                "firstName": "Tianyang",
                "lastName": "Yu"
            },
            {
                "id": 37085475392,
                "preferredName": "Bi Wu",
                "firstName": "Bi",
                "lastName": "Wu"
            },
            {
                "id": 37085354525,
                "preferredName": "Ke Chen",
                "firstName": "Ke",
                "lastName": "Chen"
            },
            {
                "id": 37086454138,
                "preferredName": "Chenggang Yan",
                "firstName": "Chenggang",
                "lastName": "Yan"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3326159",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10313121",
        "articleTitle": "Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters",
        "volume": "32",
        "issue": "1",
        "startPage": "4",
        "endPage": "15",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089589671,
                "preferredName": "Agnimesh Ghosh",
                "firstName": "Agnimesh",
                "lastName": "Ghosh"
            },
            {
                "id": 37089588652,
                "preferredName": "Andrei Spelman",
                "firstName": "Andrei",
                "lastName": "Spelman"
            },
            {
                "id": 37088903347,
                "preferredName": "Tze Hin Cheung",
                "firstName": "Tze Hin",
                "lastName": "Cheung"
            },
            {
                "id": 37089590244,
                "preferredName": "Dhanashree Boopathy",
                "firstName": "Dhanashree",
                "lastName": "Boopathy"
            },
            {
                "id": 37269519700,
                "preferredName": "Kari Stadius",
                "firstName": "Kari",
                "lastName": "Stadius"
            },
            {
                "id": 38232918500,
                "preferredName": "Manil Dev Gomony",
                "firstName": "Manil Dev",
                "lastName": "Gomony"
            },
            {
                "id": 37267657500,
                "preferredName": "Mikko Valkama",
                "firstName": "Mikko",
                "lastName": "Valkama"
            },
            {
                "id": 37271432900,
                "preferredName": "Jussi Ryyn\u00e4nen",
                "firstName": "Jussi",
                "lastName": "Ryyn\u00e4nen"
            },
            {
                "id": 37270508500,
                "preferredName": "Marko Kosunen",
                "firstName": "Marko",
                "lastName": "Kosunen"
            },
            {
                "id": 37085480119,
                "preferredName": "Vishnu Unnikrishnan",
                "firstName": "Vishnu",
                "lastName": "Unnikrishnan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3342122",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10376383",
        "articleTitle": "A Novel Design Approach and VLSI Architecture of Rationalized Bi-Orthogonal Wavelet Filter Banks",
        "volume": "32",
        "issue": "4",
        "startPage": "619",
        "endPage": "632",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085576263,
                "preferredName": "Aswini K. Samantaray",
                "firstName": "Aswini K.",
                "lastName": "Samantaray"
            },
            {
                "id": 37085716090,
                "preferredName": "Pranose J. Edavoor",
                "firstName": "Pranose J.",
                "lastName": "Edavoor"
            },
            {
                "id": 37085777868,
                "preferredName": "Amol D. Rahulkar",
                "firstName": "Amol D.",
                "lastName": "Rahulkar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3334711",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10328898",
        "articleTitle": "MPRTA: An Efficient Multilevel Parallel Mobile Accelerator for High-Performance Ray Tracing",
        "volume": "32",
        "issue": "2",
        "startPage": "396",
        "endPage": "400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089507605,
                "preferredName": "Run Yan",
                "firstName": "Run",
                "lastName": "Yan"
            },
            {
                "id": 37086331831,
                "preferredName": "Yin Su",
                "firstName": "Yin",
                "lastName": "Su"
            },
            {
                "id": 37086418937,
                "preferredName": "Hui Guo",
                "firstName": "Hui",
                "lastName": "Guo"
            },
            {
                "id": 37086420923,
                "preferredName": "Yashuai L\u00fc",
                "firstName": "Yashuai",
                "lastName": "L\u00fc"
            },
            {
                "id": 323489669619529,
                "preferredName": "Jin Wang",
                "firstName": "Jin",
                "lastName": "Wang"
            },
            {
                "id": 37410882700,
                "preferredName": "Nong Xiao",
                "firstName": "Nong",
                "lastName": "Xiao"
            },
            {
                "id": 37287404400,
                "preferredName": "Li Shen",
                "firstName": "Li",
                "lastName": "Shen"
            },
            {
                "id": 37068195600,
                "preferredName": "Yongwen Wang",
                "firstName": "Yongwen",
                "lastName": "Wang"
            },
            {
                "id": 37292522800,
                "preferredName": "Libo Huang",
                "firstName": "Libo",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3328717",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10313119",
        "articleTitle": "Soft-Error-Aware SRAM With Multinode Upset Tolerance for Aerospace Applications",
        "volume": "32",
        "issue": "1",
        "startPage": "128",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242018800,
                "preferredName": "Na Bai",
                "firstName": "Na",
                "lastName": "Bai"
            },
            {
                "id": 915825497866044,
                "preferredName": "Xin Xiao",
                "firstName": "Xin",
                "lastName": "Xiao"
            },
            {
                "id": 37085472755,
                "preferredName": "Yaohua Xu",
                "firstName": "Yaohua",
                "lastName": "Xu"
            },
            {
                "id": 37086936633,
                "preferredName": "Yi Wang",
                "firstName": "Yi",
                "lastName": "Wang"
            },
            {
                "id": 38240680700,
                "preferredName": "Liang Wang",
                "firstName": "Liang",
                "lastName": "Wang"
            },
            {
                "id": 37089887002,
                "preferredName": "Xinjie Zhou",
                "firstName": "Xinjie",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3361459",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10453488",
        "articleTitle": "A Reliable and Efficient Online Solution for Adaptive Voltage and Frequency Scaling on FPGAs",
        "volume": "32",
        "issue": "6",
        "startPage": "1058",
        "endPage": "1071",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086789738,
                "preferredName": "Wei Xiong",
                "firstName": "Wei",
                "lastName": "Xiong"
            },
            {
                "id": 37089343519,
                "preferredName": "Jiacheng Cao",
                "firstName": "Jiacheng",
                "lastName": "Cao"
            },
            {
                "id": 405905046780967,
                "preferredName": "Yaozhang Liu",
                "firstName": "Yaozhang",
                "lastName": "Liu"
            },
            {
                "id": 37086019736,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 37418205800,
                "preferredName": "Jinmei Lai",
                "firstName": "Jinmei",
                "lastName": "Lai"
            },
            {
                "id": 37554049400,
                "preferredName": "Miaoqing Huang",
                "firstName": "Miaoqing",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3384404",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10494993",
        "articleTitle": "MRFI: An Open-Source Multiresolution Fault Injection Framework for Neural Network Processing",
        "volume": "32",
        "issue": "7",
        "startPage": "1325",
        "endPage": "1335",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090043833,
                "preferredName": "Haitong Huang",
                "firstName": "Haitong",
                "lastName": "Huang"
            },
            {
                "id": 37858948200,
                "preferredName": "Cheng Liu",
                "firstName": "Cheng",
                "lastName": "Liu"
            },
            {
                "id": 37090041251,
                "preferredName": "Xinghua Xue",
                "firstName": "Xinghua",
                "lastName": "Xue"
            },
            {
                "id": 37090021256,
                "preferredName": "Bo Liu",
                "firstName": "Bo",
                "lastName": "Liu"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3379205",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10487004",
        "articleTitle": "A 128-Gbps Pipelined SM4 Circuit With Dual DPA Attack Countermeasures",
        "volume": "32",
        "issue": "6",
        "startPage": "1164",
        "endPage": "1168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085535135,
                "preferredName": "Wenrui Liu",
                "firstName": "Wenrui",
                "lastName": "Liu"
            },
            {
                "id": 37088228830,
                "preferredName": "Jiafeng Cheng",
                "firstName": "Jiafeng",
                "lastName": "Cheng"
            },
            {
                "id": 872320776204891,
                "preferredName": "Nengyuan Sun",
                "firstName": "Nengyuan",
                "lastName": "Sun"
            },
            {
                "id": 146983900666271,
                "preferredName": "Heng Sha",
                "firstName": "Heng",
                "lastName": "Sha"
            },
            {
                "id": 296790263385077,
                "preferredName": "Zunxian Fu",
                "firstName": "Zunxian",
                "lastName": "Fu"
            },
            {
                "id": 324499707291164,
                "preferredName": "Zhaokang Peng",
                "firstName": "Zhaokang",
                "lastName": "Peng"
            },
            {
                "id": 37085673298,
                "preferredName": "Chunyang Wang",
                "firstName": "Chunyang",
                "lastName": "Wang"
            },
            {
                "id": 418787505642389,
                "preferredName": "Caiban Sun",
                "firstName": "Caiban",
                "lastName": "Sun"
            },
            {
                "id": 327427116981584,
                "preferredName": "Pengliang Kong",
                "firstName": "Pengliang",
                "lastName": "Kong"
            },
            {
                "id": 37089254351,
                "preferredName": "Yunfeng Zhao",
                "firstName": "Yunfeng",
                "lastName": "Zhao"
            },
            {
                "id": 37086049453,
                "preferredName": "Yaoqiang Wang",
                "firstName": "Yaoqiang",
                "lastName": "Wang"
            },
            {
                "id": 37085363514,
                "preferredName": "Weize Yu",
                "firstName": "Weize",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3421625",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10609345",
        "articleTitle": "Multidie 3-D Stacking of Memory Dominated Neuromorphic Architectures",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "0",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086237236,
                "preferredName": "Leandro M. Giacomini Rocha",
                "firstName": "Leandro M. Giacomini",
                "lastName": "Rocha"
            },
            {
                "id": 598524971406797,
                "preferredName": "Refik Bilgic",
                "firstName": "Refik",
                "lastName": "Bilgic"
            },
            {
                "id": 37089888833,
                "preferredName": "Mohamed Naeim",
                "firstName": "Mohamed",
                "lastName": "Naeim"
            },
            {
                "id": 37089794765,
                "preferredName": "Sudipta Das",
                "firstName": "Sudipta",
                "lastName": "Das"
            },
            {
                "id": 37400793700,
                "preferredName": "Herman Oprins",
                "firstName": "Herman",
                "lastName": "Oprins"
            },
            {
                "id": 878296014738253,
                "preferredName": "Amirreza Yousefzadeh",
                "firstName": "Amirreza",
                "lastName": "Yousefzadeh"
            },
            {
                "id": 37078698500,
                "preferredName": "Mario Konijnenburg",
                "firstName": "Mario",
                "lastName": "Konijnenburg"
            },
            {
                "id": 960692772582037,
                "preferredName": "Dragomir Milojevic",
                "firstName": "Dragomir",
                "lastName": "Milojevic"
            },
            {
                "id": 592424277508856,
                "preferredName": "James Myers",
                "firstName": "James",
                "lastName": "Myers"
            },
            {
                "id": 996418478731899,
                "preferredName": "Julien Ryckaert",
                "firstName": "Julien",
                "lastName": "Ryckaert"
            },
            {
                "id": 38526500500,
                "preferredName": "Dwaipayan Biswas",
                "firstName": "Dwaipayan",
                "lastName": "Biswas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3393923",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10520271",
        "articleTitle": "Implementation of Multiple-Step Quantized STDP Based on Novel Memristive Synapses",
        "volume": "32",
        "issue": "8",
        "startPage": "1369",
        "endPage": "1379",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 343669684771692,
                "preferredName": "Yi-Fan Liu",
                "firstName": "Yi-Fan",
                "lastName": "Liu"
            },
            {
                "id": 37085489751,
                "preferredName": "Da-Wei Wang",
                "firstName": "Da-Wei",
                "lastName": "Wang"
            },
            {
                "id": 37085411362,
                "preferredName": "Zhe-Kang Dong",
                "firstName": "Zhe-Kang",
                "lastName": "Dong"
            },
            {
                "id": 37085384812,
                "preferredName": "Hao Xie",
                "firstName": "Hao",
                "lastName": "Xie"
            },
            {
                "id": 37897908000,
                "preferredName": "Wen-Sheng Zhao",
                "firstName": "Wen-Sheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368849",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10456585",
        "articleTitle": "A Neuromorphic Spiking Neural Network Using Time-to-First-Spike Coding Scheme and Analog Computing in Low-Leakage 8T SRAM",
        "volume": "32",
        "issue": "5",
        "startPage": "848",
        "endPage": "859",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089742265,
                "preferredName": "Chao-Yu Chen",
                "firstName": "Chao-Yu",
                "lastName": "Chen"
            },
            {
                "id": 719909062648762,
                "preferredName": "Yan-Siou Dai",
                "firstName": "Yan-Siou",
                "lastName": "Dai"
            },
            {
                "id": 37275447200,
                "preferredName": "Hao-Chiao Hong",
                "firstName": "Hao-Chiao",
                "lastName": "Hong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3378197",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10520269",
        "articleTitle": "Factored Systolic Arrays Based on Radix-8 Multiplication for Machine Learning Acceleration",
        "volume": "32",
        "issue": "7",
        "startPage": "1205",
        "endPage": "1215",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088526123,
                "preferredName": "Kashif Inayat",
                "firstName": "Kashif",
                "lastName": "Inayat"
            },
            {
                "id": 37086366620,
                "preferredName": "Inayat Ullah",
                "firstName": "Inayat",
                "lastName": "Ullah"
            },
            {
                "id": 37403919800,
                "preferredName": "Jaeyong Chung",
                "firstName": "Jaeyong",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418961",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10579855",
        "articleTitle": "Protecting Parallel Data Encryption in Multi-Tenant FPGAs by Exploring Simple but Effective Clocking Methodologies",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 537417115611063,
                "preferredName": "Yankun Zhu",
                "firstName": "Yankun",
                "lastName": "Zhu"
            },
            {
                "id": 37085344024,
                "preferredName": "Pingqiang Zhou",
                "firstName": "Pingqiang",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3331508",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10322687",
        "articleTitle": "A 6\u201318-GHz 6-bit Full-360\u00b0 Vector-Sum Phase Shifter With Low Error in 40-nm CMOS",
        "volume": "32",
        "issue": "3",
        "startPage": "530",
        "endPage": "541",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 599965129093678,
                "preferredName": "Bo-Fan Chen",
                "firstName": "Bo-Fan",
                "lastName": "Chen"
            },
            {
                "id": 37537160400,
                "preferredName": "Zhi-Qun Li",
                "firstName": "Zhi-Qun",
                "lastName": "Li"
            },
            {
                "id": 37856899700,
                "preferredName": "Wei Shi",
                "firstName": "Wei",
                "lastName": "Shi"
            },
            {
                "id": 37086269385,
                "preferredName": "Yan Yao",
                "firstName": "Yan",
                "lastName": "Yao"
            },
            {
                "id": 500359529912245,
                "preferredName": "Zhi-Ying Xia",
                "firstName": "Zhi-Ying",
                "lastName": "Xia"
            },
            {
                "id": 452352838779980,
                "preferredName": "Bing-Yan Qiu",
                "firstName": "Bing-Yan",
                "lastName": "Qiu"
            },
            {
                "id": 37086418631,
                "preferredName": "Hao Ji",
                "firstName": "Hao",
                "lastName": "Ji"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415486",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10570262",
        "articleTitle": "Enabling Efficient Hybrid Systolic Computation in Shared-L1-Memory Manycore Clusters",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086418646,
                "preferredName": "Sergio Mazzola",
                "firstName": "Sergio",
                "lastName": "Mazzola"
            },
            {
                "id": 37088526848,
                "preferredName": "Samuel Riedel",
                "firstName": "Samuel",
                "lastName": "Riedel"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3390220",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10517940",
        "articleTitle": "A New Artificial Neural Network-Based Calibration Mechanism for ADCs: A Time-Interleaved ADC Case Study",
        "volume": "32",
        "issue": "7",
        "startPage": "1184",
        "endPage": "1194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088924901,
                "preferredName": "Zhifei Lu",
                "firstName": "Zhifei",
                "lastName": "Lu"
            },
            {
                "id": 37089940730,
                "preferredName": "Bowen Zhang",
                "firstName": "Bowen",
                "lastName": "Zhang"
            },
            {
                "id": 37086310061,
                "preferredName": "Xizhu Peng",
                "firstName": "Xizhu",
                "lastName": "Peng"
            },
            {
                "id": 37089626004,
                "preferredName": "Hang Liu",
                "firstName": "Hang",
                "lastName": "Liu"
            },
            {
                "id": 37089916854,
                "preferredName": "Xiaolei Ye",
                "firstName": "Xiaolei",
                "lastName": "Ye"
            },
            {
                "id": 37088066122,
                "preferredName": "Yuzhuo Li",
                "firstName": "Yuzhuo",
                "lastName": "Li"
            },
            {
                "id": 37089624699,
                "preferredName": "Yutao Peng",
                "firstName": "Yutao",
                "lastName": "Peng"
            },
            {
                "id": 37086693053,
                "preferredName": "Yao Xiao",
                "firstName": "Yao",
                "lastName": "Xiao"
            },
            {
                "id": 37089850687,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37533615900,
                "preferredName": "He Tang",
                "firstName": "He",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3308262",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10251048",
        "articleTitle": "Fully Digital, Standard-Cell-Based Multifunction Compute-in-Memory Arrays for Genome Sequencing",
        "volume": "32",
        "issue": "1",
        "startPage": "30",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086828098,
                "preferredName": "Christian Lanius",
                "firstName": "Christian",
                "lastName": "Lanius"
            },
            {
                "id": 37274316600,
                "preferredName": "Tobias Gemmeke",
                "firstName": "Tobias",
                "lastName": "Gemmeke"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3342982",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10372497",
        "articleTitle": "Soft-Error-Immune Quadruple-Node-Upset Tolerant Latch Based on Polarity Design and Source-Isolation Technologies",
        "volume": "32",
        "issue": "4",
        "startPage": "597",
        "endPage": "608",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089875955,
                "preferredName": "Licai Hao",
                "firstName": "Licai",
                "lastName": "Hao"
            },
            {
                "id": 37089584548,
                "preferredName": "Xinyi Zhang",
                "firstName": "Xinyi",
                "lastName": "Zhang"
            },
            {
                "id": 239992055053960,
                "preferredName": "Chenghu Dai",
                "firstName": "Chenghu",
                "lastName": "Dai"
            },
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37086320144,
                "preferredName": "Wenjuan Lu",
                "firstName": "Wenjuan",
                "lastName": "Lu"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37088388765,
                "preferredName": "Yongliang Zhou",
                "firstName": "Yongliang",
                "lastName": "Zhou"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3342022",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10366211",
        "articleTitle": "A 0.4\u20131.8-GHz Quarter-Rate Subsampling Mixer-First Direct Down-Conversion RF Front-End",
        "volume": "32",
        "issue": "3",
        "startPage": "552",
        "endPage": "563",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088902953,
                "preferredName": "Rakesh Varma Rena",
                "firstName": "Rakesh Varma",
                "lastName": "Rena"
            },
            {
                "id": 37089360426,
                "preferredName": "Raviteja Kammari",
                "firstName": "Raviteja",
                "lastName": "Kammari"
            },
            {
                "id": 38562581100,
                "preferredName": "Vijay Shankar Pasupureddi",
                "firstName": "Vijay Shankar",
                "lastName": "Pasupureddi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3365355",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10440044",
        "articleTitle": "Bit-Complemented Test Data to Replace the Tail of a Fault Coverage Curve",
        "volume": "32",
        "issue": "4",
        "startPage": "609",
        "endPage": "618",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3367817",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10445279",
        "articleTitle": "Memory-Efficient Multiplier-Less 2-D DWT Design Using Combined Convolution and Lifting Schemes for Wireless Visual Sensors",
        "volume": "32",
        "issue": "4",
        "startPage": "695",
        "endPage": "703",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286360700,
                "preferredName": "Basant Kumar Mohanty",
                "firstName": "Basant Kumar",
                "lastName": "Mohanty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3318468",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10274868",
        "articleTitle": "Optimized Two-Step Store Control for MTJ-Based Nonvolatile Flip-Flops to Minimize Store Energy Under Process and Temperature Variations",
        "volume": "32",
        "issue": "1",
        "startPage": "89",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281541100,
                "preferredName": "Kimiyoshi Usami",
                "firstName": "Kimiyoshi",
                "lastName": "Usami"
            },
            {
                "id": 37089286682,
                "preferredName": "Daiki Yokoyama",
                "firstName": "Daiki",
                "lastName": "Yokoyama"
            },
            {
                "id": 37089282406,
                "preferredName": "Aika Kamei",
                "firstName": "Aika",
                "lastName": "Kamei"
            },
            {
                "id": 37087305516,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            },
            {
                "id": 37088405178,
                "preferredName": "Kenta Suzuki",
                "firstName": "Kenta",
                "lastName": "Suzuki"
            },
            {
                "id": 37086538285,
                "preferredName": "Keizo Hiraga",
                "firstName": "Keizo",
                "lastName": "Hiraga"
            },
            {
                "id": 37089284424,
                "preferredName": "Kazuhiro Bessho",
                "firstName": "Kazuhiro",
                "lastName": "Bessho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3382254",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10489909",
        "articleTitle": "Analysis and Calibration of Bit Weights in SAR and Pipelined SAR ADCs Based on Code Distribution",
        "volume": "32",
        "issue": "6",
        "startPage": "977",
        "endPage": "990",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088700293,
                "preferredName": "Bingbing Ma",
                "firstName": "Bingbing",
                "lastName": "Ma"
            },
            {
                "id": 37349976200,
                "preferredName": "Wei Li",
                "firstName": "Wei",
                "lastName": "Li"
            },
            {
                "id": 37086347456,
                "preferredName": "Hongtao Xu",
                "firstName": "Hongtao",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3417385",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10596101",
        "articleTitle": "A nMOS-R Cross-Coupled Level Shifter With High dV/dt Noise Immunity for 600-V High-Voltage Gate Driver IC",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37835744200,
                "preferredName": "Yu Lu",
                "firstName": "Yu",
                "lastName": "Lu"
            },
            {
                "id": 37086538587,
                "preferredName": "Xiaowu Cai",
                "firstName": "Xiaowu",
                "lastName": "Cai"
            },
            {
                "id": 492861196486548,
                "preferredName": "Jian Lu",
                "firstName": "Jian",
                "lastName": "Lu"
            },
            {
                "id": 685463736815484,
                "preferredName": "Longli Pan",
                "firstName": "Longli",
                "lastName": "Pan"
            },
            {
                "id": 37089971671,
                "preferredName": "Jianying Dang",
                "firstName": "Jianying",
                "lastName": "Dang"
            },
            {
                "id": 37085740554,
                "preferredName": "Yafei Xie",
                "firstName": "Yafei",
                "lastName": "Xie"
            },
            {
                "id": 37088486243,
                "preferredName": "Xupeng Wang",
                "firstName": "Xupeng",
                "lastName": "Wang"
            },
            {
                "id": 37085349638,
                "preferredName": "Bo Li",
                "firstName": "Bo",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368075",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10454021",
        "articleTitle": "BSSE: Design Space Exploration on the BOOM With Semi-Supervised Learning",
        "volume": "32",
        "issue": "5",
        "startPage": "860",
        "endPage": "869",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086857919,
                "preferredName": "Xin Zheng",
                "firstName": "Xin",
                "lastName": "Zheng"
            },
            {
                "id": 37087473104,
                "preferredName": "Mingjun Cheng",
                "firstName": "Mingjun",
                "lastName": "Cheng"
            },
            {
                "id": 37088759248,
                "preferredName": "Jiasong Chen",
                "firstName": "Jiasong",
                "lastName": "Chen"
            },
            {
                "id": 37086379826,
                "preferredName": "Huaien Gao",
                "firstName": "Huaien",
                "lastName": "Gao"
            },
            {
                "id": 37086481429,
                "preferredName": "Xiaoming Xiong",
                "firstName": "Xiaoming",
                "lastName": "Xiong"
            },
            {
                "id": 37685582700,
                "preferredName": "Shuting Cai",
                "firstName": "Shuting",
                "lastName": "Cai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3360370",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10478320",
        "articleTitle": "Analyzing the Vulnerabilities of External SDRAM on System-on-Chip Field Programmable Gate Array Devices",
        "volume": "32",
        "issue": "6",
        "startPage": "1124",
        "endPage": "1135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090088968,
                "preferredName": "Alexandre Proulx",
                "firstName": "Alexandre",
                "lastName": "Proulx"
            },
            {
                "id": 37274195300,
                "preferredName": "Jean-Yves Chouinard",
                "firstName": "Jean-Yves",
                "lastName": "Chouinard"
            },
            {
                "id": 37085414754,
                "preferredName": "Amine Miled",
                "firstName": "Amine",
                "lastName": "Miled"
            },
            {
                "id": 37271550500,
                "preferredName": "Paul Fortier",
                "firstName": "Paul",
                "lastName": "Fortier"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3370176",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10459077",
        "articleTitle": "Reconfigurable Stateful Logic Circuit With Cu/CuI/Pt Memristors for In-Memory Computing",
        "volume": "32",
        "issue": "5",
        "startPage": "835",
        "endPage": "847",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 111326994200238,
                "preferredName": "Li Luo",
                "firstName": "Li",
                "lastName": "Luo"
            },
            {
                "id": 37086038740,
                "preferredName": "Bochang Li",
                "firstName": "Bochang",
                "lastName": "Li"
            },
            {
                "id": 37835957200,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            },
            {
                "id": 37086148832,
                "preferredName": "Jinpei Tan",
                "firstName": "Jinpei",
                "lastName": "Tan"
            },
            {
                "id": 37840132000,
                "preferredName": "Shukai Duan",
                "firstName": "Shukai",
                "lastName": "Duan"
            },
            {
                "id": 37275480000,
                "preferredName": "Chunxiang Zhu",
                "firstName": "Chunxiang",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3411033",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10559389",
        "articleTitle": "ALT-Lock: Logic and Timing Ambiguity-Based IP Obfuscation Against Reverse Engineering",
        "volume": "32",
        "issue": "8",
        "startPage": "1535",
        "endPage": "1548",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086300748,
                "preferredName": "Jonti Talukdar",
                "firstName": "Jonti",
                "lastName": "Talukdar"
            },
            {
                "id": 37087331939,
                "preferredName": "Woo-Hyun Paik",
                "firstName": "Woo-Hyun",
                "lastName": "Paik"
            },
            {
                "id": 37086441905,
                "preferredName": "Eduardo Ortega",
                "firstName": "Eduardo",
                "lastName": "Ortega"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415487",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10571824",
        "articleTitle": "Deep Reinforcement Learning-Based Power Management for Chiplet-Based Multicore Systems",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089339132,
                "preferredName": "Xiao Li",
                "firstName": "Xiao",
                "lastName": "Li"
            },
            {
                "id": 37088902028,
                "preferredName": "Lin Chen",
                "firstName": "Lin",
                "lastName": "Chen"
            },
            {
                "id": 37087136868,
                "preferredName": "Shixi Chen",
                "firstName": "Shixi",
                "lastName": "Chen"
            },
            {
                "id": 37089339963,
                "preferredName": "Fan Jiang",
                "firstName": "Fan",
                "lastName": "Jiang"
            },
            {
                "id": 37089566000,
                "preferredName": "Chengeng Li",
                "firstName": "Chengeng",
                "lastName": "Li"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3330648",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10323361",
        "articleTitle": "IPOCIM: Artificial Intelligent Architecture Design Space Exploration With Scalable Ping-Pong Computing-in-Memory Macro",
        "volume": "32",
        "issue": "2",
        "startPage": "256",
        "endPage": "268",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085833533,
                "preferredName": "Liang Chang",
                "firstName": "Liang",
                "lastName": "Chang"
            },
            {
                "id": 37089961207,
                "preferredName": "Xin Zhao",
                "firstName": "Xin",
                "lastName": "Zhao"
            },
            {
                "id": 523143168736527,
                "preferredName": "Ting Yue",
                "firstName": "Ting",
                "lastName": "Yue"
            },
            {
                "id": 37086828471,
                "preferredName": "Xi Yang",
                "firstName": "Xi",
                "lastName": "Yang"
            },
            {
                "id": 37089808885,
                "preferredName": "Chenglong Li",
                "firstName": "Chenglong",
                "lastName": "Li"
            },
            {
                "id": 37085723339,
                "preferredName": "Shuisheng Lin",
                "firstName": "Shuisheng",
                "lastName": "Lin"
            },
            {
                "id": 37089227803,
                "preferredName": "Jun Zhou",
                "firstName": "Jun",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3344536",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10374147",
        "articleTitle": "HETA: A Heterogeneous Temporal CGRA Modeling and Design Space Exploration via Bayesian Optimization",
        "volume": "32",
        "issue": "3",
        "startPage": "505",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089156922,
                "preferredName": "Yuan Dai",
                "firstName": "Yuan",
                "lastName": "Dai"
            },
            {
                "id": 37089903132,
                "preferredName": "Jingyuan Li",
                "firstName": "Jingyuan",
                "lastName": "Li"
            },
            {
                "id": 37089904574,
                "preferredName": "Qilong Zhu",
                "firstName": "Qilong",
                "lastName": "Zhu"
            },
            {
                "id": 37086864122,
                "preferredName": "Yunhui Qiu",
                "firstName": "Yunhui",
                "lastName": "Qiu"
            },
            {
                "id": 37089157626,
                "preferredName": "Yihan Hu",
                "firstName": "Yihan",
                "lastName": "Hu"
            },
            {
                "id": 38275070100,
                "preferredName": "Wenbo Yin",
                "firstName": "Wenbo",
                "lastName": "Yin"
            },
            {
                "id": 37600175900,
                "preferredName": "Lingli Wang",
                "firstName": "Lingli",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415481",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10576629",
        "articleTitle": "Thermally Constrained Codesign of Heterogeneous 3-D Integration of Compute-in-Memory, Digital ML Accelerator, and RISC-V Cores for Mixed ML and Non-ML Workloads",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088433527,
                "preferredName": "Yuan-Chun Luo",
                "firstName": "Yuan-Chun",
                "lastName": "Luo"
            },
            {
                "id": 37088474416,
                "preferredName": "Anni Lu",
                "firstName": "Anni",
                "lastName": "Lu"
            },
            {
                "id": 37087116232,
                "preferredName": "Janak Sharda",
                "firstName": "Janak",
                "lastName": "Sharda"
            },
            {
                "id": 37086827578,
                "preferredName": "Moritz Scherer",
                "firstName": "Moritz",
                "lastName": "Scherer"
            },
            {
                "id": 37086592883,
                "preferredName": "Jorge Tomas Gomez",
                "firstName": "Jorge Tomas",
                "lastName": "Gomez"
            },
            {
                "id": 37085747160,
                "preferredName": "Syed Shakib Sarwar",
                "firstName": "Syed Shakib",
                "lastName": "Sarwar"
            },
            {
                "id": 37085559730,
                "preferredName": "Ziyun Li",
                "firstName": "Ziyun",
                "lastName": "Li"
            },
            {
                "id": 692831616044579,
                "preferredName": "Reid Frederick Pinkham",
                "firstName": "Reid Frederick",
                "lastName": "Pinkham"
            },
            {
                "id": 37268187400,
                "preferredName": "Barbara De Salvo",
                "firstName": "Barbara De",
                "lastName": "Salvo"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3402164",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10539134",
        "articleTitle": "High-Throughput Bilinear Pairing Processor for Server-Side FPGA Applications",
        "volume": "32",
        "issue": "8",
        "startPage": "1498",
        "endPage": "1511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086062126,
                "preferredName": "Junichi Sakamoto",
                "firstName": "Junichi",
                "lastName": "Sakamoto"
            },
            {
                "id": 37708645300,
                "preferredName": "Daisuke Fujimoto",
                "firstName": "Daisuke",
                "lastName": "Fujimoto"
            },
            {
                "id": 37089553815,
                "preferredName": "Riku Anzai",
                "firstName": "Riku",
                "lastName": "Anzai"
            },
            {
                "id": 37088989537,
                "preferredName": "Naoki Yoshida",
                "firstName": "Naoki",
                "lastName": "Yoshida"
            },
            {
                "id": 37556835100,
                "preferredName": "Tsutomu Matsumoto",
                "firstName": "Tsutomu",
                "lastName": "Matsumoto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3343369",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10371202",
        "articleTitle": "RA-Aware Fail Data Collection Architecture for Cost Reduction",
        "volume": "32",
        "issue": "6",
        "startPage": "1136",
        "endPage": "1149",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37089162713,
                "preferredName": "Sooryeong Lee",
                "firstName": "Sooryeong",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3321933",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10287686",
        "articleTitle": "A Multiscale Anisotropic Thermal Model of Chiplet Heterogeneous Integration System",
        "volume": "32",
        "issue": "1",
        "startPage": "178",
        "endPage": "189",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089972518,
                "preferredName": "Chenghan Wang",
                "firstName": "Chenghan",
                "lastName": "Wang"
            },
            {
                "id": 37086620738,
                "preferredName": "Qinzhi Xu",
                "firstName": "Qinzhi",
                "lastName": "Xu"
            },
            {
                "id": 349019840044309,
                "preferredName": "Chuanjun Nie",
                "firstName": "Chuanjun",
                "lastName": "Nie"
            },
            {
                "id": 37086627498,
                "preferredName": "He Cao",
                "firstName": "He",
                "lastName": "Cao"
            },
            {
                "id": 37087486418,
                "preferredName": "Jianyun Liu",
                "firstName": "Jianyun",
                "lastName": "Liu"
            },
            {
                "id": 37088441886,
                "preferredName": "Daoqing Zhang",
                "firstName": "Daoqing",
                "lastName": "Zhang"
            },
            {
                "id": 37086086167,
                "preferredName": "Zhiqiang Li",
                "firstName": "Zhiqiang",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3336804",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10346604",
        "articleTitle": "Layout-Aware Area Optimization of Transposable STT-MRAM for a Processing-In-Memory System",
        "volume": "32",
        "issue": "2",
        "startPage": "245",
        "endPage": "255",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 389640317398927,
                "preferredName": "Sureum Choi",
                "firstName": "Sureum",
                "lastName": "Choi"
            },
            {
                "id": 37089615431,
                "preferredName": "Daejin Han",
                "firstName": "Daejin",
                "lastName": "Han"
            },
            {
                "id": 229775025265012,
                "preferredName": "Chanyeong Choi",
                "firstName": "Chanyeong",
                "lastName": "Choi"
            },
            {
                "id": 37085533787,
                "preferredName": "Yeongkyo Seo",
                "firstName": "Yeongkyo",
                "lastName": "Seo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3383871",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10508998",
        "articleTitle": "Amoeba: An Efficient and Flexible FPGA-Based Accelerator for Arbitrary-Kernel CNNs",
        "volume": "32",
        "issue": "6",
        "startPage": "1086",
        "endPage": "1099",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088958639,
                "preferredName": "Xiao Wu",
                "firstName": "Xiao",
                "lastName": "Wu"
            },
            {
                "id": 37087492167,
                "preferredName": "Miaoxin Wang",
                "firstName": "Miaoxin",
                "lastName": "Wang"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3300910",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10271318",
        "articleTitle": "PeakEngine: A Deterministic On-the-Fly Pruning Neural Network Accelerator for Hearing Instruments",
        "volume": "32",
        "issue": "1",
        "startPage": "150",
        "endPage": "163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087015911,
                "preferredName": "Zuzana Jel\u010dicov\u00e1",
                "firstName": "Zuzana",
                "lastName": "Jel\u010dicov\u00e1"
            },
            {
                "id": 38243436600,
                "preferredName": "Evangelia Kasapaki",
                "firstName": "Evangelia",
                "lastName": "Kasapaki"
            },
            {
                "id": 37892248900,
                "preferredName": "Oskar Andersson",
                "firstName": "Oskar",
                "lastName": "Andersson"
            },
            {
                "id": 37265824500,
                "preferredName": "Jens Spars\u00f8",
                "firstName": "Jens",
                "lastName": "Spars\u00f8"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3337777",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10367847",
        "articleTitle": "HARDSEA: Hybrid Analog-ReRAM Clustering and Digital-SRAM In-Memory Computing Accelerator for Dynamic Sparse Self-Attention in Transformer",
        "volume": "32",
        "issue": "2",
        "startPage": "269",
        "endPage": "282",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 409106678857317,
                "preferredName": "Shiwei Liu",
                "firstName": "Shiwei",
                "lastName": "Liu"
            },
            {
                "id": 37089516036,
                "preferredName": "Chen Mu",
                "firstName": "Chen",
                "lastName": "Mu"
            },
            {
                "id": 37087466238,
                "preferredName": "Hao Jiang",
                "firstName": "Hao",
                "lastName": "Jiang"
            },
            {
                "id": 37089338820,
                "preferredName": "Yunzhengmao Wang",
                "firstName": "Yunzhengmao",
                "lastName": "Wang"
            },
            {
                "id": 37089337494,
                "preferredName": "Jinshan Zhang",
                "firstName": "Jinshan",
                "lastName": "Zhang"
            },
            {
                "id": 37851510100,
                "preferredName": "Feng Lin",
                "firstName": "Feng",
                "lastName": "Lin"
            },
            {
                "id": 37085801831,
                "preferredName": "Keji Zhou",
                "firstName": "Keji",
                "lastName": "Zhou"
            },
            {
                "id": 37290890400,
                "preferredName": "Qi Liu",
                "firstName": "Qi",
                "lastName": "Liu"
            },
            {
                "id": 38241039100,
                "preferredName": "Chixiao Chen",
                "firstName": "Chixiao",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3364519",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10460457",
        "articleTitle": "Decap Insertion With Local Cell Relocation Minimizing IR-Drop Violations and Routing DRVs",
        "volume": "32",
        "issue": "5",
        "startPage": "823",
        "endPage": "834",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085688337,
                "preferredName": "Daijoon Hyun",
                "firstName": "Daijoon",
                "lastName": "Hyun"
            },
            {
                "id": 37088351390,
                "preferredName": "Younggwang Jung",
                "firstName": "Younggwang",
                "lastName": "Jung"
            },
            {
                "id": 37292092000,
                "preferredName": "Youngsoo Shin",
                "firstName": "Youngsoo",
                "lastName": "Shin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3366206",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10456566",
        "articleTitle": "A Hardware Acceleration of Maximum Likelihood Estimation Algorithm With Alternating Projection on FPGA",
        "volume": "32",
        "issue": "6",
        "startPage": "1072",
        "endPage": "1085",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 741344950154715,
                "preferredName": "Zhuo Xuan",
                "firstName": "Zhuo",
                "lastName": "Xuan"
            },
            {
                "id": 37086082742,
                "preferredName": "Shiwei Ren",
                "firstName": "Shiwei",
                "lastName": "Ren"
            },
            {
                "id": 37086131295,
                "preferredName": "Chengbo Xue",
                "firstName": "Chengbo",
                "lastName": "Xue"
            },
            {
                "id": 37088639157,
                "preferredName": "Guiyu Wang",
                "firstName": "Guiyu",
                "lastName": "Wang"
            },
            {
                "id": 37086389482,
                "preferredName": "Xiangnan Li",
                "firstName": "Xiangnan",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3414584",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10582892",
        "articleTitle": "A  $\\mu$ -GA Oriented ANN-Driven: Parameter Extraction of 5G CMOS Power Amplifier",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085575628,
                "preferredName": "Tahesin Samira Delwar",
                "firstName": "Tahesin Samira",
                "lastName": "Delwar"
            },
            {
                "id": 609057184603697,
                "preferredName": "Abrar Siddique",
                "firstName": "Abrar",
                "lastName": "Siddique"
            },
            {
                "id": 533514012545513,
                "preferredName": "Unal Aras",
                "firstName": "Unal",
                "lastName": "Aras"
            },
            {
                "id": 884069853891324,
                "preferredName": "Yangwon Lee",
                "firstName": "Yangwon",
                "lastName": "Lee"
            },
            {
                "id": 38237399500,
                "preferredName": "Jee Youl Ryu",
                "firstName": "Jee Youl",
                "lastName": "Ryu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3337277",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10360434",
        "articleTitle": "Low-Power Bus Encoding by Ternary LWC and Quaternary Transition Signaling: From Initial Concept to Circuit Design",
        "volume": "32",
        "issue": "4",
        "startPage": "682",
        "endPage": "694",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088653009,
                "preferredName": "Maryam Sadat Hosseini Omshi",
                "firstName": "Maryam Sadat Hosseini",
                "lastName": "Omshi"
            },
            {
                "id": 38234294300,
                "preferredName": "Reza Faghih Mirzaee",
                "firstName": "Reza",
                "lastName": "Faghih Mirzaee"
            },
            {
                "id": 38192026800,
                "preferredName": "Akram Reza",
                "firstName": "Akram",
                "lastName": "Reza"
            },
            {
                "id": 37089145146,
                "preferredName": "Mohammad Mirzaei",
                "firstName": "Mohammad",
                "lastName": "Mirzaei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3392159",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10521670",
        "articleTitle": "Multibit Content Addressable Memory Design and Optimization Based on 3-D nand-Compatible IGZO Flash",
        "volume": "32",
        "issue": "8",
        "startPage": "1380",
        "endPage": "1388",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088425136,
                "preferredName": "Chao Li",
                "firstName": "Chao",
                "lastName": "Li"
            },
            {
                "id": 37086938256,
                "preferredName": "Chen Sun",
                "firstName": "Chen",
                "lastName": "Sun"
            },
            {
                "id": 37280203100,
                "preferredName": "Jianyi Yang",
                "firstName": "Jianyi",
                "lastName": "Yang"
            },
            {
                "id": 37086154196,
                "preferredName": "Kai Ni",
                "firstName": "Kai",
                "lastName": "Ni"
            },
            {
                "id": 37407035200,
                "preferredName": "Xiao Gong",
                "firstName": "Xiao",
                "lastName": "Gong"
            },
            {
                "id": 37298624500,
                "preferredName": "Cheng Zhuo",
                "firstName": "Cheng",
                "lastName": "Zhuo"
            },
            {
                "id": 37085776453,
                "preferredName": "Xunzhao Yin",
                "firstName": "Xunzhao",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3414260",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10571370",
        "articleTitle": "ABS: Accumulation Bit-Width Scaling Method for Designing Low-Precision Tensor Core",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089411678,
                "preferredName": "Yasong Cao",
                "firstName": "Yasong",
                "lastName": "Cao"
            },
            {
                "id": 37409755400,
                "preferredName": "Mei Wen",
                "firstName": "Mei",
                "lastName": "Wen"
            },
            {
                "id": 134998416219383,
                "preferredName": "Zhongdi Luo",
                "firstName": "Zhongdi",
                "lastName": "Luo"
            },
            {
                "id": 37089699650,
                "preferredName": "Xin Ju",
                "firstName": "Xin",
                "lastName": "Ju"
            },
            {
                "id": 182194973079139,
                "preferredName": "Haolan Huang",
                "firstName": "Haolan",
                "lastName": "Huang"
            },
            {
                "id": 37086215228,
                "preferredName": "Junzhong Shen",
                "firstName": "Junzhong",
                "lastName": "Shen"
            },
            {
                "id": 37900572500,
                "preferredName": "Haiyan Chen",
                "firstName": "Haiyan",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3380549",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10496590",
        "articleTitle": "Fault Diagnosis for Resistive Random Access Memory and Monolithic Inter-Tier Vias in Monolithic 3-D Integration",
        "volume": "32",
        "issue": "7",
        "startPage": "1336",
        "endPage": "1349",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088480606,
                "preferredName": "Shao-Chun Hung",
                "firstName": "Shao-Chun",
                "lastName": "Hung"
            },
            {
                "id": 37086604262,
                "preferredName": "Arjun Chaudhuri",
                "firstName": "Arjun",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37086936118,
                "preferredName": "Sanmitra Banerjee",
                "firstName": "Sanmitra",
                "lastName": "Banerjee"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3363666",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10461087",
        "articleTitle": "Hierarchical Graph Learning-Based Floorplanning With Dirichlet Boundary Conditions",
        "volume": "32",
        "issue": "5",
        "startPage": "810",
        "endPage": "822",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090001528,
                "preferredName": "Yiting Liu",
                "firstName": "Yiting",
                "lastName": "Liu"
            },
            {
                "id": 37279561700,
                "preferredName": "Hai Zhou",
                "firstName": "Hai",
                "lastName": "Zhou"
            },
            {
                "id": 37280526100,
                "preferredName": "Jia Wang",
                "firstName": "Jia",
                "lastName": "Wang"
            },
            {
                "id": 37087172069,
                "preferredName": "Fan Yang",
                "firstName": "Fan",
                "lastName": "Yang"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            },
            {
                "id": 37286995200,
                "preferredName": "Li Shang",
                "firstName": "Li",
                "lastName": "Shang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3375111",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10473702",
        "articleTitle": "ADC/DAC-Free Analog Acceleration of Deep Neural Networks With Frequency Transformation",
        "volume": "32",
        "issue": "6",
        "startPage": "991",
        "endPage": "1003",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089480346,
                "preferredName": "Nastaran Darabi",
                "firstName": "Nastaran",
                "lastName": "Darabi"
            },
            {
                "id": 37089639472,
                "preferredName": "Maeesha Binte Hashem",
                "firstName": "Maeesha Binte",
                "lastName": "Hashem"
            },
            {
                "id": 37088466171,
                "preferredName": "Hongyi Pan",
                "firstName": "Hongyi",
                "lastName": "Pan"
            },
            {
                "id": 38186428600,
                "preferredName": "Ahmet Cetin",
                "firstName": "Ahmet",
                "lastName": "Cetin"
            },
            {
                "id": 37086661698,
                "preferredName": "Wilfred Gomes",
                "firstName": "Wilfred",
                "lastName": "Gomes"
            },
            {
                "id": 38242152200,
                "preferredName": "Amit Ranjan Trivedi",
                "firstName": "Amit Ranjan",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3396555",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10531244",
        "articleTitle": "Design Exploration of Fault-Tolerant Deep Neural Networks Using Posit Number Representation System",
        "volume": "32",
        "issue": "7",
        "startPage": "1350",
        "endPage": "1363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 178033242538628,
                "preferredName": "Morteza Yousefloo",
                "firstName": "Morteza",
                "lastName": "Yousefloo"
            },
            {
                "id": 37086099369,
                "preferredName": "Omid Akbari",
                "firstName": "Omid",
                "lastName": "Akbari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3384114",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10506754",
        "articleTitle": "Low-Complexity VLSI Architecture for OTFS Transceiver Under Multipath Fading Channel",
        "volume": "32",
        "issue": "7",
        "startPage": "1285",
        "endPage": "1296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 812080589153641,
                "preferredName": "Ashish Ranjan Shadangi",
                "firstName": "Ashish Ranjan",
                "lastName": "Shadangi"
            },
            {
                "id": 37557711100,
                "preferredName": "Suvra Sekhar Das",
                "firstName": "Suvra Sekhar",
                "lastName": "Das"
            },
            {
                "id": 37268712300,
                "preferredName": "Indrajit Chakrabarti",
                "firstName": "Indrajit",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415469",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10570314",
        "articleTitle": "A 206  $\\mu$ W Vital Signs Monitoring System on Chip for Measuring Five Vitals",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089476927,
                "preferredName": "Sameen Minto",
                "firstName": "Sameen",
                "lastName": "Minto"
            },
            {
                "id": 700945760882731,
                "preferredName": "Austin Cable",
                "firstName": "Austin",
                "lastName": "Cable"
            },
            {
                "id": 37085579650,
                "preferredName": "Wala Saadeh",
                "firstName": "Wala",
                "lastName": "Saadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3341037",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10360440",
        "articleTitle": "TINA: TMVP-Initiated Novel Accelerator for Lightweight Ring-LWE-Based PQC",
        "volume": "32",
        "issue": "5",
        "startPage": "870",
        "endPage": "882",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089464615,
                "preferredName": "Tianyou Bao",
                "firstName": "Tianyou",
                "lastName": "Bao"
            },
            {
                "id": 37088886220,
                "preferredName": "Pengzhou He",
                "firstName": "Pengzhou",
                "lastName": "He"
            },
            {
                "id": 37085825439,
                "preferredName": "Shi Bai",
                "firstName": "Shi",
                "lastName": "Bai"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3368002",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10456535",
        "articleTitle": "Design of a High-Performance Iterative Barrett Modular Multiplier for Crypto Systems",
        "volume": "32",
        "issue": "5",
        "startPage": "897",
        "endPage": "910",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086371203,
                "preferredName": "Bo Zhang",
                "firstName": "Bo",
                "lastName": "Zhang"
            },
            {
                "id": 37088925887,
                "preferredName": "Zeming Cheng",
                "firstName": "Zeming",
                "lastName": "Cheng"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3415505",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10574180",
        "articleTitle": "A Parallel Architecture and Implementation for Near-Lossless Hyperspectral Image Compression Based on CCSDS 123.0-B-2 With Scalable Data-Rate Performance",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089592346,
                "preferredName": "Panagiotis Chatziantoniou",
                "firstName": "Panagiotis",
                "lastName": "Chatziantoniou"
            },
            {
                "id": 37085671632,
                "preferredName": "Antonis Tsigkanos",
                "firstName": "Antonis",
                "lastName": "Tsigkanos"
            },
            {
                "id": 37577142400,
                "preferredName": "Dimitris Theodoropoulos",
                "firstName": "Dimitris",
                "lastName": "Theodoropoulos"
            },
            {
                "id": 37276966100,
                "preferredName": "Nektarios Kranitis",
                "firstName": "Nektarios",
                "lastName": "Kranitis"
            },
            {
                "id": 37276972300,
                "preferredName": "Antonis Paschalis",
                "firstName": "Antonis",
                "lastName": "Paschalis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3417016",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10593812",
        "articleTitle": "FELIX: FPGA-Based Scalable and Lightweight Accelerator for Large Integer Extended GCD",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 673381993749705,
                "preferredName": "Samuel Coulon",
                "firstName": "Samuel",
                "lastName": "Coulon"
            },
            {
                "id": 37089464615,
                "preferredName": "Tianyou Bao",
                "firstName": "Tianyou",
                "lastName": "Bao"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3339810",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10355919",
        "articleTitle": "Compacting Side-Channel Measurements With Amplitude Peak Location Algorithm",
        "volume": "32",
        "issue": "3",
        "startPage": "573",
        "endPage": "586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088232949,
                "preferredName": "Thai-Ha Tran",
                "firstName": "Thai-Ha",
                "lastName": "Tran"
            },
            {
                "id": 441901079951324,
                "preferredName": "Duc-Thuan Dam",
                "firstName": "Duc-Thuan",
                "lastName": "Dam"
            },
            {
                "id": 37088692042,
                "preferredName": "Ba-Anh Dao",
                "firstName": "Ba-Anh",
                "lastName": "Dao"
            },
            {
                "id": 38488802300,
                "preferredName": "Van-Phuc Hoang",
                "firstName": "Van-Phuc",
                "lastName": "Hoang"
            },
            {
                "id": 37270277500,
                "preferredName": "Cong-Kha Pham",
                "firstName": "Cong-Kha",
                "lastName": "Pham"
            },
            {
                "id": 37085531386,
                "preferredName": "Trong-Thuc Hoang",
                "firstName": "Trong-Thuc",
                "lastName": "Hoang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3335877",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10335630",
        "articleTitle": "Variable Conversion Approach for Design Optimization of Low-Voltage Low-Pass Filters",
        "volume": "32",
        "issue": "2",
        "startPage": "205",
        "endPage": "218",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37599100100,
                "preferredName": "Lucas Compassi-Severo",
                "firstName": "Lucas",
                "lastName": "Compassi-Severo"
            },
            {
                "id": 37089793972,
                "preferredName": "Tailize C. De-Oliveira",
                "firstName": "Tailize C.",
                "lastName": "De-Oliveira"
            },
            {
                "id": 37078625800,
                "preferredName": "Paulo C\u00e9sar C. de Aguirre",
                "firstName": "Paulo C\u00e9sar C.",
                "lastName": "de Aguirre"
            },
            {
                "id": 37265071500,
                "preferredName": "Wilhelmus Van Noije",
                "firstName": "Wilhelmus",
                "lastName": "Van Noije"
            },
            {
                "id": 37323244600,
                "preferredName": "Alessandro G. Girardi",
                "firstName": "Alessandro G.",
                "lastName": "Girardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3410010",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10555545",
        "articleTitle": "Enhanced-Linearity Wideband Full-Duplex Receiver With Shared Self-Interference Canceller",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089173365,
                "preferredName": "Fan Chen",
                "firstName": "Fan",
                "lastName": "Chen"
            },
            {
                "id": 37349976200,
                "preferredName": "Wei Li",
                "firstName": "Wei",
                "lastName": "Li"
            },
            {
                "id": 37089004699,
                "preferredName": "Chuangguo Wang",
                "firstName": "Chuangguo",
                "lastName": "Wang"
            },
            {
                "id": 37089418395,
                "preferredName": "Yunyou Pu",
                "firstName": "Yunyou",
                "lastName": "Pu"
            },
            {
                "id": 740566282556772,
                "preferredName": "Xingyu Ma",
                "firstName": "Xingyu",
                "lastName": "Ma"
            },
            {
                "id": 285442882903346,
                "preferredName": "Shijiao Dong",
                "firstName": "Shijiao",
                "lastName": "Dong"
            },
            {
                "id": 37086051849,
                "preferredName": "Yun Wang",
                "firstName": "Yun",
                "lastName": "Wang"
            },
            {
                "id": 37086347456,
                "preferredName": "Hongtao Xu",
                "firstName": "Hongtao",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3393896",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10517958",
        "articleTitle": "A 40-Gb/s PAM-3 Receiver With Modified Summer-Merged Slicers and PRTS Checker",
        "volume": "32",
        "issue": "8",
        "startPage": "1512",
        "endPage": "1522",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 403322631461866,
                "preferredName": "Jhe-En Lin",
                "firstName": "Jhe-En",
                "lastName": "Lin"
            },
            {
                "id": 378042052999625,
                "preferredName": "Yi-Hao Lan",
                "firstName": "Yi-Hao",
                "lastName": "Lan"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3399221",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10535470",
        "articleTitle": "FPUx: High-Performance Floating-Point Support for Cost-Constrained RISC-V Cores",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089941116,
                "preferredName": "Xian Lin",
                "firstName": "Xian",
                "lastName": "Lin"
            },
            {
                "id": 37088658282,
                "preferredName": "Heming Liu",
                "firstName": "Heming",
                "lastName": "Liu"
            },
            {
                "id": 37086857919,
                "preferredName": "Xin Zheng",
                "firstName": "Xin",
                "lastName": "Zheng"
            },
            {
                "id": 37086379826,
                "preferredName": "Huaien Gao",
                "firstName": "Huaien",
                "lastName": "Gao"
            },
            {
                "id": 37685582700,
                "preferredName": "Shuting Cai",
                "firstName": "Shuting",
                "lastName": "Cai"
            },
            {
                "id": 37086481429,
                "preferredName": "Xiaoming Xiong",
                "firstName": "Xiaoming",
                "lastName": "Xiong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3412631",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10559765",
        "articleTitle": "Endurance-Aware Compiler for 3-D Stackable FeRAM as Global Buffer in TPU-Like Architecture",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088433527,
                "preferredName": "Yuan-Chun Luo",
                "firstName": "Yuan-Chun",
                "lastName": "Luo"
            },
            {
                "id": 37088474416,
                "preferredName": "Anni Lu",
                "firstName": "Anni",
                "lastName": "Lu"
            },
            {
                "id": 37087101776,
                "preferredName": "Yandong Luo",
                "firstName": "Yandong",
                "lastName": "Luo"
            },
            {
                "id": 37077124000,
                "preferredName": "Sou-Chi Chang",
                "firstName": "Sou-Chi",
                "lastName": "Chang"
            },
            {
                "id": 37268127800,
                "preferredName": "Uygar Avci",
                "firstName": "Uygar",
                "lastName": "Avci"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3374257",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10473706",
        "articleTitle": "On the Resiliency of Protected Masked S-Boxes Against Template Attack in the Presence of Temperature and Aging Misalignments",
        "volume": "32",
        "issue": "5",
        "startPage": "911",
        "endPage": "924",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088414251,
                "preferredName": "Md Toufiq Hasan Anik",
                "firstName": "Md Toufiq Hasan",
                "lastName": "Anik"
            },
            {
                "id": 37275155000,
                "preferredName": "Jean-Luc Danger",
                "firstName": "Jean-Luc",
                "lastName": "Danger"
            },
            {
                "id": 37317992900,
                "preferredName": "Sylvain Guilley",
                "firstName": "Sylvain",
                "lastName": "Guilley"
            },
            {
                "id": 37393453000,
                "preferredName": "Naghmeh Karimi",
                "firstName": "Naghmeh",
                "lastName": "Karimi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3396774",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10539005",
        "articleTitle": "An 112-Ch Neural Signal Acquisition SoC With Full-Channel Read-Out and Processing Accelerators",
        "volume": "32",
        "issue": "8",
        "startPage": "1461",
        "endPage": "1471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088904213,
                "preferredName": "Zijian Tang",
                "firstName": "Zijian",
                "lastName": "Tang"
            },
            {
                "id": 37087720463,
                "preferredName": "Yongxiang Guo",
                "firstName": "Yongxiang",
                "lastName": "Guo"
            },
            {
                "id": 987722296315553,
                "preferredName": "Minqian Zheng",
                "firstName": "Minqian",
                "lastName": "Zheng"
            },
            {
                "id": 37089593876,
                "preferredName": "Chao Sun",
                "firstName": "Chao",
                "lastName": "Sun"
            },
            {
                "id": 37089217111,
                "preferredName": "Yusong Wu",
                "firstName": "Yusong",
                "lastName": "Wu"
            },
            {
                "id": 609646948507088,
                "preferredName": "Runjiu Fang",
                "firstName": "Runjiu",
                "lastName": "Fang"
            },
            {
                "id": 441878965118117,
                "preferredName": "Ying Fang",
                "firstName": "Ying",
                "lastName": "Fang"
            },
            {
                "id": 37085459718,
                "preferredName": "Milin Zhang",
                "firstName": "Milin",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3383606",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10495721",
        "articleTitle": "A Three-Channel Package-Scale Galvanic Isolation Interface for Wide Bandgap Gate Drivers",
        "volume": "32",
        "issue": "8",
        "startPage": "1389",
        "endPage": "1399",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085666200,
                "preferredName": "Nunzio Spina",
                "firstName": "Nunzio",
                "lastName": "Spina"
            },
            {
                "id": 151165897625367,
                "preferredName": "Marcello Raimondi",
                "firstName": "Marcello",
                "lastName": "Raimondi"
            },
            {
                "id": 37271393900,
                "preferredName": "Alessandro Castorina",
                "firstName": "Alessandro",
                "lastName": "Castorina"
            },
            {
                "id": 37272779700,
                "preferredName": "Egidio Ragonese",
                "firstName": "Egidio",
                "lastName": "Ragonese"
            },
            {
                "id": 37272775400,
                "preferredName": "Giuseppe Palmisano",
                "firstName": "Giuseppe",
                "lastName": "Palmisano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3392611",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10510262",
        "articleTitle": "An Efficient 1.4-GS/s 10-bit Timing-Skew-Free Time-Interleaved SAR ADC With a Centralized Sampling Frontend",
        "volume": "32",
        "issue": "7",
        "startPage": "1195",
        "endPage": "1204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38239076100,
                "preferredName": "Siji Huang",
                "firstName": "Siji",
                "lastName": "Huang"
            },
            {
                "id": 37061803200,
                "preferredName": "Debajit Basak",
                "firstName": "Debajit",
                "lastName": "Basak"
            },
            {
                "id": 37088221811,
                "preferredName": "Yanhang Chen",
                "firstName": "Yanhang",
                "lastName": "Chen"
            },
            {
                "id": 37088422768,
                "preferredName": "Qifeng Huang",
                "firstName": "Qifeng",
                "lastName": "Huang"
            },
            {
                "id": 37089874277,
                "preferredName": "Yifei Fan",
                "firstName": "Yifei",
                "lastName": "Fan"
            },
            {
                "id": 37281353000,
                "preferredName": "Jie Yuan",
                "firstName": "Jie",
                "lastName": "Yuan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3328602",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10313118",
        "articleTitle": "A 0.116 pJ/bit Latch-Based True Random Number Generator Featuring Static Inverter Selection and Noise Enhancement",
        "volume": "32",
        "issue": "3",
        "startPage": "564",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088493062,
                "preferredName": "Xingyu Wang",
                "firstName": "Xingyu",
                "lastName": "Wang"
            },
            {
                "id": 37086390589,
                "preferredName": "Ruilin Zhang",
                "firstName": "Ruilin",
                "lastName": "Zhang"
            },
            {
                "id": 37086552201,
                "preferredName": "Kunyang Liu",
                "firstName": "Kunyang",
                "lastName": "Liu"
            },
            {
                "id": 37604193200,
                "preferredName": "Hirofumi Shinohara",
                "firstName": "Hirofumi",
                "lastName": "Shinohara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3355499",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10419187",
        "articleTitle": "FSpGEMM: A Framework for Accelerating Sparse General Matrix\u2013Matrix Multiplication Using Gustavson\u2019s Algorithm on FPGAs",
        "volume": "32",
        "issue": "4",
        "startPage": "633",
        "endPage": "644",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088822249,
                "preferredName": "Erfan Bank Tavakoli",
                "firstName": "Erfan",
                "lastName": "Bank Tavakoli"
            },
            {
                "id": 37070055000,
                "preferredName": "Michael Riera",
                "firstName": "Michael",
                "lastName": "Riera"
            },
            {
                "id": 37086609051,
                "preferredName": "Masudul Hassan Quraishi",
                "firstName": "Masudul Hassan",
                "lastName": "Quraishi"
            },
            {
                "id": 38196550200,
                "preferredName": "Fengbo Ren",
                "firstName": "Fengbo",
                "lastName": "Ren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409648",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10559950",
        "articleTitle": "Enhancing ConvNets With ConvFIFO: A Crossbar PIM Architecture Based on Kernel-Stationary First-In-First-Out Dataflow",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088914650,
                "preferredName": "Yu Qian",
                "firstName": "Yu",
                "lastName": "Qian"
            },
            {
                "id": 37089665219,
                "preferredName": "Liang Zhao",
                "firstName": "Liang",
                "lastName": "Zhao"
            },
            {
                "id": 450081561797727,
                "preferredName": "Fanzi Meng",
                "firstName": "Fanzi",
                "lastName": "Meng"
            },
            {
                "id": 747672179949991,
                "preferredName": "Xiapeng Xu",
                "firstName": "Xiapeng",
                "lastName": "Xu"
            },
            {
                "id": 37298624500,
                "preferredName": "Cheng Zhuo",
                "firstName": "Cheng",
                "lastName": "Zhuo"
            },
            {
                "id": 37085776453,
                "preferredName": "Xunzhao Yin",
                "firstName": "Xunzhao",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3372026",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10466476",
        "articleTitle": "A High-Performance Transparent Memory Data Encryption and Authentication Scheme Based on Ascon Cipher",
        "volume": "32",
        "issue": "5",
        "startPage": "925",
        "endPage": "937",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088539831,
                "preferredName": "Dongdong Xu",
                "firstName": "Dongdong",
                "lastName": "Xu"
            },
            {
                "id": 37087172644,
                "preferredName": "Xiang Wang",
                "firstName": "Xiang",
                "lastName": "Wang"
            },
            {
                "id": 37086407168,
                "preferredName": "Qiang Hao",
                "firstName": "Qiang",
                "lastName": "Hao"
            },
            {
                "id": 37089737787,
                "preferredName": "Jiqing Wang",
                "firstName": "Jiqing",
                "lastName": "Wang"
            },
            {
                "id": 433326868787153,
                "preferredName": "Shuangjie Cui",
                "firstName": "Shuangjie",
                "lastName": "Cui"
            },
            {
                "id": 37090021256,
                "preferredName": "Bo Liu",
                "firstName": "Bo",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3393615",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10517999",
        "articleTitle": "A Check-and-Balance Scheme in Multiphase Delay-Locked Loop",
        "volume": "32",
        "issue": "7",
        "startPage": "1253",
        "endPage": "1262",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 399714535068545,
                "preferredName": "Shu-Yu Chang",
                "firstName": "Shu-Yu",
                "lastName": "Chang"
            },
            {
                "id": 37278581500,
                "preferredName": "Shi-Yu Huang",
                "firstName": "Shi-Yu",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3394871",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10529217",
        "articleTitle": "A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF(2m)",
        "volume": "32",
        "issue": "8",
        "startPage": "1423",
        "endPage": "1435",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089007796,
                "preferredName": "Madhan Thirumoorthi",
                "firstName": "Madhan",
                "lastName": "Thirumoorthi"
            },
            {
                "id": 37086499832,
                "preferredName": "Alexander J. Leigh",
                "firstName": "Alexander J.",
                "lastName": "Leigh"
            },
            {
                "id": 37085531691,
                "preferredName": "Moslem Heidarpur",
                "firstName": "Moslem",
                "lastName": "Heidarpur"
            },
            {
                "id": 37294908800,
                "preferredName": "Mitra Mirhassani",
                "firstName": "Mitra",
                "lastName": "Mirhassani"
            },
            {
                "id": 37561950800,
                "preferredName": "Mohammed Khalid",
                "firstName": "Mohammed",
                "lastName": "Khalid"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3340553",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10359503",
        "articleTitle": "A Masked Hardware Accelerator for Feed-Forward Neural Networks With Fixed-Point Arithmetic",
        "volume": "32",
        "issue": "2",
        "startPage": "231",
        "endPage": "244",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089386613,
                "preferredName": "Manuel Brosch",
                "firstName": "Manuel",
                "lastName": "Brosch"
            },
            {
                "id": 37086365541,
                "preferredName": "Matthias Probst",
                "firstName": "Matthias",
                "lastName": "Probst"
            },
            {
                "id": 922698256254416,
                "preferredName": "Matthias Glaser",
                "firstName": "Matthias",
                "lastName": "Glaser"
            },
            {
                "id": 37389947600,
                "preferredName": "Georg Sigl",
                "firstName": "Georg",
                "lastName": "Sigl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3350151",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10399377",
        "articleTitle": "In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays",
        "volume": "32",
        "issue": "3",
        "startPage": "497",
        "endPage": "504",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086152917,
                "preferredName": "Yajuan Hui",
                "firstName": "Yajuan",
                "lastName": "Hui"
            },
            {
                "id": 37291114700,
                "preferredName": "Qingzhen Li",
                "firstName": "Qingzhen",
                "lastName": "Li"
            },
            {
                "id": 37085338782,
                "preferredName": "Leimin Wang",
                "firstName": "Leimin",
                "lastName": "Wang"
            },
            {
                "id": 37858948200,
                "preferredName": "Cheng Liu",
                "firstName": "Cheng",
                "lastName": "Liu"
            },
            {
                "id": 37085360125,
                "preferredName": "Deming Zhang",
                "firstName": "Deming",
                "lastName": "Zhang"
            },
            {
                "id": 37085359195,
                "preferredName": "Xiangshui Miao",
                "firstName": "Xiangshui",
                "lastName": "Miao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409649",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10559268",
        "articleTitle": "A Design Framework for Generating Energy-Efficient Accelerator on FPGA Toward Low-Level Vision",
        "volume": "32",
        "issue": "8",
        "startPage": "1485",
        "endPage": "1497",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089283201,
                "preferredName": "Zikang Zhou",
                "firstName": "Zikang",
                "lastName": "Zhou"
            },
            {
                "id": 37088871670,
                "preferredName": "Xuyang Duan",
                "firstName": "Xuyang",
                "lastName": "Duan"
            },
            {
                "id": 37290381500,
                "preferredName": "Jun Han",
                "firstName": "Jun",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3411143",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10559948",
        "articleTitle": "Gain and Power Enhancement With Coupled Technique for a Distributed Power Amplifier in 0.25- \u03bcm GaN HEMT Technology",
        "volume": "32",
        "issue": "8",
        "startPage": "1523",
        "endPage": "1534",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088688262,
                "preferredName": "Xu Yan",
                "firstName": "Xu",
                "lastName": "Yan"
            },
            {
                "id": 37088687926,
                "preferredName": "Jingyuan Zhang",
                "firstName": "Jingyuan",
                "lastName": "Zhang"
            },
            {
                "id": 37086037715,
                "preferredName": "Guansheng Lv",
                "firstName": "Guansheng",
                "lastName": "Lv"
            },
            {
                "id": 37279187600,
                "preferredName": "Wenhua Chen",
                "firstName": "Wenhua",
                "lastName": "Chen"
            },
            {
                "id": 37277882000,
                "preferredName": "Yongxin Guo",
                "firstName": "Yongxin",
                "lastName": "Guo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3386698",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10500759",
        "articleTitle": "Pico-Programmable Neurons to Reduce Computations for Deep Neural Network Accelerators",
        "volume": "32",
        "issue": "7",
        "startPage": "1216",
        "endPage": "1227",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 716080497167933,
                "preferredName": "Alireza Nahvy",
                "firstName": "Alireza",
                "lastName": "Nahvy"
            },
            {
                "id": 37268302500,
                "preferredName": "Zainalabedin Navabi",
                "firstName": "Zainalabedin",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3392688",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10526307",
        "articleTitle": "A Low Complexity Online Learning Approximate Message Passing Detector for Massive MIMO",
        "volume": "32",
        "issue": "7",
        "startPage": "1273",
        "endPage": "1284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089469247,
                "preferredName": "Baoling Hong",
                "firstName": "Baoling",
                "lastName": "Hong"
            },
            {
                "id": 37088945587,
                "preferredName": "Haikuo Shao",
                "firstName": "Haikuo",
                "lastName": "Shao"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3318744",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10275806",
        "articleTitle": "Write\u2013Verify-Free MLC RRAM Using Nonbinary Encoding for AI Weight Storage at the Edge",
        "volume": "32",
        "issue": "2",
        "startPage": "283",
        "endPage": "290",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088901537,
                "preferredName": "Junjie An",
                "firstName": "Junjie",
                "lastName": "An"
            },
            {
                "id": 37089643790,
                "preferredName": "Zhidao Zhou",
                "firstName": "Zhidao",
                "lastName": "Zhou"
            },
            {
                "id": 37088852356,
                "preferredName": "Linfang Wang",
                "firstName": "Linfang",
                "lastName": "Wang"
            },
            {
                "id": 37088852281,
                "preferredName": "Wang Ye",
                "firstName": "Wang",
                "lastName": "Ye"
            },
            {
                "id": 37089649266,
                "preferredName": "Weizeng Li",
                "firstName": "Weizeng",
                "lastName": "Li"
            },
            {
                "id": 37089645607,
                "preferredName": "Hanghang Gao",
                "firstName": "Hanghang",
                "lastName": "Gao"
            },
            {
                "id": 921001443271474,
                "preferredName": "Zhi Li",
                "firstName": "Zhi",
                "lastName": "Li"
            },
            {
                "id": 37089647069,
                "preferredName": "Jinghui Tian",
                "firstName": "Jinghui",
                "lastName": "Tian"
            },
            {
                "id": 309246313789849,
                "preferredName": "Yan Wang",
                "firstName": "Yan",
                "lastName": "Wang"
            },
            {
                "id": 37088930993,
                "preferredName": "Hongyang Hu",
                "firstName": "Hongyang",
                "lastName": "Hu"
            },
            {
                "id": 37085863395,
                "preferredName": "Jinshan Yue",
                "firstName": "Jinshan",
                "lastName": "Yue"
            },
            {
                "id": 38003979900,
                "preferredName": "Lingyan Fan",
                "firstName": "Lingyan",
                "lastName": "Fan"
            },
            {
                "id": 37402677000,
                "preferredName": "Shibing Long",
                "firstName": "Shibing",
                "lastName": "Long"
            },
            {
                "id": 37290890400,
                "preferredName": "Qi Liu",
                "firstName": "Qi",
                "lastName": "Liu"
            },
            {
                "id": 37086279380,
                "preferredName": "Chunmeng Dou",
                "firstName": "Chunmeng",
                "lastName": "Dou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3375793",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10478774",
        "articleTitle": "An Energy Efficient Soft SIMD Microarchitecture and Its Application on Quantized CNNs",
        "volume": "32",
        "issue": "6",
        "startPage": "1018",
        "endPage": "1031",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088455301,
                "preferredName": "Pengbo Yu",
                "firstName": "Pengbo",
                "lastName": "Yu"
            },
            {
                "id": 37088379851,
                "preferredName": "Flavio Ponzina",
                "firstName": "Flavio",
                "lastName": "Ponzina"
            },
            {
                "id": 37085516497,
                "preferredName": "Alexandre Levisse",
                "firstName": "Alexandre",
                "lastName": "Levisse"
            },
            {
                "id": 37085432557,
                "preferredName": "Mohit Gupta",
                "firstName": "Mohit",
                "lastName": "Gupta"
            },
            {
                "id": 38526500500,
                "preferredName": "Dwaipayan Biswas",
                "firstName": "Dwaipayan",
                "lastName": "Biswas"
            },
            {
                "id": 37400542400,
                "preferredName": "Giovanni Ansaloni",
                "firstName": "Giovanni",
                "lastName": "Ansaloni"
            },
            {
                "id": 37275656500,
                "preferredName": "David Atienza",
                "firstName": "David",
                "lastName": "Atienza"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3409668",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10566582",
        "articleTitle": "Analysis and Optimization of Sense-and-Set Piezoelectric Energy Harvesting Interface Circuits",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37721947400,
                "preferredName": "Loai G. Salem",
                "firstName": "Loai G.",
                "lastName": "Salem"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3364839",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10439062",
        "articleTitle": "A 24-Gb/s MIPI C-/D-PHY Receiver Bridge Chip With Phase Error Calibration Supporting FPGA-Based Frame Grabber",
        "volume": "32",
        "issue": "4",
        "startPage": "714",
        "endPage": "727",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089161962,
                "preferredName": "Changmin Song",
                "firstName": "Changmin",
                "lastName": "Song"
            },
            {
                "id": 37089163314,
                "preferredName": "Hoyong Jung",
                "firstName": "Hoyong",
                "lastName": "Jung"
            },
            {
                "id": 38239855800,
                "preferredName": "Kyoungseop Chang",
                "firstName": "Kyoungseop",
                "lastName": "Chang"
            },
            {
                "id": 877040923723868,
                "preferredName": "Kwanglae Cho",
                "firstName": "Kwanglae",
                "lastName": "Cho"
            },
            {
                "id": 37086325932,
                "preferredName": "Seungyong Yoon",
                "firstName": "Seungyong",
                "lastName": "Yoon"
            },
            {
                "id": 37654750600,
                "preferredName": "Young-Chan Jang",
                "firstName": "Young-Chan",
                "lastName": "Jang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3370850",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10486852",
        "articleTitle": "LSM-Based Hotspot Prediction and Hotspot-Aware Routing in NoC-Based Neuromorphic Processor",
        "volume": "32",
        "issue": "7",
        "startPage": "1239",
        "endPage": "1252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087016536,
                "preferredName": "Ziyang Kang",
                "firstName": "Ziyang",
                "lastName": "Kang"
            },
            {
                "id": 37089495334,
                "preferredName": "Jingwei Zhu",
                "firstName": "Jingwei",
                "lastName": "Zhu"
            },
            {
                "id": 37089998902,
                "preferredName": "Xun Xiao",
                "firstName": "Xun",
                "lastName": "Xiao"
            },
            {
                "id": 37088352654,
                "preferredName": "Shiming Li",
                "firstName": "Shiming",
                "lastName": "Li"
            },
            {
                "id": 37656985700,
                "preferredName": "Lei Wang",
                "firstName": "Lei",
                "lastName": "Wang"
            },
            {
                "id": 37086276123,
                "preferredName": "De Ma",
                "firstName": "De",
                "lastName": "Ma"
            },
            {
                "id": 37280913000,
                "preferredName": "Gang Pan",
                "firstName": "Gang",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3308607",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10334301",
        "articleTitle": "Enabling Voltage Over-Scaling in Multiplierless DSP Architectures via Algorithm-Hardware Co-Design",
        "volume": "32",
        "issue": "2",
        "startPage": "219",
        "endPage": "230",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089235437,
                "preferredName": "Charalampos Eleftheriadis",
                "firstName": "Charalampos",
                "lastName": "Eleftheriadis"
            },
            {
                "id": 689495500724690,
                "preferredName": "Georgios Chatzitsompanis",
                "firstName": "Georgios",
                "lastName": "Chatzitsompanis"
            },
            {
                "id": 37545574600,
                "preferredName": "Georgios Karakonstantis",
                "firstName": "Georgios",
                "lastName": "Karakonstantis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418769",
        "publicationYear": "2024",
        "publicationDate": null,
        "articleNumber": "10579860",
        "articleTitle": "Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089759334,
                "preferredName": "Lingfeng Zhou",
                "firstName": "Lingfeng",
                "lastName": "Zhou"
            },
            {
                "id": 37088214296,
                "preferredName": "Shanlin Xiao",
                "firstName": "Shanlin",
                "lastName": "Xiao"
            },
            {
                "id": 206348800767916,
                "preferredName": "Huiyao Wang",
                "firstName": "Huiyao",
                "lastName": "Wang"
            },
            {
                "id": 37087984325,
                "preferredName": "Jinghai Wang",
                "firstName": "Jinghai",
                "lastName": "Wang"
            },
            {
                "id": 37089625081,
                "preferredName": "Zeyang Xu",
                "firstName": "Zeyang",
                "lastName": "Xu"
            },
            {
                "id": 37089927852,
                "preferredName": "Bohan Wang",
                "firstName": "Bohan",
                "lastName": "Wang"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3339268",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10375836",
        "articleTitle": "Guest Editorial Selected Papers From IEEE Nordic Circuits and Systems Conference (NorCAS) 2022",
        "volume": "32",
        "issue": "1",
        "startPage": "1",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274976400,
                "preferredName": "Jari Nurmi",
                "firstName": "Jari",
                "lastName": "Nurmi"
            },
            {
                "id": 38558572600,
                "preferredName": "Snorre Aunet",
                "firstName": "Snorre",
                "lastName": "Aunet"
            },
            {
                "id": 37399676000,
                "preferredName": "Alireza Saberkari",
                "firstName": "Alireza",
                "lastName": "Saberkari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3396365",
        "publicationYear": "2024",
        "publicationDate": "June 2024",
        "articleNumber": "10536720",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3363295",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10445394",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3363293",
        "publicationYear": "2024",
        "publicationDate": "March 2024",
        "articleNumber": "10445396",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3410462",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10576058",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3341189",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10375857",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3418149",
        "publicationYear": "2024",
        "publicationDate": "Aug. 2024",
        "articleNumber": "10609549",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3372356",
        "publicationYear": "2024",
        "publicationDate": "April 2024",
        "articleNumber": "10477565",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3380313",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10508546",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3351377",
        "publicationYear": "2024",
        "publicationDate": "Feb. 2024",
        "articleNumber": "10411972",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3380315",
        "publicationYear": "2024",
        "publicationDate": "May 2024",
        "articleNumber": "10508548",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information",
        "volume": "32",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2024.3410458",
        "publicationYear": "2024",
        "publicationDate": "July 2024",
        "articleNumber": "10576045",
        "articleTitle": "Table of Contents",
        "volume": "32",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2023.3341191",
        "publicationYear": "2024",
        "publicationDate": "Jan. 2024",
        "articleNumber": "10375840",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information",
        "volume": "32",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]