$comment
	File created using the following command:
		vcd file parte1.msim.vcd -direction
$end
$date
	Thu Apr 22 17:38:40 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cin $end
$var wire 1 * cout $end
$var wire 1 + s [3] $end
$var wire 1 , s [2] $end
$var wire 1 - s [1] $end
$var wire 1 . s [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_cin $end
$var wire 1 A ww_s [3] $end
$var wire 1 B ww_s [2] $end
$var wire 1 C ww_s [1] $end
$var wire 1 D ww_s [0] $end
$var wire 1 E ww_cout $end
$var wire 1 F \s[0]~output_o\ $end
$var wire 1 G \s[1]~output_o\ $end
$var wire 1 H \s[2]~output_o\ $end
$var wire 1 I \s[3]~output_o\ $end
$var wire 1 J \cout~output_o\ $end
$var wire 1 K \a[0]~input_o\ $end
$var wire 1 L \b[0]~input_o\ $end
$var wire 1 M \cin~input_o\ $end
$var wire 1 N \bit0|s~0_combout\ $end
$var wire 1 O \b[1]~input_o\ $end
$var wire 1 P \a[1]~input_o\ $end
$var wire 1 Q \bit0|cout~0_combout\ $end
$var wire 1 R \bit1|s~combout\ $end
$var wire 1 S \bit1|cout~0_combout\ $end
$var wire 1 T \a[2]~input_o\ $end
$var wire 1 U \b[2]~input_o\ $end
$var wire 1 V \bit2|s~combout\ $end
$var wire 1 W \bit2|cout~0_combout\ $end
$var wire 1 X \a[3]~input_o\ $end
$var wire 1 Y \b[3]~input_o\ $end
$var wire 1 Z \bit3|s~combout\ $end
$var wire 1 [ \bit3|cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0*
0/
10
x1
12
13
14
15
16
17
1@
0E
0F
0G
1H
1I
0J
0K
1L
1M
0N
0O
1P
1Q
0R
1S
0T
0U
1V
0W
1X
0Y
1Z
0[
1!
0"
1#
0$
0%
0&
0'
1(
18
09
1:
0;
0<
0=
0>
1?
1A
1B
0C
0D
1+
1,
0-
0.
$end
#200000
0!
1$
0(
0)
1;
08
0?
0@
0M
0L
0X
1K
0Z
1N
0Q
1R
0S
0V
1F
0I
1D
0A
1G
1.
0+
1C
0H
1-
0B
0,
#400000
1(
1)
1"
1%
1&
1?
1=
1<
1@
19
1T
1M
1Y
1U
1L
1Z
1Q
1W
0Z
1[
0R
1S
1V
1I
1A
0G
1J
0I
1+
0C
1E
0A
1H
0-
0+
1*
1B
1,
#600000
0)
0"
0&
1'
0@
09
1>
0=
0U
1O
0T
0M
0N
1R
0W
1Z
0[
1G
0F
1C
0D
0J
1I
0.
1-
0E
1A
0*
1+
#800000
0(
0%
1!
0?
0<
18
1X
0Y
0L
1N
0Q
0R
1F
1D
0G
1.
0C
0-
#1000000
