Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ring_osc_0 has been deleted from the project
ring_osc_1 has been deleted from the project
ring_osc_2 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent IP instance(s), please revise UCF file.
   ring_osc_0
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.gui
Assigned Driver ring_osc 1.03.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 1.03.a for instance ring_osc_1
ring_osc_1 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 1.03.a for instance ring_osc_2
ring_osc_2 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_2	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_1	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Sat Oct 10 19:26:43 2015
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Permission denied
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 10 19:27:30 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
Trying to terminate Process...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
Done!

********************************************************************************
At Local date and time: Sat Oct 10 19:27:42 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 149 

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing ring_osc_1.jpg.....
Rasterizing ring_osc_2.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc4vlx60' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapids
mith/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_2	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_1	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\dut_control_core_v1_00_a\data\dut_control_core_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\dut_control_core_v1_00_a\data\dut_control_core_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\dut_control_core_v1_00_a\data\dut_control_core_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\pcores\ring_osc_v1_02_a\data\ring_osc_v2_1_0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 8 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rap
   idsmith\hw\system.mhs line 149 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 112 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 16 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 112 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapids
mith\hw\system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 614.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapids
mith/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapids
mith/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapids
mith/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapid
smith/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:56 - Part 'xc4vlx60' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:12d97498) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:12d97498) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:679f2678) REAL time: 20 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c776f153) REAL time: 21 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c776f153) REAL time: 21 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c776f153) REAL time: 21 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:c776f153) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c776f153) REAL time: 21 secs 

Phase 9.8  Global Placement
...............................................................................................................................
......................
Phase 9.8  Global Placement (Checksum:ffeb451b) REAL time: 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ffeb451b) REAL time: 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:984f1463) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:984f1463) REAL time: 46 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:984f1463) REAL time: 46 secs 

Total REAL time to Placer completion: 46 secs 
Total CPU  time to Placer completion: 43 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         2,690 out of  53,248    5
  Number of 4 input LUTs:             3,942 out of  53,248    7
Logic Distribution:
  Number of occupied Slices:          2,986 out of  26,624   11
    Number of Slices containing only related logic:   2,986 out of   2,986 100
    Number of Slices containing unrelated logic:          0 out of   2,986   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,149 out of  53,248    7
    Number used as logic:             3,427
    Number used as a route-thru:        207
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               5 out of      32   15
    Number used as BUFGs:                 5
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

  Number of hard macros:           3
Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  598 MB
Total REAL time to MAP completion:  49 secs 
Total CPU time to MAP completion:   46 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:56 - Part 'xc4vlx60' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           5 out of 32     15
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2986 out of 26624  11
      Number of SLICEMs                    269 out of 13312   2



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22451 unrouted;      REAL time: 11 secs 

Phase  2  : 19363 unrouted;      REAL time: 12 secs 

Phase  3  : 7173 unrouted;      REAL time: 14 secs 

Phase  4  : 7173 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 
Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 2141 |  0.528     |  2.760      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y2| No   |  160 |  0.358     |  2.697      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_1/ring_osc_ |              |      |      |            |             |
|1/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y0| No   |   62 |  0.203     |  2.512      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y1| No   |   55 |  0.108     |  2.505      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_2/ring_osc_ |              |      |      |            |             |
|2/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf |BUFGCTRL_X0Y30| No   |   63 |  0.172     |  2.439      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.897      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  1.693     |  3.718      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.333     |  2.308      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.739ns|     9.261ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.409ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     9.018ns|     0.982ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.283ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.261ns|            0|            0|            3|       307806|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.261ns|          N/A|            0|            0|       307806|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 28 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  543 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 307809 paths, 0 nets, and 19607 connections

Design statistics:
   Minimum period:   9.261ns (Maximum frequency: 107.980MHz)


Analysis completed Sat Oct 10 19:43:12 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Sat Oct 10 19:43:21 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:56 - Part 'xc4vlx60' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Oct 10 19:43:50 2015
 xsdk.exe -hwspec E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\characterizer_planahead\dut_mb_v4lx60_template_pre_rapidsmith\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/media/adam/6A14068814065809/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/media/adam/6A14068814065809/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Writing filter settings....
Done writing filter settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/windows/Adam/Characterizing/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0xc0600000-0xc060ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
The project's MHS file has changed on disk.
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
The project's MHS file has changed on disk.
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!

********************************************************************************
At Local date and time: Thu Apr  5 19:46:36 2018
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:46:41 2018
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:46:45 2018
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:47:45 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and
   INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space
   overlap!
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK/SDK_Export/hw/system.xml] Error 64
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:54:59 2018
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:56:09 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Apr  5 19:56:17 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and
   INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space
   overlap!
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK/SDK_Export/hw/system.xml] Error 64
Done!

********************************************************************************
At Local date and time: Thu Apr  5 20:06:29 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and
   INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space
   overlap!
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK/SDK_Export/hw/system.xml] Error 64
Done!
Address Map for Processor microblaze_0
  (0x40c88000-0x40c8ffff) ilmb_cntlr	dlmb
  (0x40c88000-0x40c8ffff) dlmb_cntlr	dlmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0x40c88000-0x40c8ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0x40c88000-0x40c8ffff - address space overlap!
Generated Addresses Successfully
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0x40c88000-0x40c8ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0x40c88000-0x40c8ffff - address space overlap!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu Apr  5 20:08:41 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing ring_osc_2.jpg.....
Rasterizing ring_osc_1.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing ring_osc_3.jpg.....
Rasterizing ring_osc_4.jpg.....
Rasterizing ring_osc_5.jpg.....
Rasterizing ring_osc_6.jpg.....
Rasterizing ring_osc_7.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '2100@xilinxlic1.ee.byu.edu' in /home/adam/.flexlmrc.
   INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc4vsx35' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is adam, on host unknown.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc4vsx35'.
   ERROR:Security:12 - No 'xc4vsx35' feature version 2012.12 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      xilinxlic1.ee.byu.edu
   License path: 
   2100@xilinxlic1.ee.byu.edu:/home/adam/.Xilinx/*.lic:/opt/Xilinx/14.4/ISE_DS/E
   DK/data/*.lic:/opt/Xilinx/14.4/ISE_DS/ISE/data/*.lic:/opt/Xilinx/14.4/ISE_DS/
   ISE/coregen/core_licenses/Xilinx.lic:/opt/Xilinx/14.4/ISE_DS/ISE/coregen/core
   _licenses/XilinxFree.lic:/opt/Xilinx/14.4/ISE_DS/EDK/data/core_licenses/Xilin
   x.lic:
   FLEXnet Licensing error:-96,7.  System Error: 2 "No such file or directory"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc4vsx35
   Hostname:      xilinxlic1.ee.byu.edu
   License path: 
   2100@xilinxlic1.ee.byu.edu:/home/adam/.Xilinx/*.lic:/opt/Xilinx/14.4/ISE_DS/E
   DK/data/*.lic:/opt/Xilinx/14.4/ISE_DS/ISE/data/*.lic:/opt/Xilinx/14.4/ISE_DS/
   ISE/coregen/core_licenses/Xilinx.lic:/opt/Xilinx/14.4/ISE_DS/ISE/coregen/core
   _licenses/XilinxFree.lic:/opt/Xilinx/14.4/ISE_DS/EDK/data/core_licenses/Xilin
   x.lic:
   FLEXnet Licensing error:-96,7
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu Apr  5 20:13:34 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Apr  5 20:13:41 2018
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Apr  5 20:13:48 2018
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Apr  5 20:13:53 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing ring_osc_2.jpg.....
Rasterizing ring_osc_1.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing ring_osc_3.jpg.....
Rasterizing ring_osc_4.jpg.....
Rasterizing ring_osc_5.jpg.....
Rasterizing ring_osc_6.jpg.....
Rasterizing ring_osc_7.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

ERROR:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '2100@xilinxlic1.ee.byu.edu' in /home/adam/.flexlmrc.
   INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc4vsx35' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is adam, on host unknown.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.12 was available for part
   'xc4vsx35'.
   ERROR:Security:12 - No 'xc4vsx35' feature version 2012.12 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      xilinxlic1.ee.byu.edu
   License path: 
   2100@xilinxlic1.ee.byu.edu:/home/adam/.Xilinx/*.lic:/opt/Xilinx/14.4/ISE_DS/E
   DK/data/*.lic:/opt/Xilinx/14.4/ISE_DS/ISE/data/*.lic:/opt/Xilinx/14.4/ISE_DS/
   ISE/coregen/core_licenses/Xilinx.lic:/opt/Xilinx/14.4/ISE_DS/ISE/coregen/core
   _licenses/XilinxFree.lic:/opt/Xilinx/14.4/ISE_DS/EDK/data/core_licenses/Xilin
   x.lic:
   FLEXnet Licensing error:-96,7.  System Error: 2 "No such file or directory"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc4vsx35
   Hostname:      xilinxlic1.ee.byu.edu
   License path: 
   2100@xilinxlic1.ee.byu.edu:/home/adam/.Xilinx/*.lic:/opt/Xilinx/14.4/ISE_DS/E
   DK/data/*.lic:/opt/Xilinx/14.4/ISE_DS/ISE/data/*.lic:/opt/Xilinx/14.4/ISE_DS/
   ISE/coregen/core_licenses/Xilinx.lic:/opt/Xilinx/14.4/ISE_DS/ISE/coregen/core
   _licenses/XilinxFree.lic:/opt/Xilinx/14.4/ISE_DS/EDK/data/core_licenses/Xilin
   x.lic:
   FLEXnet Licensing error:-96,7
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui

********************************************************************************
At Local date and time: Mon Apr 16 21:37:55 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_1	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_2	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_3	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_4	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_5	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_6	mb_plb
  (0xc06f0000-0xc06fffff) ring_osc_7	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 149 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 16 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 203 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 211 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 227 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.n
gc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 609.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Mon Apr 16 21:51:58 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile /opt/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation 

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:11:40 2018
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:24:55 2018
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui

********************************************************************************
At Local date and time: Tue Apr 17 01:26:15 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Trying to terminate Process...

ERROR:Xflow:225 - ngdbuild: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:26:26 2018
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:35:47 2018
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:35:50 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_1	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_2	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_3	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_4	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_5	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_6	mb_plb
  (0xc06f0000-0xc06fffff) ring_osc_7	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 149 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 16 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 203 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 211 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 227 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.n
gc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 633.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Apr 17 01:50:14 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 02:09:43 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vsx35ff668-11".
ERROR:MapHelpers:211 - The area group pblock_1 has a RANGE constraint with an
   illegal value.  The constraint value is CLOCKREGION_X0Y6:CLOCKREGION_X1Y7.
   The target hardware architecture does not have a corresponding CLOCKREGION. 
   Please correct the constraint value.
ERROR:Map:51 - Problem encountered processing CONFIG props. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 02:12:05 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_ring_osc_2_wrapper.ngc implementation/system_ring_osc_1_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_ring_osc_3_wrapper.ngc implementation/system_ring_osc_4_wrapper.ngc implementation/system_ring_osc_5_wrapper.ngc implementation/system_ring_osc_6_wrapper.ngc implementation/system_ring_osc_7_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Apr 17 02:13:14 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vsx35ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_1	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_2	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_3	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_4	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_5	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_6	mb_plb
  (0xc06f0000-0xc06fffff) ring_osc_7	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/dut_control_core_v1_00_a/data/dut_control_core_v2_1_0.mpd line
   29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsm
   ith/hw/system.mhs line 149 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 16 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 171 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 179 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 203 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 211 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 227 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 112 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.n
gc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/system.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vsx35ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 622.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Apr 17 02:29:01 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile /opt/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation 

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Trying to terminate Process...

ERROR:Xflow:225 - ngdbuild: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 02:29:32 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vsx35ff668-11".
ERROR:MapHelpers:211 - The area group pblock_1 has a RANGE constraint with an
   illegal value.  The constraint value is CLOCKREGION_X0Y6:CLOCKREGION_X1Y7.
   The target hardware architecture does not have a corresponding CLOCKREGION. 
   Please correct the constraint value.
ERROR:Map:51 - Problem encountered processing CONFIG props. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Apr 17 02:37:34 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vsx35ff668-11".
ERROR:MapHelpers:211 - The area group pblock_1 has a RANGE constraint with an
   illegal value.  The constraint value is CLOCKREGION_X0Y6:CLOCKREGION_X1Y7.
   The target hardware architecture does not have a corresponding CLOCKREGION. 
   Please correct the constraint value.
ERROR:Map:51 - Problem encountered processing CONFIG props. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 03:01:27 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Trying to terminate Process...

ERROR:Xflow:225 - ngdbuild: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 03:01:37 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(35)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vsx35ff668-11".
ERROR:MapHelpers:211 - The area group pblock_1 has a RANGE constraint with an
   illegal value.  The constraint value is CLOCKREGION_X0Y6:CLOCKREGION_X1Y7.
   The target hardware architecture does not have a corresponding CLOCKREGION. 
   Please correct the constraint value.
ERROR:Map:51 - Problem encountered processing CONFIG props. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr 17 03:02:35 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vsx35ff668-11 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vsx35ff668-11 -nt timestamp -bm system.bmm
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vsx35ff668-11 -nt timestamp -bm system.bmm
/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmith
/hw/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system.ngc" ...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dut_control_core_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_orgate_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_2_wrapper.ngc"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_1_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_0_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_3_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_4_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_5_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_6_wrapper.ngc"...
Loading design module
"/home/adam/Desktop/characterizer_planahead/dut_mb_v4lx60_template_pre_rapidsmit
h/hw/implementation/system_ring_osc_7_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(35)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vsx35ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2a4eaa9d) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2a4eaa9d) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ee606ec3) REAL time: 24 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:a58df811) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a58df811) REAL time: 24 secs 

..........................
.........................................
Phase 6.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 10
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "ring_osc_4/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "mdm_0/mdm_0/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "ring_osc_5/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "ring_osc_0/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "ring_osc_6/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "ring_osc_1/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "ring_osc_7/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "ring_osc_2/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "ring_osc_3/ring_osc_out_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "XIL_ML_UNUSED_DCM_1" LOC = "DCM_ADV_X0Y4" ;
INST "XIL_ML_UNUSED_DCM_2" LOC = "DCM_ADV_X0Y3" ;
INST "XIL_ML_UNUSED_DCM_3" LOC = "DCM_ADV_X0Y5" ;
INST "XIL_ML_UNUSED_DCM_4" LOC = "DCM_ADV_X0Y2" ;
INST "XIL_ML_UNUSED_DCM_5" LOC = "DCM_ADV_X0Y6" ;
INST "XIL_ML_UNUSED_DCM_6" LOC = "DCM_ADV_X0Y1" ;
INST "XIL_ML_UNUSED_DCM_7" LOC = "DCM_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST" LOC = "DCM_ADV_X0Y7" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "C13" ;

# ring_osc_4/ring_osc_out driven by BUFGCTRL_X0Y27
NET "ring_osc_4/ring_osc_out" TNM_NET = "TN_ring_osc_4/ring_osc_out" ;
TIMEGRP "TN_ring_osc_4/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_4/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_4/ring_osc_out" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# mdm_0/Dbg_Clk_1 driven by BUFGCTRL_X0Y4
NET "mdm_0/Dbg_Clk_1" TNM_NET = "TN_mdm_0/Dbg_Clk_1" ;
TIMEGRP "TN_mdm_0/Dbg_Clk_1" AREA_GROUP = "CLKAG_mdm_0/Dbg_Clk_1" ;
AREA_GROUP "CLKAG_mdm_0/Dbg_Clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_5/ring_osc_out driven by BUFGCTRL_X0Y28
NET "ring_osc_5/ring_osc_out" TNM_NET = "TN_ring_osc_5/ring_osc_out" ;
TIMEGRP "TN_ring_osc_5/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_5/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_5/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_0/ring_osc_out driven by BUFGCTRL_X0Y3
NET "ring_osc_0/ring_osc_out" TNM_NET = "TN_ring_osc_0/ring_osc_out" ;
TIMEGRP "TN_ring_osc_0/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_0/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_0/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_6/ring_osc_out driven by BUFGCTRL_X0Y29
NET "ring_osc_6/ring_osc_out" TNM_NET = "TN_ring_osc_6/ring_osc_out" ;
TIMEGRP "TN_ring_osc_6/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_6/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_6/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_1/ring_osc_out driven by BUFGCTRL_X0Y2
NET "ring_osc_1/ring_osc_out" TNM_NET = "TN_ring_osc_1/ring_osc_out" ;
TIMEGRP "TN_ring_osc_1/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_1/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_1/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_7/ring_osc_out driven by BUFGCTRL_X0Y30
NET "ring_osc_7/ring_osc_out" TNM_NET = "TN_ring_osc_7/ring_osc_out" ;
TIMEGRP "TN_ring_osc_7/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_7/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_7/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ring_osc_2/ring_osc_out driven by BUFGCTRL_X0Y1
NET "ring_osc_2/ring_osc_out" TNM_NET = "TN_ring_osc_2/ring_osc_out" ;
TIMEGRP "TN_ring_osc_2/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_2/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_2/ring_osc_out" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# ring_osc_3/ring_osc_out driven by BUFGCTRL_X0Y0
NET "ring_osc_3/ring_osc_out" TNM_NET = "TN_ring_osc_3/ring_osc_out" ;
TIMEGRP "TN_ring_osc_3/ring_osc_out" AREA_GROUP = "CLKAG_ring_osc_3/ring_osc_out" ;
AREA_GROUP "CLKAG_ring_osc_3/ring_osc_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 10

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      2 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |    237 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |    237 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      1 |      2 |      0 |     48 |     48 |     16 |      0 |      0 |      0 |      2 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    201 |    922 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     39 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    209 |    961 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |    457 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |ring_osc_0/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_1/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |ring_osc_2/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |ring_osc_3/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |    550 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     48 |     48 |     16 |      0 |      0 |      0 |      2 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    723 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |ring_osc_5/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |ring_osc_6/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |ring_osc_7/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    858 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 8/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     10 |    314 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |ring_osc_0/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |ring_osc_1/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |ring_osc_2/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     89 |ring_osc_3/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     39 |ring_osc_4/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |ring_osc_7/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     10 |    613 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     48 |     48 |     16 |      0 |      0 |      0 |      2 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |     31 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     12 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |ring_osc_5/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |ring_osc_6/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |ring_osc_7/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    115 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |     34 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_0/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_2/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |ring_osc_4/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |    104 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      1 |      2 |      0 |     48 |     48 |     16 |      0 |      0 |      0 |      2 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      6 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_5/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_6/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     70 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |ring_osc_4/ring_osc_out
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_7/ring_osc_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      4 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     32 |     32 |     16 |      0 |      0 |      0 |      1 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 6.30  Global Clock Region Assignment (Checksum:a58df811) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a58df811) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a58df811) REAL time: 35 secs 

Phase 9.8  Global Placement
...................................
...................................................................................................................
.................................
...............................................................................................................................................
................
................
Phase 9.8  Global Placement (Checksum:729fe28d) REAL time: 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:729fe28d) REAL time: 50 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6aaa6b81) REAL time: 1 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6aaa6b81) REAL time: 1 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:6aaa6b81) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 13 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         3,931 out of  30,720   12%
  Number of 4 input LUTs:             4,953 out of  30,720   16%
Logic Distribution:
  Number of occupied Slices:          4,551 out of  15,360   29%
    Number of Slices containing only related logic:   4,551 out of   4,551 100%
    Number of Slices containing unrelated logic:          0 out of   4,551   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,319 out of  30,720   17%
    Number used as logic:             4,438
    Number used as a route-thru:        366
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2%
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:              10 out of      32   31%
    Number used as BUFGs:                10
  Number of FIFO16/RAMB16s:              16 out of     192    8%
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of     192    1%
  Number of DCM_ADVs:                     1 out of       8   12%
  Number of BSCAN_VIRTEX4s:               1 out of       4   25%

  Number of hard macros:           8
Average Fanout of Non-Clock Nets:                3.46

Peak Memory Usage:  1084 MB
Total REAL time to MAP completion:  1 mins 16 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vsx35.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vsx35, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          10 out of 32     31%
   Number of DCM_ADVs                        1 out of 8      12%
   Number of DSP48s                          3 out of 192     1%
   Number of ILOGICs                         1 out of 448     1%
   Number of External IOBs                   9 out of 448     2%
      Number of LOCed IOBs                   9 out of 9     100%

   Number of OLOGICs                         1 out of 448     1%
   Number of RAMB16s                        16 out of 192     8%
   Number of Slices                       4551 out of 15360  29%
      Number of SLICEMs                    273 out of 7680    3%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28836 unrouted;      REAL time: 13 secs 

Phase  2  : 24610 unrouted;      REAL time: 14 secs 

Phase  3  : 7850 unrouted;      REAL time: 17 secs 

Phase  4  : 7850 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 
Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 2891 |  0.470     |  2.711      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_3/ring_osc_ |              |      |      |            |             |
|                 out | BUFGCTRL_X0Y0| No   |   66 |  0.204     |  2.582      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y4| No   |  171 |  0.409     |  2.623      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_5/ring_osc_ |              |      |      |            |             |
|                 out |BUFGCTRL_X0Y28| No   |   65 |  0.204     |  2.412      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_7/ring_osc_ |              |      |      |            |             |
|                 out |BUFGCTRL_X0Y30| No   |   63 |  0.159     |  2.551      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_6/ring_osc_ |              |      |      |            |             |
|                 out |BUFGCTRL_X0Y29| No   |   63 |  0.141     |  2.425      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_4/ring_osc_ |              |      |      |            |             |
|                 out |BUFGCTRL_X0Y27| No   |   63 |  0.097     |  2.498      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|                 out | BUFGCTRL_X0Y3| No   |   65 |  0.183     |  2.548      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_1/ring_osc_ |              |      |      |            |             |
|                 out | BUFGCTRL_X0Y2| No   |   63 |  0.197     |  2.441      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_2/ring_osc_ |              |      |      |            |             |
|                 out | BUFGCTRL_X0Y1| No   |   65 |  0.157     |  2.497      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   43 |  1.460     |  2.325      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.779     |  2.133      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.176      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.166ns|     9.834ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.400ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     7.764ns|     2.236ns|       0|           0
  pin" 100 MHz HIGH 50% | HOLD        |     0.454ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.834ns|            0|            0|            3|       314785|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.834ns|          N/A|            0|            0|       314785|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 28 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  906 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vsx35.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vsx35, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vsx35,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 314788 paths, 0 nets, and 23852 connections

Design statistics:
   Minimum period:   9.834ns (Maximum frequency: 101.688MHz)


Analysis completed Tue Apr 17 03:05:18 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.4 - Bitgen P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vsx35.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vsx35, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Tue Apr 17 03:05:27 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_0' at 'RAMB16_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_1' at 'RAMB16_X3Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_2' at 'RAMB16_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_3' at 'RAMB16_X3Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_4' at 'RAMB16_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_5' at 'RAMB16_X1Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_6' at 'RAMB16_X2Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_7' at 'RAMB16_X3Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_8' at 'RAMB16_X2Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_9' at 'RAMB16_X1Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_10' at 'RAMB16_X1Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_11' at 'RAMB16_X1Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_12' at 'RAMB16_X2Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_13' at 'RAMB16_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_14' at 'RAMB16_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_15' at 'RAMB16_X2Y16' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
